
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504230                       # Number of seconds simulated
sim_ticks                                504230298500                       # Number of ticks simulated
final_tick                               3740773469500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106813                       # Simulator instruction rate (inst/s)
host_op_rate                                   127223                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18066088                       # Simulator tick rate (ticks/s)
host_mem_usage                                2638368                       # Number of bytes of host memory used
host_seconds                                 27910.32                       # Real time elapsed on the host
sim_insts                                  2981195879                       # Number of instructions simulated
sim_ops                                    3550829066                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    463858176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      4643776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      9624064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    250312384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       287296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     15894016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5946816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       454272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     24737216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     51744128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       162560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        46208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     54416704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     12161728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          894435136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      9624064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     15894016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     24737216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     54416704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104672000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    555410944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       555410944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7247784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        72559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       150376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3911131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       248344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        92919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       386519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       808502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       850261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       190027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13975549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8678296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8678296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     919933168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker      9209633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        42901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     19086644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    496424719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       569771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       205366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     31521343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     11793849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       900922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        40870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     49059361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    102620029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       322392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        91641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    107920338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     24119392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1773862338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     19086644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     31521343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     49059361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    107920338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        207587684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1101502519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1101502519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1101502519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    919933168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker      9209633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        42901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     19086644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    496424719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       569771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       205366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     31521343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     11793849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       900922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        40870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     49059361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    102620029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       322392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        91641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    107920338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     24119392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2875364857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13975551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8678296                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13975551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8678296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              894044672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  390592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               555409216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               894435264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            555410944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            851668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            893301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            851869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            866434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            909362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            814037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1059468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            808440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            851552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            811362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           971631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           856426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           808574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           902232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           923274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           789818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            536966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            536507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            518858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            533130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            536896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            531437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            561714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            531120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            549757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            547135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           548213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           536360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           568612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           546934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           556142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           538488                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1502                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504230373000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13975551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8678296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2889165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3419181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1792435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1298008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1052342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  832263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  677447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  612294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  531521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  417915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 258299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 117246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  44980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 184215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 389333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 450545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 504894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 556217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 608008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 660102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 719999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 800399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 826102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 815841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 726910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 156248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  99406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  67442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  35061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4719                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11371985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.458374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.982884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.120034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8548914     75.18%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1630449     14.34%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       412093      3.62%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177117      1.56%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196792      1.73%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        89854      0.79%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54826      0.48%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61463      0.54%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200477      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11371985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       538667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.971662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.201106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       538658    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        538667                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       538667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        533696     99.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4034      0.75%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           568      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           165      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            75      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            45      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        538667                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1147957089636                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1409884239636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                69847240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82176.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100926.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1773.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1101.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1773.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1101.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8235850                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3039881                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22258.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              43240470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23593510875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             55106220000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27777297600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32979098880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         340498189935                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4271177250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           527465965380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1044.646343                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5017158577                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16837340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  482374530923                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              42786606240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              23345866500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             54016146600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            28457781840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32979098880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         339411596085                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5224331250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           526221427395                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1042.181530                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6450821416                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16837340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  480941574834                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   504926274000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     236                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12134251                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.707273                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          141337484                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12135245                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.646859                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237881810500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.707273                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997761                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997761                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          994                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        350685781                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       350685781                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     94616923                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       94616923                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46188204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46188204                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        35416                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        35416                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       227279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       227279                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       225854                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       225854                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    140805127                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140805127                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    140840543                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140840543                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     26735612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26735612                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1184408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1184408                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        48788                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        48788                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4014                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4014                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4306                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27920020                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27920020                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27968808                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27968808                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1402074632000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1402074632000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  28823539021                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28823539021                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    146906500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    146906500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     26939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     26939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1430898171021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1430898171021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1430898171021                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1430898171021                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    121352535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    121352535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47372612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47372612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        84204                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        84204                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       231293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       231293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       230160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       230160                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    168725147                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    168725147                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    168809351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    168809351                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.220314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.220314                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025002                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.579402                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.579402                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017355                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018709                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018709                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.165476                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165476                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.165683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52442.211983                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52442.211983                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24335.819262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24335.819262                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 36598.530144                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36598.530144                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6256.270320                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6256.270320                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51249.897780                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51249.897780                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51160.498904                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51160.498904                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       949151                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     36263695                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            18733                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         346766                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.667325                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.576847                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12134251                       # number of writebacks
system.cpu0.dcache.writebacks::total         12134251                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14904616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14904616                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       897353                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       897353                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         2982                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2982                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15801969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15801969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15801969                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15801969                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11830996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11830996                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       287055                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       287055                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        32128                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        32128                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1032                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1032                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4306                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4306                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12118051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12118051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12150179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12150179                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3259                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3259                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4083                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4083                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7342                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7342                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 515073043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 515073043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   7836759522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7836759522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3152243000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3152243000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     41407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     41407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     22635500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22635500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 522909802522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 522909802522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 526062045522                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 526062045522                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    457805500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    457805500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    457805500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    457805500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.097493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.097493                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.381550                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.381550                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004462                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004462                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018709                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018709                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.071821                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071821                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071976                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071976                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43535.898668                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43535.898668                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27300.550494                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27300.550494                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 98115.133217                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98115.133217                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 40123.062016                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40123.062016                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5256.734789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5256.734789                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43151.312247                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43151.312247                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43296.649829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43296.649829                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140474.225222                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140474.225222                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62354.331245                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62354.331245                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1497515                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.988288                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21067923                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1497529                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    14.068457                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.988288                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.999268                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999268                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    182038755                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    182038755                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21067638                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21067638                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21067638                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21067638                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21067638                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21067638                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1499739                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1499739                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1499739                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1499739                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1499739                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1499739                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  24943843500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  24943843500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  24943843500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  24943843500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  24943843500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  24943843500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22567377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22567377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22567377                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22567377                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22567377                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22567377                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066456                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066456                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066456                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066456                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066456                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066456                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 16632.122989                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 16632.122989                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 16632.122989                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 16632.122989                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 16632.122989                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 16632.122989                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1497515                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1497515                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1499739                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1499739                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1499739                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1499739                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1499739                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1499739                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  21944365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  21944365500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  21944365500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  21944365500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  21944365500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  21944365500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066456                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066456                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066456                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066456                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14632.122989                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14632.122989                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14632.122989                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14632.122989                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 14632.122989                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14632.122989                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           318094                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.968337                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          223551904                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           318606                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           701.656290                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236548016000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.968337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        448068893                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       448068893                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    223529803                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      223529803                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    223529803                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       223529803                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    223529803                       # number of overall hits
system.cpu0.icache.overall_hits::total      223529803                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       345584                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       345584                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       345584                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        345584                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       345584                       # number of overall misses
system.cpu0.icache.overall_misses::total       345584                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  20384762492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  20384762492                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  20384762492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  20384762492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  20384762492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  20384762492                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    223875387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    223875387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    223875387                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    223875387                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    223875387                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    223875387                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001544                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001544                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58986.418619                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58986.418619                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58986.418619                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58986.418619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58986.418619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58986.418619                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3081387                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            36480                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.467845                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    43.750000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       318094                       # number of writebacks
system.cpu0.icache.writebacks::total           318094                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        27464                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        27464                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        27464                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        27464                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        27464                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        27464                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       318120                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       318120                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       318120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       318120                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       318120                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       318120                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  18380095732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  18380095732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  18380095732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  18380095732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  18380095732                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18380095732                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001421                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001421                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001421                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001421                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57777.240450                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57777.240450                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57777.240450                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57777.240450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57777.240450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57777.240450                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          428                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.348901                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        19501                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          436                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    44.727064                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3236994850500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.348901                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.646806                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.646806                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       166823                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       166823                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker        19441                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total        19441                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker        19441                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total        19441                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker        19441                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total        19441                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1255                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1255                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1255                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1255                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1255                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1255                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     45311500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     45311500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     45311500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     45311500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     45311500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     45311500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker        20696                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        20696                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker        20696                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        20696                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker        20696                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        20696                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.060640                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.060640                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.060640                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.060640                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.060640                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.060640                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 36104.780876                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 36104.780876                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 36104.780876                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 36104.780876                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 36104.780876                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 36104.780876                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          428                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          428                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1255                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1255                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1255                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1255                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     42801500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     42801500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     42801500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     42801500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     42801500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     42801500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.060640                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.060640                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.060640                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.060640                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.060640                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.060640                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 34104.780876                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 34104.780876                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 34104.780876                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 34104.780876                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 34104.780876                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 34104.780876                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   504926274000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     431                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           323074                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1013.600965                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          204736827                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           324087                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           631.734155                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3241508724500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1013.600965                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989845                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989845                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        411394222                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       411394222                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    105194269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      105194269                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     99042226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      99042226                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        43279                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        43279                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       206353                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       206353                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       205674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       205674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    204236495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       204236495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    204279774                       # number of overall hits
system.cpu1.dcache.overall_hits::total      204279774                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       310373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       310373                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       490962                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       490962                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        28937                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        28937                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4782                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4782                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3474                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3474                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       801335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        801335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       830272                       # number of overall misses
system.cpu1.dcache.overall_misses::total       830272                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16482704500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16482704500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  11468343398                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11468343398                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    233755500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    233755500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     22351500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     22351500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        82000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        82000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27951047898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27951047898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27951047898                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27951047898                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    105504642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    105504642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     99533188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     99533188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        72216                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        72216                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       211135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       211135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       209148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       209148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    205037830                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    205037830                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    205110046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    205110046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.002942                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002942                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004933                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004933                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.400701                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.400701                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.022649                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.022649                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.016610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016610                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004048                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004048                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53106.115867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53106.115867                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23358.922682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23358.922682                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 48882.371393                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48882.371393                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6433.937824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6433.937824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34880.602866                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34880.602866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33664.928961                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33664.928961                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1704                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2785653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          54251                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.379310                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.347496                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       323074                       # number of writebacks
system.cpu1.dcache.writebacks::total           323074                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       135181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       135181                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       352245                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       352245                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3520                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3520                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       487426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       487426                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       487426                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       487426                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       175192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       175192                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       138717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       138717                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        24924                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        24924                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1262                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1262                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3474                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3474                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       313909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       313909                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       338833                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       338833                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          595                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          595                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          626                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          626                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1221                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1221                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8047383000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8047383000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   3304852424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3304852424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2570045500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2570045500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     71251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     71251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     18880500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18880500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        79000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        79000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11352235424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11352235424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  13922280924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13922280924                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     57670000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     57670000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     57670000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     57670000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001394                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001394                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.345131                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.345131                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.005977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.016610                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.016610                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001652                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45934.648842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45934.648842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23824.422558                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23824.422558                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 103115.290483                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 103115.290483                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 56459.191759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56459.191759                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5434.801382                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5434.801382                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36164.096678                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36164.096678                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41088.916735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41088.916735                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 96924.369748                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 96924.369748                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 47231.777232                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 47231.777232                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         8743                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.954873                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       112575                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8759                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    12.852495                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.954873                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997180                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997180                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1002984                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1002984                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       112485                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       112485                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       112485                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       112485                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       112485                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       112485                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        11456                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        11456                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        11456                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        11456                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        11456                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        11456                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    629639500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    629639500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    629639500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    629639500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    629639500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    629639500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       123941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       123941                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       123941                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       123941                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       123941                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       123941                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.092431                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.092431                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.092431                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.092431                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.092431                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.092431                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 54961.548534                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 54961.548534                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 54961.548534                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 54961.548534                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 54961.548534                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 54961.548534                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         8743                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         8743                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        11456                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        11456                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        11456                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        11456                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        11456                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        11456                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    606727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    606727500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    606727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    606727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    606727500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    606727500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.092431                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.092431                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.092431                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.092431                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.092431                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.092431                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52961.548534                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 52961.548534                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52961.548534                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 52961.548534                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 52961.548534                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 52961.548534                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          2264533                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998997                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          485796838                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2265045                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           214.475579                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998997                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        978669077                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       978669077                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    485781327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      485781327                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    485781327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       485781327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    485781327                       # number of overall hits
system.cpu1.icache.overall_hits::total      485781327                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      2420940                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2420940                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      2420940                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2420940                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      2420940                       # number of overall misses
system.cpu1.icache.overall_misses::total      2420940                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  50471566110                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  50471566110                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  50471566110                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  50471566110                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  50471566110                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  50471566110                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    488202267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    488202267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    488202267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    488202267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    488202267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    488202267                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004959                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004959                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004959                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004959                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004959                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004959                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 20847.921101                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20847.921101                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 20847.921101                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20847.921101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 20847.921101                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20847.921101                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7195505                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         2182                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           123875                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.086821                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   181.833333                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      2264533                       # number of writebacks
system.cpu1.icache.writebacks::total          2264533                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       156396                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       156396                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       156396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       156396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       156396                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       156396                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      2264544                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2264544                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      2264544                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2264544                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      2264544                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2264544                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  44236795920                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  44236795920                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  44236795920                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  44236795920                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  44236795920                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  44236795920                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004639                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004639                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004639                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004639                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 19534.527004                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19534.527004                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 19534.527004                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19534.527004                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 19534.527004                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19534.527004                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2701                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.895767                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        33573                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2715                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    12.365746                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.895767                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.993485                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.993485                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            7                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       308287                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       308287                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        33398                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        33398                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        33398                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        33398                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        33398                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        33398                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4567                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4567                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4567                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4567                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4567                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4567                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    227562500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    227562500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    227562500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    227562500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    227562500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    227562500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        37965                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        37965                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        37965                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        37965                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        37965                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        37965                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.120295                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.120295                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.120295                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.120295                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.120295                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.120295                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 49827.567331                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 49827.567331                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 49827.567331                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 49827.567331                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 49827.567331                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 49827.567331                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2701                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2701                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4567                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4567                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4567                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4567                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4567                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4567                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    218428500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    218428500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    218428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    218428500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    218428500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    218428500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.120295                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.120295                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.120295                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.120295                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.120295                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.120295                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 47827.567331                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47827.567331                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 47827.567331                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 47827.567331                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 47827.567331                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 47827.567331                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   504926274000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     335                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7761441                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.923354                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          221645747                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7762454                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.553567                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238442061500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.923354                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997972                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997972                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          932                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        562448196                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       562448196                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57979873                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57979873                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    154445672                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     154445672                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       815012                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       815012                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4114794                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4114794                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4141592                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4141592                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    212425545                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       212425545                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    213240557                       # number of overall hits
system.cpu2.dcache.overall_hits::total      213240557                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1099069                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1099069                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54592759                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54592759                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       109517                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       109517                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35133                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35133                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6223                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6223                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55691828                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55691828                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55801345                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55801345                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  64671559500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  64671559500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1150768067566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1150768067566                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1657725000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1657725000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     78492500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     78492500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        26000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        26000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1215439627066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1215439627066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1215439627066                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1215439627066                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     59078942                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     59078942                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    209038431                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    209038431                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       924529                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       924529                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4149927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4149927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4147815                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4147815                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    268117373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    268117373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    269041902                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    269041902                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018603                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018603                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261161                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261161                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.118457                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.118457                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008466                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008466                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001500                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.207714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.207408                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207408                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58842.128656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58842.128656                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21079.133728                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21079.133728                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 47184.271198                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 47184.271198                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12613.289410                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12613.289410                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21824.380178                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21824.380178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21781.547148                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21781.547148                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1169                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    235337317                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6781598                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.450000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.702340                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7761441                       # number of writebacks
system.cpu2.dcache.writebacks::total          7761441                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       307050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       307050                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47584349                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47584349                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34215                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34215                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47891399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47891399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47891399                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47891399                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       792019                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       792019                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7008410                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7008410                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        81734                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        81734                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          918                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          918                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6223                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6223                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7800429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7800429                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7882163                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7882163                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          349                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          376                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          376                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          725                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          725                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  52578361000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52578361000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151127819567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151127819567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5392644500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5392644500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     45553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     72270500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     72270500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 203706180567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 203706180567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 209098825067                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 209098825067                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30213500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30213500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30213500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30213500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013406                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013406                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033527                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033527                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.088406                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.088406                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000221                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001500                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029297                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029297                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 66385.226870                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66385.226870                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21563.781167                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21563.781167                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 65977.983459                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65977.983459                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49622.004357                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49622.004357                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11613.450104                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11613.450104                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26114.740685                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26114.740685                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26528.102130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26528.102130                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 86571.633238                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 86571.633238                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 41673.793103                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 41673.793103                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        16079                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.922280                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       869647                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        16094                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    54.035479                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.922280                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.995142                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.995142                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8185279                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8185279                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       869414                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       869414                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       869414                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       869414                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       869414                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       869414                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136663                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136663                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136663                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136663                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136663                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136663                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1561505000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1561505000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1561505000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1561505000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1561505000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1561505000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1006077                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1006077                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1006077                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1006077                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1006077                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1006077                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.135838                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.135838                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.135838                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.135838                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.135838                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.135838                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11425.952891                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11425.952891                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11425.952891                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11425.952891                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11425.952891                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11425.952891                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        16079                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        16079                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136663                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136663                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136663                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136663                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136663                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136663                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1288179000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1288179000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1288179000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1288179000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1288179000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1288179000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.135838                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.135838                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.135838                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.135838                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.135838                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.135838                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9425.952891                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9425.952891                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9425.952891                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9425.952891                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9425.952891                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9425.952891                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1835168                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.988788                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          188136666                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1835680                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           102.488814                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236979192500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.988788                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382086421                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382086421                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    188124064                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      188124064                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    188124064                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       188124064                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    188124064                       # number of overall hits
system.cpu2.icache.overall_hits::total      188124064                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2001549                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2001549                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2001549                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2001549                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2001549                       # number of overall misses
system.cpu2.icache.overall_misses::total      2001549                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  62668203037                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  62668203037                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  62668203037                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  62668203037                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  62668203037                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  62668203037                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    190125613                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    190125613                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    190125613                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    190125613                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    190125613                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    190125613                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010528                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010528                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010528                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010528                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010528                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010528                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 31309.852038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31309.852038                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 31309.852038                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31309.852038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 31309.852038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31309.852038                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      2855040                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            49932                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.178563                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    68.333333                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1835168                       # number of writebacks
system.cpu2.icache.writebacks::total          1835168                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       166354                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       166354                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       166354                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       166354                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       166354                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       166354                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1835195                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1835195                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1835195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1835195                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1835195                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1835195                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  51110937989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  51110937989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  51110937989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  51110937989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  51110937989                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  51110937989                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009653                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009653                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009653                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009653                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27850.412620                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27850.412620                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27850.412620                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27850.412620                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27850.412620                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27850.412620                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          572                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    10.696693                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9018                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          585                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    15.415385                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236994059000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    10.696693                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.668543                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.668543                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        89334                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        89334                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         8874                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8874                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         8874                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8874                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         8874                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8874                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         2038                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         2038                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         2038                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         2038                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         2038                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         2038                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     48155500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     48155500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     48155500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     48155500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     48155500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     48155500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker        10912                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10912                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker        10912                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10912                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker        10912                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10912                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.186767                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.186767                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.186767                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.186767                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.186767                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.186767                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 23628.802748                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 23628.802748                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 23628.802748                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 23628.802748                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 23628.802748                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 23628.802748                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          572                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          572                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         2038                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         2038                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         2038                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         2038                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         2038                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         2038                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     44079500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     44079500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     44079500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     44079500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     44079500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     44079500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.186767                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.186767                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.186767                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.186767                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.186767                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.186767                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 21628.802748                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21628.802748                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 21628.802748                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 21628.802748                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 21628.802748                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 21628.802748                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   504926274000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1058                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           467686                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          963.723916                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          376777554                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           468705                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           803.869287                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   963.723916                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.941137                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.941137                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          675                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757006287                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757006287                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    192299901                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      192299901                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    180674598                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     180674598                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        35441                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        35441                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1860383                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1860383                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1860414                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1860414                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    372974499                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       372974499                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    373009940                       # number of overall hits
system.cpu3.dcache.overall_hits::total      373009940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       481047                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       481047                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       999958                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       999958                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        46326                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        46326                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3961                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3961                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2412                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2412                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1481005                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1481005                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1527331                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1527331                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  31031034500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  31031034500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  13534605443                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13534605443                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    216703000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    216703000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     17193500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17193500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44565639943                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44565639943                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44565639943                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44565639943                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    192780948                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    192780948                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    181674556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    181674556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        81767                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        81767                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1864344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1864344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1862826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1862826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    374455504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    374455504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    374537271                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    374537271                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.002495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002495                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005504                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005504                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.566561                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.566561                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002125                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002125                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001295                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001295                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004078                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004078                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 64507.282033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 64507.282033                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 13535.173920                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13535.173920                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 54709.164352                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 54709.164352                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7128.316750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7128.316750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30091.485135                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30091.485135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29178.769987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29178.769987                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3104                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3820726                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets         131300                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   163.368421                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    29.099208                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       467687                       # number of writebacks
system.cpu3.dcache.writebacks::total           467687                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       172371                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       172371                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       861436                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       861436                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2958                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2958                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1033807                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1033807                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1033807                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1033807                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       308676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       308676                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       138522                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       138522                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        34366                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        34366                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1003                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1003                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       447198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       447198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       481564                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       481564                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          303                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          303                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          333                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          333                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          636                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          636                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  20904596500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  20904596500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   2285054956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2285054956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3407857000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3407857000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     66383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     66383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     14782500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14782500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  23189651456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  23189651456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  26597508456                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  26597508456                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     22457500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     22457500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     22457500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     22457500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000762                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.420292                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.420292                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000538                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001295                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001295                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001194                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001194                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001286                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 67723.426829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 67723.426829                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16495.971441                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16495.971441                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 99163.621021                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 99163.621021                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 66184.446660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66184.446660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6128.731343                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6128.731343                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 51855.445364                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51855.445364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55231.513269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55231.513269                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 74117.161716                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 74117.161716                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 35310.534591                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 35310.534591                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4974                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.921085                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       775686                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4988                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   155.510425                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.921085                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.995068                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.995068                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      6262578                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      6262578                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       774198                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       774198                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       774198                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       774198                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       774198                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       774198                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7666                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7666                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7666                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7666                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7666                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7666                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    343852000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    343852000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    343852000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    343852000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    343852000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    343852000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       781864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       781864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       781864                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       781864                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       781864                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       781864                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009805                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.009805                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.009805                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.009805                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.009805                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.009805                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 44854.161231                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 44854.161231                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 44854.161231                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 44854.161231                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 44854.161231                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 44854.161231                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4974                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4974                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7666                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7666                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7666                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7666                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7666                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7666                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    328520000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    328520000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    328520000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    328520000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    328520000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    328520000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009805                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.009805                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009805                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.009805                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009805                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.009805                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 42854.161231                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 42854.161231                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 42854.161231                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 42854.161231                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 42854.161231                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 42854.161231                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          7176507                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.994192                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          400465007                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          7177019                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.798237                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.994192                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999989                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        822863497                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       822863497                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    400437909                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      400437909                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    400437909                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       400437909                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    400437909                       # number of overall hits
system.cpu3.icache.overall_hits::total      400437909                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      7405578                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      7405578                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      7405578                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       7405578                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      7405578                       # number of overall misses
system.cpu3.icache.overall_misses::total      7405578                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 160497594038                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 160497594038                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 160497594038                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 160497594038                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 160497594038                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 160497594038                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    407843487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    407843487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    407843487                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    407843487                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    407843487                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    407843487                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.018158                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.018158                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.018158                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.018158                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.018158                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.018158                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 21672.527659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21672.527659                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 21672.527659                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21672.527659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 21672.527659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21672.527659                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs     19809283                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          620                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           669578                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.584728                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          155                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      7176507                       # number of writebacks
system.cpu3.icache.writebacks::total          7176507                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       229056                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       229056                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       229056                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       229056                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       229056                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       229056                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      7176522                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      7176522                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      7176522                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      7176522                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      7176522                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      7176522                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 149459538155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 149459538155                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 149459538155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 149459538155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 149459538155                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 149459538155                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.017596                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.017596                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.017596                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.017596                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.017596                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.017596                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 20826.179890                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20826.179890                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 20826.179890                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20826.179890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 20826.179890                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20826.179890                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          913                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.302223                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        16860                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          927                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    18.187702                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.302223                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.956389                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.956389                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       158396                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       158396                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        16609                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        16609                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        16609                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        16609                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        16609                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        16609                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2836                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2836                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2836                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2836                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2836                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2836                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    102120500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    102120500                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    102120500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    102120500                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    102120500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    102120500                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        19445                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        19445                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        19445                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        19445                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        19445                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        19445                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.145847                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.145847                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.145847                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.145847                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.145847                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.145847                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 36008.638928                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 36008.638928                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 36008.638928                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 36008.638928                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 36008.638928                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 36008.638928                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          913                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          913                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2836                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2836                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2836                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2836                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2836                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2836                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     96448500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     96448500                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     96448500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     96448500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     96448500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     96448500                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.145847                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.145847                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.145847                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.145847                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.145847                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.145847                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 34008.638928                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 34008.638928                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 34008.638928                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 34008.638928                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 34008.638928                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 34008.638928                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4166                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4166                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155085                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155085                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3458                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6583                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10041                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3954553                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9871145                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           785826983                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10753000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152664000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151599                       # number of replacements
system.iocache.tags.tagsinuse               15.993184                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151615                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236726009000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993184                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999574                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999574                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1364580                       # Number of tag accesses
system.iocache.tags.data_accesses             1364580                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1044                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1044                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151620                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151620                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151620                       # number of overall misses
system.iocache.overall_misses::total           151620                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    119340539                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    119340539                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18103082444                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18103082444                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18222422983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18222422983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18222422983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18222422983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1044                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1044                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151620                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151620                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151620                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151620                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114310.861111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114310.861111                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120225.550181                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120225.550181                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 120184.823790                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120184.823790                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 120184.823790                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120184.823790                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3091                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   79                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    39.126582                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1044                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151620                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151620                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151620                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151620                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     67140539                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     67140539                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10566009705                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10566009705                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10633150244                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10633150244                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10633150244                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10633150244                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64310.861111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64310.861111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70170.609559                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70170.609559                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 70130.261469                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70130.261469                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 70130.261469                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70130.261469                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53542746                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54930241                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1211403                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                377                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4369471                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12312185                       # number of replacements
system.l2.tags.tagsinuse                 31510.594283                       # Cycle average of tags in use
system.l2.tags.total_refs                    26612491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12343414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.156007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31363.757137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   146.837146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            89                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.026489                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002716                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 568132699                       # Number of tag accesses
system.l2.tags.data_accesses                568132699                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11891567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11891567                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20267783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20267783                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       238906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       112282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6304763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       121780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6777731                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1424139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       167158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      2015489                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         8018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1448058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         2026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      6325561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11396076                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7932209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       114139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       204524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       155415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8406287                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1424139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       167158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8171115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3141                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      2015489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       226421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         8018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1448058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6509287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         2026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      6325561                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       277195                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26580094                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1424139                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          265                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       167158                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8171115                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3141                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1254                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      2015489                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       226421                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         8018                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          421                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1448058                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6509287                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         2026                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          546                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      6325561                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       277195                       # number of overall hits
system.l2.overall_hits::total                26580094                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3738                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3448                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121481                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          392                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2572                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3774                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        40410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        18850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       588348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        10955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              658563                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        72574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       150929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       249049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       387134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       850957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1727821                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3919680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        78117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       660698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       182190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4840685                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        72574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       150929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3960090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       249049                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        96967                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          323                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       387134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1249046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2546                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       850957                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       193145                       # number of demand (read+write) misses
system.l2.demand_misses::total                7227069                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        72574                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          340                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       150929                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3960090                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4509                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1632                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       249049                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        96967                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7103                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          323                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       387134                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1249046                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2546                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          725                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       850957                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       193145                       # number of overall misses
system.l2.overall_misses::total               7227069                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3872500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      6131500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6285500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21559000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3374500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3065500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     30617500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2051000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39108500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5704260978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2257687991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96547287366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1186481986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105695718321                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   8566731998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     36756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  16931771998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    549080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    195325000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  28642357489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    698913000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     33796000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  39648286496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    289736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     82922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst 100372692472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 196048368953                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 447313865523                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   9587642457                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  55246082494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  22799365956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 534946956430                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   8566731998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     36756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  16931771998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 453018126501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    549080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    195325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  28642357489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  11845330448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    698913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     33796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  39648286496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 151793369860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    289736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     82922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst 100372692472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  23985847942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     836691043704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   8566731998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     36756000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  16931771998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 453018126501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    549080000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    195325000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  28642357489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  11845330448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    698913000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     33796000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  39648286496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 151793369860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    289736000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     82922500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst 100372692472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  23985847942                       # number of overall miss cycles
system.l2.overall_miss_latency::total    836691043704                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11891567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11891567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20267783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20267783                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2951                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121520                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          452                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          392                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2572                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          358                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3774                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       279316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       131132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6893111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       132735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7436294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1496713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       318087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      2264538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        15121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1835192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      7176518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13123897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11851889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       192256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       865222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       337605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13246972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1496713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          605                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       318087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12131205                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7650                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      2264538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       323388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        15121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1835192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7758333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      7176518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       470340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33807163                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1496713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          605                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       318087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12131205                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7650                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      2264538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       323388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        15121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1835192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7758333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      7176518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       470340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33807163                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.996003                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999883                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.997397                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999679                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.144675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.143748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.085353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.082533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088561                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.048489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.561983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.474490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.589412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.565489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.109978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.469744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.434140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.210950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.556868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.570417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.118575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.131655                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.330722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.406318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.763617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.539654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.365418                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.048489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.561983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.474490                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.326438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.589412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.565489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.109978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.299847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.469744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.434140                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.210950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.160994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.556868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.570417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.118575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.410650                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213773                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.048489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.561983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.474490                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.326438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.589412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.565489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.109978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.299847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.469744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.434140                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.210950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.160994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.556868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.570417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.118575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.410650                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213773                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1313.157002                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1640.315677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    56.450164                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1528.277262                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   177.468081                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7465.707965                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7820.153061                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11904.160187                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5729.050279                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10362.612613                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 141159.638159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 119771.246207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 164098.947164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 108305.064902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 160494.467987                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 118041.337090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 108105.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 112183.689006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 121774.229319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 119684.436275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 115006.916265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 98396.874560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 104631.578947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 102414.891216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 113800.471328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 114375.862069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 117952.719670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113465.670896                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 114119.995898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 122734.391451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83617.753488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 125140.600231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110510.590222                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 118041.337090                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 108105.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 112183.689006                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114395.916886                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 121774.229319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 119684.436275                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 115006.916265                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 122158.367775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 98396.874560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 104631.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 102414.891216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 121527.445635                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 113800.471328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 114375.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 117952.719670                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 124185.704740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115771.835540                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 118041.337090                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 108105.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 112183.689006                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114395.916886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 121774.229319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 119684.436275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 115006.916265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 122158.367775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 98396.874560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 104631.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 102414.891216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 121527.445635                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 113800.471328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 114375.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 117952.719670                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 124185.704740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115771.835540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             272907                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2615                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     104.362141                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     56013                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8527741                       # number of writebacks
system.l2.writebacks::total                   8527741                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8210                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1807                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       434800                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           446322                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          551                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          705                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          615                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2627                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        40796                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1072                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          676                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43291                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        49006                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          705                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2879                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       435547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          690                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         2181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              492240                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        49006                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          705                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2879                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       435547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          690                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         2181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             492240                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7349550                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7349550                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3738                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111345                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3448                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121480                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          452                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          391                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2572                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          358                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3773                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        32200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        17043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         9450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         212241                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        72559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       150378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       248344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       386519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       850267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1725194                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3878884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        77045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       659951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       181514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4797394                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        72559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       150378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3911084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       248344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        94088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       386519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       813499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       850267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       190964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6734829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7349550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        72559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       150378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3911084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       248344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        94088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       386519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       813499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       850267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       190964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14084379                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3259                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          595                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          349                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          303                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4506                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4083                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          626                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          376                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          333                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5418                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7342                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1221                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          725                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          636                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9924                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1183849133427                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1183849133427                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     49947999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     62621000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1881618998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     57937999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2052125996                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7243000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      6310000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     41497500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5720500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60771000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4151317551                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1898120031                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  17010089024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    933463021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23992989627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8130198113                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     34643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  15988761998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    520824516                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    184609504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  27092105194                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    655901500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     31777001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  37280865766                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    274182004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     78407500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  95216500008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 185488776104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 420604921234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   9023258628                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  51225018598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  21645838833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 502499037293                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8130198113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     34643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  15988761998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 424756238785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    520824516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    184609504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  27092105194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  10921378659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    655901500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     31777001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  37280865766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  68235107622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    274182004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     78407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  95216500008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  22579301854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 711980803024                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1183849133427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8130198113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     34643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  15988761998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 424756238785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    520824516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    184609504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  27092105194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  10921378659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    655901500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     31777001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  37280865766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  68235107622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    274182004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     78407500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  95216500008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  22579301854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1895829936451                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    429656005                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     52528002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27194000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     19827000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    529205007                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    429656005                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     52528002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27194000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     19827000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    529205007                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999322                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.996003                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999874                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997397                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999671                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.997449                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.115282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.129968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.071194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.048479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.558678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.472757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.586797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.560638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.109667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.469413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.432796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.210615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.555556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.568057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.118479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.131454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.327280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.400742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.762753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.537652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.362150                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.048479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.558678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.472757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.322399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.586797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.560638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.109667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.290945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.469413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.432796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.210615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.104855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.555556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.568057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.118479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.406013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.048479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.558678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.472757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.322399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.586797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.560638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.109667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.290945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.469413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.432796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.210615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.104855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.555556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.568057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.118479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.406013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.416609                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 161077.771214                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 161077.771214                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16937.266531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16752.541466                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16898.998590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16803.363979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16892.706585                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16024.336283                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16138.107417                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16134.331260                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15979.050279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16106.811556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 128922.905311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 111372.412779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 110780.270821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 98779.155661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113045.969568                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112049.478535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 102494.082840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 106323.810650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116022.391624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 114097.344870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 109091.039824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92406.522964                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 98686.338509                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 96452.867171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107945.670866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 108597.645429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 111984.235550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107517.633439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108434.519113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 117116.732144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77619.427197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 119251.621544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104744.166790                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112049.478535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 102494.082840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 106323.810650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108603.200234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116022.391624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 114097.344870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109091.039824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 116076.212259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92406.522964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 98686.338509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96452.867171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83878.539030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107945.670866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 108597.645429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 111984.235550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 118238.525869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105716.240609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 161077.771214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 112049.478535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 102494.082840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 106323.810650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108603.200234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 116022.391624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 114097.344870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109091.039824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 116076.212259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92406.522964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 98686.338509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96452.867171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83878.539030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 107945.670866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 108597.645429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 111984.235550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 118238.525869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134605.149183                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131836.761276                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 88282.356303                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 77919.770774                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 65435.643564                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117444.519973                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58520.294879                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 43020.476658                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 37508.965517                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 31174.528302                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53325.776602                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26750085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14267610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1502                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4506                       # Transaction distribution
system.membus.trans_dist::ReadResp           13776712                       # Transaction distribution
system.membus.trans_dist::WriteReq               5418                       # Transaction distribution
system.membus.trans_dist::WriteResp              5418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8678296                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3785488                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16407                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            205261                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13772208                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40420913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40440761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40743980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10041                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1440210560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1440229773                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1449865293                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25972                       # Total snoops (count)
system.membus.snoopTraffic                      96320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14294723                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000527                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022950                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14287190     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    7533      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14294723                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13991302                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3920377                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         67469619388                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5708189                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        74013094911                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      143007583                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    113926321                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6104473                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     84687311                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       67759391                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    80.011268                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6443880                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       303241                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3186612                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3129616                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        56996                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        15224                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         21687452                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     21687452                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14117                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11276630                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore     10396705                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11290747                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4346.662271                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12130.614050                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-131071     11275943     99.87%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-262143        10565      0.09%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-393215         3397      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-524287          609      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-655359          166      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-786431           48      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-917503           14      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-1.04858e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11290747                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     21000027                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 10584.674701                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7662.677085                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 17901.210791                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-131071     20924196     99.64%     99.64% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-262143        55231      0.26%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-393215        15640      0.07%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-524287         3430      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-655359          984      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-786431          326      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-917503          119      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-1.04858e+06           64      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06           22      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.31072e+06-1.44179e+06           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     21000027                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504225392500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.783470                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.066322                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 459130545500     91.06%     91.06% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  27423985000      5.44%     96.50% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14310463500      2.84%     99.33% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2871554000      0.57%     99.90% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    186647500      0.04%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    146749500      0.03%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     48677500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     91071000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     14743500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       383000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       407500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       165000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504225392500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11195518     99.88%     99.88% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        13800      0.12%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11209318                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     21687452                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     21687452                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11209318                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11209318                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     32896770                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           127557310                       # DTB read hits
system.switch_cpus0.dtb.read_misses          21510789                       # DTB read misses
system.switch_cpus0.dtb.write_hits           50451644                       # DTB write hits
system.switch_cpus0.dtb.write_misses           176663                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           10169                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              173                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7355                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              787                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       149068099                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50628307                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                178008954                       # DTB hits
system.switch_cpus0.dtb.misses               21687452                       # DTB misses
system.switch_cpus0.dtb.accesses            199696406                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            11251                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        11251                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          648                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2        10024                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          579                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples        10672                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   657.842954                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev 10326.219495                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767        10620     99.51%     99.51% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535            7      0.07%     99.58% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           20      0.19%     99.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            6      0.06%     99.82% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            3      0.03%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            9      0.08%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            2      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            2      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::327680-360447            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        10672                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         3620                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 11018.370166                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6303.448254                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 29609.244934                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         3484     96.24%     96.24% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071           99      2.73%     98.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           19      0.52%     99.50% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           10      0.28%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            1      0.03%     99.81% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            4      0.11%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            2      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::655360-720895            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         3620                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  27352342644                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.963013                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.189143                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   1013367500      3.70%      3.70% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  26337747144     96.29%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2       775500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       452500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  27352342644                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2539     83.49%     83.49% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          502     16.51%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3041                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        11251                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        11251                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3041                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3041                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        14292                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           223889865                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             11251                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2595                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13192                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       223901116                       # ITB inst accesses
system.switch_cpus0.itb.hits                223889865                       # DTB hits
system.switch_cpus0.itb.misses                  11251                       # DTB misses
system.switch_cpus0.itb.accesses            223901116                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          472                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          236                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1665625.588983                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 11226719.955167                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          139     58.90%     58.90% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10           97     41.10%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    137777000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          236                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504000242360                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    393087639                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1007674611                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     13694328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             682870295                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          143007583                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     77332887                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            961909766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       12779372                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            118692                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        82902                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       741509                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       224980                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        70558                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        223875798                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        72897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1480                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    983232421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.743920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.145879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       632586353     64.34%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       140902440     14.33%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        38687031      3.93%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       171056597     17.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    983232421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.141918                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.677669                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        37821298                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    668802868                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        245579088                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     25058618                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5970549                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     18365028                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       419978                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     619727422                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     19805050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5970549                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        65105467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      604785073                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     20501999                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        240393380                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     46475953                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     595882500                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      9431511                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20566250                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5568009                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2426156                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13616714                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    655065855                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2649621408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    642688558                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3447                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    523630285                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       131435581                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       606481                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       569218                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55062429                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    138006988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56806693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2360609                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1822272                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         585586629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       825001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        567838024                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      4988754                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    106215792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    230934155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        23627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    983232421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.963622                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    670315983     68.17%     68.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    132620885     13.49%     81.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    112670501     11.46%     93.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60624199      6.17%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7000725      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          128      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    983232421                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       53998494     43.35%     43.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90363      0.07%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      47628579     38.24%     81.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     22844984     18.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           35      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    358597744     63.15%     63.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1117206      0.20%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          382      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    153124662     26.97%     90.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54997995      9.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     567838024                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563513                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          124562420                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.219363                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2248446655                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    692634248                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    529992289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        12991                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4676                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3472                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     692391961                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           8448                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3393582                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     26342009                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        71931                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        11968                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6346814                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       712572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1337259                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5970549                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      252415477                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4400274                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    586433508                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    138006988                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56806693                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       336997                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1362395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      2149003                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        11968                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3620139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2656856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6276995                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    537071739                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    127764125                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      9079274                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                21878                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           181326486                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103067426                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          53562361                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532981                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             530658323                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            529995761                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        315849454                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        521254522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.525959                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.605941                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts     96664933                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       801374                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5685336                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    967597618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.496283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.348836                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    768249985     79.40%     79.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    101809648     10.52%     89.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37499255      3.88%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15567498      1.61%     95.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16807988      1.74%     97.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5606810      0.58%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5742218      0.59%     98.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3541193      0.37%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12773023      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    967597618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    447252240                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     480202497                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             162124862                       # Number of memory references committed
system.switch_cpus0.commit.loads            111664981                       # Number of loads committed
system.switch_cpus0.commit.membars             456745                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94374354                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3472                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        395941832                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4153243                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    316964819     66.01%     66.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112434      0.23%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          382      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111664981     23.25%     89.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50459881     10.51%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    480202497                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12773023                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1528379370                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1169364863                       # The number of ROB writes
system.switch_cpus0.timesIdled                 147490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24442190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              786078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          447245593                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            480195850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.253068                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.253068                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443839                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443839                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       582118908                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      293749593                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2802                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1264                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2037783075                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       282276644                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1848969976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        583388                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      232694850                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    169681955                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     11790452                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    122562585                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       97161522                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.275027                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31015548                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4406417                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2247043                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2023660                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       223383                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       256474                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           102370                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       102370                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         9081                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        57430                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        35859                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        66511                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   843.845379                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10851.000949                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        66228     99.57%     99.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          188      0.28%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           44      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           29      0.04%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679            8      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            7      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        66511                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        34236                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 33136.157846                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10686.175752                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 66346.182414                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        27561     80.50%     80.50% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4664     13.62%     94.13% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          879      2.57%     96.69% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          568      1.66%     98.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          206      0.60%     98.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          172      0.50%     99.46% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           91      0.27%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           34      0.10%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           35      0.10%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            6      0.02%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            3      0.01%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967           16      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        34236                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 345601949548                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.682437                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.479202                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 345448620548     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     95927500      0.03%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     26949500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      7683000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      7408000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1552000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1977500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     11716500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       115000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 345601949548                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        14390     74.94%     74.94% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4811     25.06%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        19201                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       102370                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       102370                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        19201                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        19201                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       121571                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           112411830                       # DTB read hits
system.switch_cpus1.dtb.read_misses             80378                       # DTB read misses
system.switch_cpus1.dtb.write_hits          101432689                       # DTB write hits
system.switch_cpus1.dtb.write_misses            21992                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            8054                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5630                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1296                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             1677                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       112492208                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      101454681                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                213844519                       # DTB hits
system.switch_cpus1.dtb.misses                 102370                       # DTB misses
system.switch_cpus1.dtb.accesses            213946889                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            21278                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        21278                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1187                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        18389                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1702                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        19576                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   951.420106                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 12243.379738                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-32767        19435     99.28%     99.28% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-65535           28      0.14%     99.42% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-98303           50      0.26%     99.68% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-131071           22      0.11%     99.79% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-163839           13      0.07%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::163840-196607            8      0.04%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-229375            6      0.03%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::229376-262143            5      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-294911            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::294912-327679            3      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-360447            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-425983            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::458752-491519            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        19576                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10476                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 24990.024819                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9458.167775                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 55852.149443                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-131071        10033     95.77%     95.77% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-262143          317      3.03%     98.80% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-393215           97      0.93%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-524287           20      0.19%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-655359            6      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-786431            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            2      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10476                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  96498735380                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.918841                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.273595                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   7841236000      8.13%      8.13% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  88650690880     91.87%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      5067500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      1062000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       596000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        14500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6        10000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::7        23000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::8        35500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  96498735380                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         8029     91.51%     91.51% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          745      8.49%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8774                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        21278                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        21278                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8774                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8774                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        30052                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           488210928                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             21278                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5812                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3845                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       488232206                       # ITB inst accesses
system.switch_cpus1.itb.hits                488210928                       # DTB hits
system.switch_cpus1.itb.misses                  21278                       # DTB misses
system.switch_cpus1.itb.accesses            488232206                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          863                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          432                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 11608737.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 49502945.705715                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          268     62.04%     62.04% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          164     37.96%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    475962500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          432                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499500244732                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5014974768                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               999001689                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     47273630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1555683710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          232694850                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    130200730                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            899813818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       24277460                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            294156                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       172106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       205211                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       588562                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       226619                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        488204098                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       556248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes          10108                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    960712832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.851935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.116123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115663947     12.04%     12.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       333057912     34.67%     46.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        89852763      9.35%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       422138210     43.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    960712832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.232927                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.557238                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        94428317                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    136169956                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        660141126                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     58319766                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      11653667                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36121246                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       520031                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1658299874                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     49807281                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      11653667                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       159994482                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       27929400                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     30100162                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        652365320                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     78669801                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1610851193                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     21456729                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      9866510                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      41572577                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        125848                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4311942                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2360906431                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7712538242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2369549974                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        14639                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1996475338                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       364431090                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1646666                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       651416                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        121925011                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    130983144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    112051860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3732971                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     41070286                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1585874079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1045110                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1453977455                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     19395738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    225954579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    726262418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        45490                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    960712832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.513436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.967924                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    184459168     19.20%     19.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    234744790     24.43%     43.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    414642937     43.16%     86.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    117526028     12.23%     99.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9330838      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9071      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    960712832                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      284438087     79.89%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          9165      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      46582690     13.08%     92.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     25024458      7.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          178      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1205027085     82.88%     82.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     18423605      1.27%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1154993      0.08%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    125270515      8.62%     92.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    104101078      7.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1453977455                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.455430                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          356054400                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.244883                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4244064030                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1812879806                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1434352405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        53850                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        18226                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        16337                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1809996823                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          34854                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1360747                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21966282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4058                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        24469                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     11369263                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5156940                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       118362                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      11653667                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       19983389                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       183460                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1586976799                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    130983144                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    112051860                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       586911                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       167542                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        24469                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      8224016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3995289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     12219305                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1443006901                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    121890142                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     10871096                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                57610                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           224267610                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       183374627                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         102377468                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.444449                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1435246282                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1434368742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1011716431                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2644943868                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.435802                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382510                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    202695300                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       999620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     11305389                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    929915125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.463582                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.556735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    252328900     27.13%     27.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    320131667     34.43%     61.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    223114364     23.99%     85.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     61972191      6.66%     92.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     23786522      2.56%     94.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     14302195      1.54%     96.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     12796278      1.38%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6568789      0.71%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     14914219      1.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    929915125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1200048634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1361006974                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             209699459                       # Number of memory references committed
system.switch_cpus1.commit.loads            109016862                       # Number of loads committed
system.switch_cpus1.commit.membars             416999                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         176410409                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             16336                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1244570097                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     31713882                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1133641178     83.29%     83.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     16511415      1.21%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1154922      0.08%     84.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    109016862      8.01%     92.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    100682597      7.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1361006974                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     14914219                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2477295436                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3158126478                       # The number of ROB writes
system.switch_cpus1.timesIdled                 267540                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               38288857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10029785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1200006267                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1360964607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.832497                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.832497                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.201205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.201205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1963128202                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1133792175                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            11987                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            4976                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4722560804                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       950221035                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1891648635                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        803721                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      108402386                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     71003037                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4014655                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     70128228                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       42110044                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    60.047210                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12489003                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3227831                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      9042971                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5539738                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3503233                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       126966                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3671095                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3671095                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8851                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       498613                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3163631                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       507464                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3735.062980                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9069.890642                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       505632     99.64%     99.64% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1517      0.30%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          142      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           82      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           57      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           21      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       507464                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1973106                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7847.470182                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7136.530064                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9454.457878                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1959599     99.32%     99.32% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        11624      0.59%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1169      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          384      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          204      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           69      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           44      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1973106                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 457183041244                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.351767                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.037063                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 453679839744     99.23%     99.23% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    386746000      0.08%     99.32% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    347030000      0.08%     99.39% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    356416500      0.08%     99.47% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    342513500      0.07%     99.55% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432443000      0.09%     99.64% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    292454500      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1344580500      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       889500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-21         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::22-23         1500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-25       123500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 457183041244                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       167852     96.61%     96.61% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5890      3.39%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       173742                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3671095                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3671095                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       173742                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       173742                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3844837                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            67668767                       # DTB read hits
system.switch_cpus2.dtb.read_misses             82226                       # DTB read misses
system.switch_cpus2.dtb.write_hits          214178233                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3588869                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22575                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              203                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          3113                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              900                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        67750993                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217767102                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                281847000                       # DTB hits
system.switch_cpus2.dtb.misses                3671095                       # DTB misses
system.switch_cpus2.dtb.accesses            285518095                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6843                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6843                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          778                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         5067                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          998                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5845                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1274.422583                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 15236.043906                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5794     99.13%     99.13% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535            9      0.15%     99.28% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           17      0.29%     99.57% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            8      0.14%     99.71% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            3      0.05%     99.76% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            8      0.14%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            2      0.03%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::425984-458751            3      0.05%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5845                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4259                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 13406.550834                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7228.172903                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 32314.860197                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-65535         4055     95.21%     95.21% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-131071          123      2.89%     98.10% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-196607           51      1.20%     99.30% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-262143           18      0.42%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-327679            9      0.21%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-393215            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-458751            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::589824-655359            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4259                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  34826038532                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.885731                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.318561                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   3982851500     11.44%     11.44% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  30840841532     88.56%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1617000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       642000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4        10500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        10500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::6        65500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  34826038532                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2585     79.27%     79.27% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          676     20.73%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3261                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6843                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6843                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3261                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3261                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        10104                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           190139816                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6843                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2993                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            12279                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       190146659                       # ITB inst accesses
system.switch_cpus2.itb.hits                190139816                       # DTB hits
system.switch_cpus2.itb.misses                   6843                       # DTB misses
system.switch_cpus2.itb.accesses            190146659                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions          671                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          336                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 12048948.583333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 58028988.430683                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          224     66.67%     66.67% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          112     33.33%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    425510500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          336                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500386436276                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4048446724                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1000773455                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     45674845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             589306908                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          108402386                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     60138785                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            894009735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10534628                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             71712                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        71161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       380290                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       339094                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        98673                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        190126376                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       275870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1951                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    945912824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.814529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.190311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       589444131     62.31%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       127112376     13.44%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        44707616      4.73%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       184648701     19.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    945912824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.108319                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.588851                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        75892732                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    614164694                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        190408424                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     60383327                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5063647                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12453854                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       206499                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     615189316                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14419912                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5063647                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       118156644                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       92022028                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    186789968                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        208354353                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    335526184                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     601939930                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1036632                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4419501                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         63677                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         26055                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     305728886                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    460707450                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3053512299                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    868655227                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         4328                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    425360456                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35346987                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7442707                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6623592                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        124108353                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     74237688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    219124756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13265451                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3847303                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         577719336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14681850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        584358581                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2367054                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22734961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     73216687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       285563                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    945912824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.617772                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.876607                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    563433390     59.57%     59.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    227355363     24.04%     83.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    111493873     11.79%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     40505611      4.28%     99.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3124296      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          291      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    945912824                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       36374943     16.21%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            32      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20962215      9.34%     25.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    167098848     74.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          368      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    295546656     50.58%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23631      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          675      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68929236     11.80%     62.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219858015     37.62%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     584358581                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.583907                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          224436038                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.384072                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2341418248                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    615241156                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    574889997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        14830                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         5608                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4592                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     808784880                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           9371                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3055242                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7092968                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        84288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       110690                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4399352                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       342636                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6865273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5063647                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1692009                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94686                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    592586503                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     74237688                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    219124756                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6548172                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        69929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       110690                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3546783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       280747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3827530                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    576371663                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     68437970                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4316015                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               185317                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           284366880                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        76830028                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215928910                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.575926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             575700037                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            574894589                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        208294277                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        380642754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.574450                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547217                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     12571605                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14396285                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3810988                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    939977522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.606216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.196380                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    605547434     64.42%     64.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    232253880     24.71%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50263014      5.35%     94.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20690589      2.20%     96.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13985781      1.49%     98.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3640061      0.39%     98.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2730519      0.29%     98.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2478765      0.26%     99.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8387479      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    939977522                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    418449507                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     569829405                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             281870122                       # Number of memory references committed
system.switch_cpus2.commit.loads             67144719                       # Number of loads committed
system.switch_cpus2.commit.membars            7712477                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          76166452                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4592                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        507122209                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7111327                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    287935679     50.53%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22930      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          674      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     67144719     11.78%     62.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214725403     37.68%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    569829405                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8387479                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1506173899                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1170520967                       # The number of ROB writes
system.switch_cpus2.timesIdled                 403832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               54860631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             8096781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          418286321                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            569666219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.392556                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.392556                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417963                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417963                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       800927127                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      254488905                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3486                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1360                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1953744881                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       165717665                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1846776009                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11497299                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      258252109                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    177672170                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     10653220                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    175074340                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      113611451                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    64.893262                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       28485651                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      4719880                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     16831538                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     13757203                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3074335                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       587892                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           683838                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       683838                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       127848                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       327008                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       228982                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       454856                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   189.744666                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4502.713796                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-32767       454470     99.92%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-65535           50      0.01%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-98303          111      0.02%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-131071          118      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-163839           27      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::163840-196607           23      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-229375           15      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::229376-262143           10      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-294911            8      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::294912-327679            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-360447            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::360448-393215            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-425983            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::491520-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       454856                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        27726                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 32912.013994                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10659.976653                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 64380.584505                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        22229     80.17%     80.17% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3879     13.99%     94.16% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          739      2.67%     96.83% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          386      1.39%     98.22% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          220      0.79%     99.02% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          135      0.49%     99.50% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751          102      0.37%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           11      0.04%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823            5      0.02%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359           16      0.06%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            4      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        27726                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504222652500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.709241                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.464712                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 503965380500     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    190959000      0.04%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     25019500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     16449000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      9822000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      2016500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      2366500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     10044000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       595500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504222652500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9505     70.77%     70.77% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3926     29.23%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13431                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       683838                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       683838                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13431                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13431                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       697269                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           205607616                       # DTB read hits
system.switch_cpus3.dtb.read_misses            598793                       # DTB read misses
system.switch_cpus3.dtb.write_hits          188235834                       # DTB write hits
system.switch_cpus3.dtb.write_misses            85045                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8642                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              156                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1734                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              877                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       206206409                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      188320879                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                393843450                       # DTB hits
system.switch_cpus3.dtb.misses                 683838                       # DTB misses
system.switch_cpus3.dtb.accesses            394527288                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            11333                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        11333                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          727                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9359                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1247                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        10086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2484.235574                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 21539.702866                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535         9929     98.44%     98.44% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071           85      0.84%     99.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           43      0.43%     99.71% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143           16      0.16%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679            7      0.07%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            3      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::458752-524287            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::589824-655359            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        10086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8190                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 13436.019536                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6909.292620                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 36591.354393                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7775     94.93%     94.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          270      3.30%     98.23% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           64      0.78%     99.01% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           41      0.50%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           18      0.22%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           13      0.16%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            2      0.02%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            2      0.02%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            2      0.02%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            3      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8190                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  18892093052                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.725118                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.447815                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   5202083000     27.54%     27.54% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  13682584052     72.42%     99.96% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      6569500      0.03%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       366000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       270500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       220000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  18892093052                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6319     91.01%     91.01% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          624      8.99%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6943                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        11333                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        11333                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6943                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6943                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        18276                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           407906307                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             11333                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14945                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6477                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            59643                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       407917640                       # ITB inst accesses
system.switch_cpus3.itb.hits                407906307                       # DTB hits
system.switch_cpus3.itb.misses                  11333                       # DTB misses
system.switch_cpus3.itb.accesses            407917640                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2116                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1058                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4315375.303403                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 31283790.561285                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          598     56.52%     56.52% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          460     43.48%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    450936500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1058                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 499698267428                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4565667071                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               999329769                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    121058579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1150002588                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          258252109                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    155854305                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            726012274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       21495456                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            136390                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       194147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       797862                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       526310                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       396925                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        407844527                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1189078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           3112                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    859870215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.660670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.215476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       202261178     23.52%     23.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       223789546     26.03%     49.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        97287173     11.31%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       336532318     39.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    859870215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.258425                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.150774                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       136953201                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    126016374                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        564483608                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     23032218                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9384814                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     37418521                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1378381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1295760908                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     41276377                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9384814                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       175440540                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       40749703                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     62338646                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        548508956                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     23447556                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1265090738                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     14675473                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3481930                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1099613                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        461036                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6338589                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1462109139                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   5902193179                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1512523154                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5215                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1322231495                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       139877622                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2061332                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2017355                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         40697287                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    225681511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    216407638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10798146                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      7216644                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1239983380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      5756892                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1201093583                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      8671481                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    106866103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    297528586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        35062                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    859870215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.396831                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.149868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    267380971     31.10%     31.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    162323017     18.88%     49.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    271460072     31.57%     81.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    138974227     16.16%     97.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19731899      2.29%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           29      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    859870215                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      139782169     40.40%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            57      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      86415947     24.97%     65.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    119833469     34.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          180      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    770200495     64.12%     64.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1591736      0.13%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          795      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    221571987     18.45%     82.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    207728377     17.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1201093583                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.201899                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          346031642                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.288097                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3616740007                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1352625324                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1176419559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        20497                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7663                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5694                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1547111915                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          13130                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7605105                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     23379589                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         9700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        26677                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     17009634                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3119389                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       199864                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9384814                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        8323502                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        83439                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1245868433                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    225681511                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    216407638                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1996286                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        33875                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        26677                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      6612350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3154447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      9766797                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1183481727                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    214794821                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     16965241                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               128161                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           418892995                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       211980790                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         204098174                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.184275                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1177533607                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1176425253                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        634748849                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1219363621                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.177214                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.520557                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     87661228                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5721830                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      9290306                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    843269986                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.350586                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.896606                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    373993966     44.35%     44.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    219862230     26.07%     70.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     94617262     11.22%     81.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     58447239      6.93%     88.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     32895506      3.90%     92.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     17880098      2.12%     94.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     11829805      1.40%     96.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7442432      0.88%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     26301448      3.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    843269986                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    914794323                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1138908423                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             401699924                       # Number of memory references committed
system.switch_cpus3.commit.loads            202301918                       # Number of loads committed
system.switch_cpus3.commit.membars            3728344                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         203909507                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5693                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        982919609                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     19776408                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    735624474     64.59%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1583222      0.14%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          790      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    202301918     17.76%     82.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    199398006     17.51%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1138908423                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     26301448                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2042920182                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2469732653                       # The number of ROB writes
system.switch_cpus3.timesIdled                 942173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              139459554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             9130874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          914760062                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1138874162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.092450                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.092450                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.915374                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.915374                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1331350917                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      685934229                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             3932                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2398                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4160518521                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       656946873                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2118978265                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       3868455                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     67949733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     33738713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2066791                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         106317                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       102016                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4301                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740773469500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4506                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          26550181                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5418                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20419308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     21921111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3784444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10063950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          132938                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16408                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7439990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7439990                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13260600                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13285098                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6026                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       954300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36439684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4493967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6793614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       996808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        10154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        27849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5505555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23524595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       167863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     21529548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1428190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         5020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        17212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             101900001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     40715520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1553041807                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        66112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    191630592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    289860544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     41387689                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       357568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1049152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    234903040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    993275488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        84224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1996800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    918593664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     60041461                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       139776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       610944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4327754381                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22585766                       # Total snoops (count)
system.tol2bus.snoopTraffic                 557200000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56528820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042978                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237449                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               54432982     96.29%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1839270      3.25%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 192316      0.34%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  56938      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3574      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2305      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1114      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    321      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56528820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67796683555                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1626311                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         479470878                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18285805330                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1890484                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2251438809                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3402027090                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         508523480                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6893913                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17279807                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2758839350                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11740172496                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3063985                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        205129229                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      10782280237                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        723848072                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4266974                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         11532432                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
