#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun 30 16:57:10 2025
# Process ID         : 22824
# Current directory  : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.runs/spi_fifo_axis_module_axis_master_fsmd_0_0_synth_1
# Command line       : vivado.exe -log spi_fifo_axis_module_axis_master_fsmd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_fifo_axis_module_axis_master_fsmd_0_0.tcl
# Log file           : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.runs/spi_fifo_axis_module_axis_master_fsmd_0_0_synth_1/spi_fifo_axis_module_axis_master_fsmd_0_0.vds
# Journal file       : C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.runs/spi_fifo_axis_module_axis_master_fsmd_0_0_synth_1\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16498 MB
# Swap memory        : 7516 MB
# Total Virtual      : 24014 MB
# Available Virtual  : 5428 MB
#-----------------------------------------------------------
source spi_fifo_axis_module_axis_master_fsmd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip_repo/spi_to_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:spi_fifo_axis_module:1.0'. The one found in IP location 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo' will take precedence over the same IP in locations: 
   c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_module
   c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_fifo_axis_module
   c:/Users/marce/OneDrive/Dokumente/zynq_project/ip/spi_fifo_axis_zedboard
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.cache/ip 
Command: synth_design -top spi_fifo_axis_module_axis_master_fsmd_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.438 ; gain = 467.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_axis_module_axis_master_fsmd_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_axis_master_fsmd_0_0/synth/spi_fifo_axis_module_axis_master_fsmd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_master_fsmd' [C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/new/axis_master_fsmd.v:1]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter FrameSize bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/new/axis_master_fsmd.v:99]
INFO: [Synth 8-6155] done synthesizing module 'axis_master_fsmd' (0#1) [C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/new/axis_master_fsmd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_axis_module_axis_master_fsmd_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/spi_fifo_axis_module/ip/spi_fifo_axis_module_axis_master_fsmd_0_0/synth/spi_fifo_axis_module_axis_master_fsmd_0_0.v:53]
WARNING: [Synth 8-7129] Port rd_data_count[7] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[6] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[5] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[4] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[3] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[2] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[1] in module axis_master_fsmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[0] in module axis_master_fsmd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.039 ; gain = 576.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.039 ; gain = 576.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1216.039 ; gain = 576.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1216.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1289.660 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.660 ; gain = 650.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.660 ; gain = 650.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.660 ; gain = 650.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'axis_master_fsmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               WAIT_FIFO |                              001 |                              100
               WAIT_BOTH |                              010 |                              101
              WAIT_READY |                              011 |                              011
                   VALID |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'axis_master_fsmd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1289.660 ; gain = 650.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design spi_fifo_axis_module_axis_master_fsmd_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design spi_fifo_axis_module_axis_master_fsmd_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design spi_fifo_axis_module_axis_master_fsmd_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design spi_fifo_axis_module_axis_master_fsmd_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port rd_data_count[7] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[6] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[5] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[4] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[3] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[2] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[1] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_count[0] in module spi_fifo_axis_module_axis_master_fsmd_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1289.660 ; gain = 650.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1407.863 ; gain = 768.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1407.938 ; gain = 768.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1427.043 ; gain = 787.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     5|
|4     |LUT4 |     2|
|5     |LUT5 |     4|
|6     |LUT6 |     9|
|7     |FDCE |     9|
|8     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1633.820 ; gain = 921.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1633.820 ; gain = 994.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1633.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a1adb175
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1633.820 ; gain = 1224.676
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1633.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.runs/spi_fifo_axis_module_axis_master_fsmd_0_0_synth_1/spi_fifo_axis_module_axis_master_fsmd_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_fifo_axis_module_axis_master_fsmd_0_0_utilization_synth.rpt -pb spi_fifo_axis_module_axis_master_fsmd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 16:58:06 2025...
