#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014b79e1e1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014b79e1e360 .scope module, "ALU_tb" "ALU_tb" 3 1;
 .timescale 0 0;
v0000014b79e16b90_0 .var "input1", 7 0;
v0000014b79e16c30_0 .var "input2", 7 0;
v0000014b79e16cd0_0 .var "op", 2 0;
v0000014b79e63790_0 .net "result", 7 0, v0000014b79e567b0_0;  1 drivers
v0000014b79e63830_0 .net "zero_flag", 0 0, v0000014b79e16af0_0;  1 drivers
S_0000014b79e16960 .scope module, "dut" "ALU" 3 16, 4 1 0, S_0000014b79e1e360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000014b79e1b570_0 .net "input1", 7 0, v0000014b79e16b90_0;  1 drivers
v0000014b79e56670_0 .net "input2", 7 0, v0000014b79e16c30_0;  1 drivers
v0000014b79e56710_0 .net "op", 2 0, v0000014b79e16cd0_0;  1 drivers
v0000014b79e567b0_0 .var "result", 7 0;
v0000014b79e16af0_0 .var "zero", 0 0;
E_0000014b79e54560 .event anyedge, v0000014b79e56710_0, v0000014b79e1b570_0, v0000014b79e56670_0;
    .scope S_0000014b79e16960;
T_0 ;
Ewait_0 .event/or E_0000014b79e54560, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000014b79e56710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000014b79e1b570_0;
    %load/vec4 v0000014b79e56670_0;
    %add;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000014b79e1b570_0;
    %ix/getv 4, v0000014b79e56670_0;
    %shiftl 4;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000014b79e1b570_0;
    %load/vec4 v0000014b79e56670_0;
    %and;
    %inv;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000014b79e1b570_0;
    %load/vec4 v0000014b79e56670_0;
    %and;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000014b79e1b570_0;
    %load/vec4 v0000014b79e56670_0;
    %or;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000014b79e1b570_0;
    %load/vec4 v0000014b79e56670_0;
    %xor;
    %store/vec4 v0000014b79e567b0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0000014b79e567b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b79e16af0_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b79e16af0_0, 0, 1;
T_0.10 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014b79e1e360;
T_1 ;
    %vpi_call/w 3 8 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call/w 3 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014b79e1e360 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014b79e16b90_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000014b79e16c30_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b79e16cd0_0, 0, 3;
    %delay 15, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000014b79e16b90_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000014b79e16c30_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014b79e16cd0_0, 0, 3;
    %delay 15, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000014b79e16b90_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000014b79e16c30_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014b79e16cd0_0, 0, 3;
    %delay 15, 0;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0000014b79e16b90_0, 0, 8;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000014b79e16c30_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000014b79e16cd0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0000014b79e1e360;
T_2 ;
    %vpi_call/w 3 25 "$monitor", "input1: %b, input2: %b, op: %b, result: %b, zf: %b", v0000014b79e16b90_0, v0000014b79e16c30_0, v0000014b79e16cd0_0, v0000014b79e63790_0, v0000014b79e63830_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\test\ALU_tb.sv";
    ".\hdl\ALU.sv";
