// Seed: 1721928648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  assign module_1.id_1 = 0;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd8
) (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    output logic id_3
    , id_10,
    input  tri   _id_4,
    output tri   id_5,
    input  wor   _id_6,
    output tri0  id_7,
    input  tri   id_8
);
  assign id_5 = -1;
  logic [7:0] id_11;
  wire id_12;
  assign id_11[id_4 :-1'b0] = -1;
  always @(-1'h0 or posedge {-1,
    id_12
  })
  begin : LABEL_0
    id_3 <= 1;
  end
  logic id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_10,
      id_13,
      id_12,
      id_10,
      id_13
  );
  parameter id_14 = -1;
  wire [id_6 : id_6] id_15;
endmodule
