<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>IP Release Note - DFx_JTAG_BFM_PIC</title>
<style>
body {
    font-family: Geneva, Arial, Helvetica, sans-serif;
    font-size: 12px;
    margin: 0px;
}

body,html {
    height: 100%;
}

.release_note_editor {
    padding: 8px;
}

.release_note_main_section {
    height: 98%;
    overflow: auto;
    margin-left: 10px;
    margin-right: 10px;
}

.release_note_section {
    text-align: left;
    padding: 5px 10px;
    border: 1px solid #000;
    margin-bottom: 8px;
}

.release_note_header {
    font-size: 12pt;
    font-weight: bolder;
    font-family: arial;
    padding-top: 30px;
    padding-bottom: 30px;
}

.release_note_info_table {
    border:1px;
    border-collapse:collapse;
    word-wrap:break-word;
    table-layout:fixed;
    font-size:10pt;
    padding: 5px;
}

.release_note_info_table th {
    background-color:#ebf0f9;
    color:black;
    border:#517dbf 1pt solid;
    vertical-align:top;
    font-family:arial;
    text-align:center;
    padding: 5px 8px 5px 8px;
}

.release_note_info_table td {
    border:#517dbf 1pt solid;
    vertical-align:top;
    text-align:left;
    padding: 5px 8px 5px 8px;
    color: #00f;
}

.release_note_titletext {
    font-weight: bold;
    font-family: arial;
    font-size: 10pt;
}

.release_note_content {
    color: #00f;
    word-wrap: break-word;
    white-space:normal;
    font-family: arial;
    text-overflow: ellipsis;
    display:inline-block;
    vertical-align: baseline;
    text-align: left;
    padding: 5px;
}
</style>
</head>
<body>
<div class="release_note_main_section tab_content" style="display:block">
    <div class="release_note_header">The DTEG team is pleased to announce a collateral release.</div>
    <div class="release_note_section">
        <span class="release_note_titletext">This release is for the following customer project/product:</span><br/>
        <span class="release_note_content">Alder Lake PCH-P Die,Alder Lake PCH-S Die,Alder Lake S 8C+8A+GT1 CPU Die,Arctic Sound CL4,Arctic Sound DC4,Arno River,Bear Rapids-D Compute Die,Bear Rapids-D HCC Cloud Base Die,Breton Sound Die,Bristol Wood Die,Canadice Lake 6C C Die,Canadice Lake GT2 G Die,Cannon Lake H 8+2 Die,Cannon Lake PCH-H Die,Cannon Lake PCH-LP,Cannon Lake S/H/X 6+2 Die,Cannon Lake Y/U 2+2 Die,Cedar Fork,Clover Falls Die,Comet Lake PCH-H Die,Comet Lake PCH-LP Die,Connorsville Die,Cooper Lake SP HCC Die,Cooper Lake SP XCC Die,Crow Valley Die,DG1 Die,DG2-128 Die,DG2-512 Die,Donahue Valley Die,Elixir Springs  DIE,Elkhart Lake CPU Die,Emmitsburg Die,Forbes Creek,Goldridge DIE,Grand Ridge Compute +NAC Die,Grand Ridge SERDES,Granite Rapids  RWC Compute Die A,Granite Rapids IO Die,Granite Rapids-D HCC Compute Die,Granite Rapids-D LCC Compute Die,Ice Lake D HCC Die,Ice Lake D LCC Die,Ice Lake Inference CPU Die,Ice Lake PCH-LP Die,Ice Lake PCH-N Die,Ice Lake Refresh S/H 8+1 CPU Die,Ice Lake S 4+1 CPU Die,Ice Lake S/H 8+1 CPU Die,Ice Lake SP HCC Die,Ice Lake SP LCC Die,Ice Lake SP XCC Die,Ice Lake U 4+3e CPU Die,Ice Lake U/Y 4+2 CPU Die,Icicle Creek Die,Jasper Lake CPU Die,Jasper Lake PCH-N Die,Jupiter Sound CL4,Jupiter Sound CL5,Jupiter Sound CL6,Jupiter Sound Next Base Die,Knights Crest ASIC,Knights Run Die,Knights Run SDV,Lakefield 1 Base,Lakefield 1 Compute Die,Meadow Wood Die,Meteor Lake Base-M Die,Meteor Lake Base-P683-ADM Die,Meteor Lake CPU-28 Die,Meteor Lake CPU-68 Die,Meteor Lake IOE-M Die,Meteor Lake IOE-P Die,Meteor Lake PCH-S Die,Meteor Lake SoC-M Die,Mount Evans Die,Mule Creek Canyon PCH Die,Mustang Ridge Die,Mustang Ridge IO Die,Ocean Hill Base Die,Oyster Bay Die,P1222 Process Hardening Vehicle,Ponte Vecchio Base Die,Puma Test Chip DC1,Sapphire Rapids A-XRC Die,Sapphire Rapids D Die,Sapphire Rapids SP+HBM XRC Die,Sapphire Rapids SP-DCC Die,Sapphire Rapids SP-HCC Die,Sapphire Rapids SP-LCC Die,Sapphire Rapids SP-MCC Die,Sapphire Rapids SP-URC Die,Sapphire Rapids SP-XRC Die,Sequoia Wood,Seven Lake CPU Die,Shadow Wood Die,Sierra Forest Compute Die M,Sierra Forest IO Die,Sierra Forest MRC Die,Sierra Forest XRC Die,Snow Ridge BTS/HCC,Stanfield base die (cancelled),Stanfield compute die (cancelled),Styx Pass Die,Tanner Ridge Die,Tiger Lake PCH-H Die,Tiger Lake PCH-LP Die,Tiger Lake S 4+1 Die,Tiger Lake S/H 8+1 Die,Tiger Lake S/H 8+1 Die ZBB,Tiger Lake U Refresh 6+2 Die,Tiger Lake U/Y 4+2 Die,Tiger Lake U/Y Refresh 4+2 Die,Trout Creek Die</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Process:</span>
	<span class="release_note_content"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Design Name:</span>
        <span class="release_note_content">DFx_JTAG_BFM_PIC</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">ZirconQA Score:</span>
	<span class="release_note_content">https://zircon.echo.intel.com/zircon/index.php/zirconReleaseDashboardTable.php?top_filter_checkbox=2&DSSMilestone_id=22010413236&Ver_id=all&App_id=all&showlatest=1</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Type/Milestone:</span>
	<span class="release_note_content">VIP1.0</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Date:</span>
	<span class="release_note_content">4/19/2020</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Tag Name:</span>
	<span class="release_note_content"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Runset Version:</span><br/>
	<span class="release_note_editor"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">UPF Version:</span><br/>
	<span class="release_note_editor"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">HSD issues/bugs addressed by this release:</span><br/>
        <span class="release_note_editor"></span><br/><br/>
	<span class="release_note_titletext">HSD-ES tickets tagged for release:</span><br/><br/>
	<table class="release_note_info_table">
        <tr><th>Count</th><th>ID</th><th>Title</th><th>Status</th><th>Priority</th><th>Type</th><th>Owner</th><th>Submitted By</th><th>Component</th><th>from_tenant</th></tr><tr id='release_note_hsd_id_16010670341'><td>1</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=16010670341' target='_blank'>16010670341</a></td><td>Enhancement of JTAGBFM to support 256bit session key in endebug</td><td>repo_modified</td><td>3-medium</td><td>enhancement</td><td>vchelli</td><td>ka2</td><td>val.bfm.api</td><td></td></tr>
        </table>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Special notes regarding this release:</span><br/>
        <span class="release_note_editor"></br></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments regarding this release:</span><br/>
        <span class="release_note_editor">This a release of CHASSIS_JTAGBFM_2020WW16_R4.1</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release location:</span><br/><br/>
        <table class="release_note_info_table">
        <tr>
	<th>Milestone ID</th>
	<th>Drop Type</th>
	<th>Configuration Name</th>
	<th>IPX FQN</th>
	</tr>
        <tr>
	<td>22010413236</td>
	<td>PCR</td>
	<td>DFx JTAG BFM_PIC</td>
	<td></td>
	</tr> 
        </table>
        <br/>
        <span class="release_note_titletext">Comments regarding release location:</span><br/>
        <span class="release_note_editor">This will be uploaded to IPX.</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Tool versions in this release:</span><br/><br/>
        <table class="release_note_info_table">
        <tr><th>Tool Name</th><th>Version</th></tr><tr>
          <td>TSA</td>
          <td>19.46.05</td>
          </tr>
        </table>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Types of files/collateral being released:</span><br/>
        <table>
        <tr>
            <td width=20%><input type="checkbox" checked="checked" disabled/>Integration Guide Document</td>
            <td width=20%><input type="checkbox"  disabled/>Integration Guide Spreadsheet</td>
	    <td width=20%><input type="checkbox"  disabled/>IP HAS</td>
	    <td width=20%><input type="checkbox" checked="checked" disabled/>Verification Collaterals</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>C-Spec</td>
            <td width=20%><input type="checkbox"  disabled/>DFx A-Spec</td>
	    <td width=20%><input type="checkbox"  disabled/>IP Verif Reference</td>
	    <td width=20%><input type="checkbox" checked="checked" disabled/>SV Verif Collaterals</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>RV Report</td>
            <td width=20%><input type="checkbox"  disabled/>PDE Handbook</td>
	    <td width=20%><input type="checkbox"  disabled/>Open Latch</td>
	    <td width=20%><input type="checkbox"  disabled/>Fishtail</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>Power Data Spreadsheet</td>
	    <td width=20%><input type="checkbox"  disabled/>CDC</td>
	    <td width=20%><input type="checkbox"  disabled/>DC</td>
	    <td width=20%><input type="checkbox"  disabled/>Coverage Reports</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>RTL</td>
            <td width=20%><input type="checkbox"  disabled/>Timing Libs</td>
	    <td width=20%><input type="checkbox"  disabled/>Lintra Waiver</td>
	    <td width=20%><input type="checkbox"  disabled/>Lint</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>LEF</td>
	    <td width=20%><input type="checkbox"  disabled/>DEF</td>
	    <td width=20%><input type="checkbox"  disabled/>GDS</td>
	    <td width=20%><input type="checkbox"  disabled/>OAS</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>FEV</td>
            <td width=20%><input type="checkbox"  disabled/>Scan</td>
	    <td width=20%><input type="checkbox"  disabled/>ACE HDL UDF File(s)</td>
	    <td width=20%><input type="checkbox"  disabled/>Visa</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>Prime Yield Netlist (.py)</td>
	    <td width=20%><input type="checkbox"  disabled/>Spice Netlist (.sp)</td>
            <td width=20%><input type="checkbox"  disabled/>RV Collateral</td>
	    <td width=20%><input type="checkbox"  disabled/>Miscellaneous Files</td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>PD/SIE Data (icc(t), IBIS, FASE, etc.)</td>
            <td width=20%><input type="checkbox"  disabled/>Unified Power Format (UPF)</td>
	    <td width=20%><input type="checkbox" checked="checked" disabled/>HDL File(s)</td>
	    <td width=20%></td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>BSDL File(s)</td>
            <td width=20%><input type="checkbox"  disabled/>GLS Collateral</td>
	    <td width=20%><input type="checkbox"  disabled/>UPF</td>
	    <td width=20%></td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>Collage Collateral (*.corekit, build and log files)</td>
            <td width=20%><input type="checkbox"  disabled/>Noise Files</td>
	    <td width=20%><input type="checkbox"  disabled/>Caliber</td>
	    <td width=20%></td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>RDL Files</td>
            <td width=20%><input type="checkbox"  disabled/>LV Logs</td>
	    <td width=20%><input type="checkbox"  disabled/>Emulation</td>
	    <td width=20%></td>
        </tr>
        <tr>
            <td width=20%><input type="checkbox"  disabled/>Spyglasslp</td>
	    <td width=20%><input type="checkbox"  disabled/>Spyglass Int</td>
	    <td width=20%><input type="checkbox"  disabled/>Spyglassdft</td>
	    <td width=20%></td>
        </tr>
        </table>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Known issues, errata, or exceptions for this release:</span><br/>
        <span class="release_note_editor">None</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Changes in this release compared to previous release:</span><br/>
        <span class="release_note_editor">1. This version is compatible with SLES12 & SLES11 machines. <br /> 2. Pass the switch JTAG_BFM_AES_256 for 256-bit AES encryption/decryption support in Endebug. <br /></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">STD cell libraries:</span><br/>
        <span class="release_note_editor"></span><br/>
        <span class="release_note_titletext">Comments regarding STD cell libraries:</span><br/>
        <span class="release_note_editor"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">TD cell libraries:</span><br/>
        <span class="release_note_editor"></span><br/>
        <span class="release_note_titletext">Comments regarding TD cell libraries:</span><br/>
        <span class="release_note_editor"></span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Other IPs from IRR that this IP release was co-validated with:</span><br/>
        <span class="release_note_editor">No other IPs</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments on quality checks (if applicable):</span><br/>
        <span class="release_note_editor">No ZIRCON for this IP</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Support Information:</span><br/>
        <br/>
        DTEG HSD Home: 
	<a href="https://hsdes.intel.com/home/default.html#magazinerack" target="_blank">
	https://hsdes.intel.com/home/default.html#magazinerack</a><br/>
        <br/>
        For specific information regarding this Release, contact:<br/>
        <table class="release_note_info_table" id="release_note_contact_table">
        <tr>
	<th>Contact Name</th>
	<th>Phone</th>
	<th>Email</th>
	<th>Idsid</th>
	<th>Contact Type</th>
	</tr>
        <tbody id='release_note_contact'>
        
        </tbody>
        </table>
    </div>
    <div class="release_note_section">
    	<span class="release_note_titletext"><u>Request to download IP:</u> </span>
	<a href="http://goto/internal_ip_access" target="_blank">http://goto/internal_ip_access</a><br/><br/>
    	<span class="release_note_titletext"><u>Consuming IP from IPX:</u></span><br/>
    	<table>
            <tr>
	    <td>Native IPX Users: </td>
	    <td><a href="https://wiki.ith.intel.com/display/IPX/IPX+Manual+Download+%28IP+Consumption%29+Process">https://wiki.ith.intel.com/display/IPX/IPX+Manual+Download+%28IP+Consumption%29+Process</a></td>
	    </tr>
	    <tr>
	    <td>HDK PH1: </td>
	    <td><a href="https://wiki.ith.intel.com/display/iphandoff/SHIP+Cheat+Sheet#SHIPCheatSheet-IPcomingfromIPX">goto/ship</a></td>
	    </tr>
	    <tr>
	    <td>HDK PH2: </td>
	    <td><a href="https://wiki.ith.intel.com/display/IPX/HDK+SHIP+usage+for+IPX">https://wiki.ith.intel.com/display/IPX/HDK+SHIP+usage+for+IPX</a></td>
	    </tr>
	    <tr>
	    <td>Cheetah: </td>
	    <td><a href="https://wiki.ith.intel.com/display/iphandoff/SHIP2+Cheat+Sheet+for+Cheetah">goto/ship2</a></td>
	    </tr>
    	</table><br/>
    </div>
</div>
</body>
</html>
