Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue May 10 23:53:10 2022
| Host         : 5FL1Q73 running 64-bit major release  (build 9200)
| Command      : report_methodology -file First_methodology_drc_routed.rpt -pb First_methodology_drc_routed.pb -rpx First_methodology_drc_routed.rpx
| Design       : First
| Device       : xc7a50tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+------------------+---------------------------------------------------+------------+
| Rule      | Severity         | Description                                       | Violations |
+-----------+------------------+---------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                       | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                      | 2          |
| TIMING-18 | Warning          | Missing input or output delay                     | 9          |
| XDCH-1    | Warning          | Hold option missing in multicycle path constraint | 2          |
| XDCH-2    | Warning          | Same min and max delay values on IO port          | 18         |
+-----------+------------------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin okHI/core0/core0/a0/d0/dna0/CLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) okHI/core0/core0/a0/d0/l3ef837e59a131545b35a9a1962086cbf_reg/CLR,
okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[10]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[13]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[14]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[15]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[16]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[17]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[18]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[19]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[1]/CLR,
okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
 (the first 15 of 71 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[12]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[13]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[14]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[15]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR,
okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
 (the first 15 of 60 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on hi_aa relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) okHostClk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) okHostClk
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {hi_in[*]}] 2
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 67)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {hi_inout[*]}] 2
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 63)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 8.900 ns has been defined on port 'hi_out[0]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 8.900 [get_ports {hi_out[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 69)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 8.900 ns has been defined on port 'hi_out[1]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 8.900 [get_ports {hi_out[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 69)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[0]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[10]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[11]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[12]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[13]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[14]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[15]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[1]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[2]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[3]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[4]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[5]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[6]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[7]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[8]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 9.200 ns has been defined on port 'hi_inout[9]' relative to clock okHostClk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks okHostClk] -add_delay 9.200 [get_ports {hi_inout[*]}]
C:/Users/yuhu0001.KEYSIGHT/FPGA/Test/XEM7010-VHDL/xem7010.xdc (Line: 71)
Related violations: <none>


