[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS122C04IPWR production of TEXAS INSTRUMENTS from the text:3.3 V3.3 V\nThermocouple0.1 \x1dF3.3 V\n0.1 \x1dF\nReference\nMux\nPrecision \nTemperature\nSensorAIN0\nAIN1\nAIN2\nAIN3SDASCLAVDD\nAVSSA1A0ADS122C04\nDGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter\nand \nI2C InterfaceIsothermal Block\nLow Drift \nOscillatorRESETDRDY\nGNDGS1\nGS0OUTVDD\nLM940223.3 V\nCold-Junction \nCompensation\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nADS122C04 24-Bit, 4-Channel, 2-kSPS, Delta-Sigma ADCWithI2CInterface\n11Features\n1•Current Consumption asLow as315µA(typ)\n•Wide Supply Range: 2.3Vto5.5V\n•Programmable Gain: 1to128\n•Programmable Data Rates: Upto2kSPS\n•Upto20BitsEffective Resolution\n•Simultaneous 50-Hz and60-Hz Rejection at\n20SPS With Single-Cycle Settling Digital Filter\n•Two Differential orFour Single-Ended Inputs\n•Dual-Matched Programmable Current Sources:\n10µAto1.5mA\n•Internal 2.048-V Reference: 5ppm/ °C(typ) Drift\n•Internal 2%Accurate Oscillator\n•Internal Temperature Sensor:\n0.5°C(typ) Accuracy\n•I2C-Compatible Interface\n•Supported I2CBus Speed Modes:\nStandard-Mode, Fast-Mode, Fast-Mode Plus\n•16Pin-Configurable I2CAddresses\n•Package: 3.0-mm ×3.0-mm ×0.75-mm WQFN\n2Applications\n•Field Transmitters:\nTemperature, Pressure, Strain, Flow\n•PLC andDCS Analog Input Modules\n•Temperature Controllers\n•Heat Meters\n•Patient Monitoring Systems:\nBody Temperature, Blood Pressure3Description\nThe ADS122C04 isaprecision, 24-bit, analog-to-\ndigital converter (ADC) that offers many integrated\nfeatures toreduce system cost and component count\ninapplications measuring small sensor signals. The\ndevice features two differential orfour single-ended\ninputs through aflexible input multiplexer (MUX), a\nlow-noise, programmable gain amplifier (PGA), two\nprogrammable excitation current sources, avoltage\nreference, anoscillator, and aprecision temperature\nsensor.\nThe device canperform conversions atdata rates up\nto2000 samples-per-second (SPS) with single-cycle\nsettling. At 20 SPS, the digital filter offers\nsimultaneous 50-Hz and 60-Hz rejection fornoisy\nindustrial applications. The internal PGA offers gains\nupto128. This PGA makes theADS122C04 ideally\nsuited for applications measuring small sensor\nsignals, such asresistance temperature detectors\n(RTDs), thermocouples, thermistors, and resistive\nbridge sensors.\nThe ADS122C04 features a2-wire, I2C-compatible\ninterface that supports I2Cbusspeeds upto1Mbps.\nTwo address pins allow selection of16different I2C\naddresses forthedevice.\nThe ADS122C04 isoffered inaleadless 16-pin\nWQFN ora16-pin TSSOP package and isspecified\nover atemperature range of–40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS122C04WQFN (16) 3.00 mm×3.00 mm\nTSSOP (16) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nK-Type Thermocouple Measurement\n2ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 I2CTiming Requirements .......................................... 8\n6.7 I2CSwitching Characteristics .................................... 9\n6.8 Typical Characteristics ............................................ 11\n7Parameter Measurement Information ................ 18\n7.1 Noise Performance ................................................. 18\n8Detailed Description ............................................ 21\n8.1 Overview ................................................................. 21\n8.2 Functional Block Diagram ....................................... 21\n8.3 Feature Description ................................................. 22\n8.4 Device Functional Modes ........................................ 328.5 Programming ........................................................... 35\n8.6 Register Map ........................................................... 41\n9Application andImplementation ........................ 46\n9.1 Application Information ............................................ 46\n9.2 Typical Applications ................................................ 51\n10Power Supply Recommendations ..................... 61\n10.1 Power-Supply Sequencing .................................... 61\n10.2 Power-Supply Decoupling ..................................... 61\n11Layout ................................................................... 62\n11.1 Layout Guidelines ................................................. 62\n11.2 Layout Example .................................................... 63\n12Device andDocumentation Support ................. 64\n12.1 Device Support ...................................................... 64\n12.2 Documentation Support ........................................ 64\n12.3 Receiving Notification ofDocumentation Updates 64\n12.4 Community Resources .......................................... 64\n12.5 Trademarks ........................................................... 64\n12.6 Electrostatic Discharge Caution ............................ 64\n12.7 Glossary ................................................................ 64\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 65\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(March 2018) toRevision B Page\n•Changed Internal Voltage Reference, Accuracy parameter: added TSSOP package totestconditions offirstrow\nandadded second rowfortheWQFN package .................................................................................................................... 6\n•Added TSSOP package toconditions ofInternal Reference Voltage Histogram figure ...................................................... 14\n•Changed Digital Supply Current vsTemperature figure ....................................................................................................... 17\n•Deleted lastsentence from firstparagraph ofPseudo Code Example section .................................................................... 50\n•Changed (MUX[3:1] =1110) to(MUX[3:0] =1110) inPseudo Code Example section ...................................................... 50\nChanges from Original (October 2017) toRevision A Page\n•Released toproduction .......................................................................................................................................................... 1\n16 A1 5 AIN21 RESET 12  DRDY15 A0 6 REFN2 DGND 11  DVDD14 SCL 7 REFP3 AVSS 10  AVDD13 SDA 8 AIN14 AIN3 9  AIN0\nNot to scaleThermal\nPad\n1 A0 16  SCL\n2 A1 15  SDA\n3 RESET 14  DRDY\n4 DGND 13  DVDD\n5 AVSS 12  AVDD\n6 AIN3 11  AIN0\n7 AIN2 10  AIN1\n8 REFN 9  REFP\nNot to scale\n3ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nRTE Package\n16-Pin WQFN\nTopViewPWPackage\n16-Pin TSSOP\nTopView\n(1) See theUnused Inputs andOutputs section fordetails onhow toconnect unused pins.PinFunctions\nPIN\nANALOG ORDIGITAL\nINPUT/OUTPUT DESCRIPTION(1)NAMENO.\nRTE PW\nA0 15 1 Digital input I2Cslave address select pin0.See theI2CAddress section fordetails.\nA1 16 2 Digital input I2Cslave address select pin1.See theI2CAddress section fordetails.\nAIN0 9 11 Analog input Analog input 0\nAIN1 8 10 Analog input Analog input 1\nAIN2 5 7 Analog input Analog input 2\nAIN3 4 6 Analog input Analog input 3\nAVDD 10 12 Analog supply Positive analog power supply. Connect a100-nF (orlarger) capacitor toAVSS.\nAVSS 3 5 Analog supply Negative analog power supply\nDGND 2 4 Digital supply Digital ground\nDRDY 12 14 Digital output Data ready, active low. Connect toDVDD using apullup resistor.\nDVDD 11 13 Digital supply Positive digital power supply. Connect a100-nF (orlarger) capacitor toDGND.\nREFN 6 8 Analog input Negative reference input\nREFP 7 9 Analog input Positive reference input\nRESET 1 3 Digital input Reset, active low\nSCL 14 16 Digital input Serial clock input. Connect toDVDD using apullup resistor.\nSDA 13 15 Digital input/output Serial data input andoutput. Connect toDVDD using apullup resistor.\nThermal pad Pad — — Thermal power pad. Connect toAVSS.\n4ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nPower-supply voltageAVDD toAVSS –0.3 7\nV DVDD toDGND –0.3 7\nAVSS toDGND –2.8 0.3\nAnalog input voltage AIN0, AIN1, AIN2, AIN3, REFP, REFN AVSS –0.3 AVDD +0.3 V\nDigital input voltage SCL, SDA, A0,A1,DRDY, RESET DGND –0.3 7 V\nInput current Continuous, anypinexcept power-supply pins –10 10 mA\nTemperatureJunction, TJ 150\n°C\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±750\n(1) AIN PandAIN Ndenote thepositive andnegative inputs ofthePGA. AINx denotes oneofthefour available analog inputs.\nPGA disabled means thelow-noise PGA ispowered down andbypassed. Gains of1,2,and4arestillpossible inthiscase.\nSee theLow-Noise Programmable Gain Stage section formore information.\n(2) VINMAX denotes themaximum differential input voltage, VIN,thatisexpected intheapplication. |VINMAX |canbesmaller than VREF/Gain.\n(3) Excluding theeffects ofoffset andgain error.6.3 Recommended Operating Conditions\nover operating ambient temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nPOWER SUPPLY\nUnipolar analog power supplyAVDD toAVSS 2.3 5.5\nV\nAVSS toDGND –0.1 0 0.1\nBipolar analog power supplyAVDD toDGND 2.3 2.5 2.75\nV\nAVSS toDGND –2.75 –2.5 –2.3\nDigital power supply DVDD toDGND 2.3 5.5 V\nANALOG INPUTS(1)\nV(AINx) Absolute input voltage(2)PGA disabled, gain =1to4 AVSS –0.1 AVDD +0.1\nVPGA enabled, gain =1to4 AVSS +0.2 AVDD –0.2\nPGA enabled, gain =8to128AVSS +0.2+\n|VINMAX |·(Gain –4)/8AVDD –0.2–\n|VINMAX |·(Gain –4)/8\nVIN Differential input voltage VIN=VAINP–VAINN(3)–VREF/Gain VREF/Gain V\nVOLTAGE REFERENCE INPUTS\nVREF Differential reference input voltage VREF=V(REFP) –V(REFN) 0.75 2.5 AVDD –AVSS V\nV(REFN) Absolute negative reference voltage AVSS –0.1 V(REFP) –0.75 V\nV(REFP) Absolute positive reference voltage V(REFN) +0.75 AVDD +0.1 V\nDIGITAL INPUTS\nInput voltageSCL, SDA, A0,A1,DRDY,\n2.3V≤DVDD <3.0VDGND DVDD +0.5\nV SCL, SDA, A0,A1,DRDY,\n3.0V≤DVDD≤5.5VDGND 5.5\nRESET DGND DVDD\nTEMPERATURE RANGE\nTA Operating ambient temperature –40 125 °C\n5ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)ADS122C04\nUNIT WQFN (RTE) TSSOP (PW)\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 57.7 90.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 29.0 31.7 °C/W\nRθJB Junction-to-board thermal resistance 19.9 41.8 °C/W\nψJT Junction-to-top characterization parameter 0.3 1.8 °C/W\nψJB Junction-to-board characterization parameter 19.8 41.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 11.8 N/A °C/W\n(1) See theNoise Performance section formore information.\n(2) Excluding error ofvoltage reference.6.5 Electrical Characteristics\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C;typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.3Vto5.5V,AVSS =0V,DVDD =3.3V,PGA enabled, alldata rates, andinternal\nreference enabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nAbsolute input currentPGA disabled, gain =1to4,normal mode, VIN=0V ±5\nnA PGA disabled, gain =1to4,turbo mode, VIN=0V ±10\nGain =1to128, VIN=0V ±1\nAbsolute input current driftPGA disabled, gain =1to4,VIN=0V 10\npA/°C\nGain =1to128, VIN=0V 5\nDifferential input currentPGA disabled, gain =1to4,normal mode,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain±5\nnAPGA disabled, gain =1to4,turbo mode,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain±10\nGain =1to128,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain±1\nDifferential input current driftPGA disabled, gain =1to4,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain10\npA/°C\nGain =1to128,\nVCM=AVDD /2,–VREF/Gain≤VIN≤VREF/Gain2\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 24 Bits\nDR Data rateNormal mode 20,45,90,175, 330, 600, 1000\nSPS\nTurbo mode 40,90,180, 350, 660, 1200, 2000\nNoise (input-referred)(1)Normal mode, gain =128, DR=20SPS 110 nVRMS\nINL Integral nonlinearityAVDD =3.3V,gain =1to128, VCM=AVDD /2,\nexternal VREF,normal mode, best fit–15 ±6 15 ppm FSR\nVIO Input offset voltagePGA disabled, gain =1to4,differential inputs ±4\nµV Gain =1,differential inputs, TA=25°C –150 ±5 150\nGain =2to128, differential inputs ±4\nOffset driftvstemperaturePGA disabled, gain =1to4 0.02\nµV/°C\nGain =1to128 0.1 0.6\nGain error(2)PGA disabled, gain =1to4 ±0.01%\nGain =1to32,TA=25°C –0.05% ±0.01% 0.05%\nGain =64to128, TA=25°C –0.1% ±0.015% 0.1%\nGain driftvstemperature(2)PGA disabled, gain =1to4 0.5\nppm/ °C Gain =1to32 0.5 2\nGain =64to128 1 4\n6ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C;typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.3Vto5.5V,AVSS =0V,DVDD =3.3V,PGA enabled, alldata rates, andinternal\nreference enabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSYSTEM PERFORMANCE (continued)\nNMRR Normal-mode rejection ratio50Hz±1Hz,DR=20SPS 78 88\ndB\n60Hz±1Hz,DR=20SPS 80 88\nCMRR Common-mode rejection ratioAtdc,gain =1,AVDD =3.3V 90 105\ndB fCM=50Hzor60Hz,DR=20SPS, AVDD =3.3V 105 115\nfCM=50Hzor60Hz,DR=2kSPS, AVDD =3.3V 95 110\nPSRR Power-supply rejection ratioAVDD atdc,VCM=AVDD /2 85 105\ndB\nDVDD atdc,VCM=AVDD /2 95 115\nINTERNAL VOLTAGE REFERENCE\nVREF Reference voltage 2.048 V\nAccuracyTA=25°C,TSSOP package –0.15% ±0.01% 0.15%\nTA=25°C,WQFN package –0.25% ±0.04% 0.25%\nTemperature drift 5 30 ppm/ °C\nLong-term drift 1000 hours 110 ppm\nVOLTAGE REFERENCE INPUTS\nReference input current REFP =VREF,REFN =AVSS, AVDD =3.3V ±10 nA\nINTERNAL OSCILLATOR\nfCLK FrequencyNormal mode 1.024\nMHz\nTurbo mode 2.048\nAccuracyNormal mode –2% ±1% 2%\nTurbo mode –4% ±2% 4%\nEXCITATION CURRENT SOURCES (IDACs) (AVDD =3.3Vto5.5V)\nCurrent settings 10,50,100, 250, 500, 1000, 1500 µA\nCompliance voltage AllIDAC settings AVDD –0.9 V\nAccuracy (each IDAC) IDAC =50µAto1.5mA –6% ±1% 6%\nCurrent matching between\nIDACsIDAC =50µAto1.5mA, TA=25°C 0.3% 2%\nTemperature drift(each IDAC) IDAC =50µAto1.5mA 50 ppm/ °C\nTemperature driftmatching\nbetween IDACsIDAC =50µAto1.5mA 8 40 ppm/ °C\nBURN-OUT CURRENT SOURCES (BOCS)\nMagnitude Sink andsource 10 µA\nAccuracy ±5%\nTEMPERATURE SENSOR\nConversion resolution 14 Bits\nTemperature resolution 0.03125 °C\nAccuracyTA=0°Cto+85°C –1 ±0.25 1\n°C\nTA=–40°Cto+125 °C –1.5 ±0.5 1.5\nAccuracy vsanalog supply\nvoltage0.0625 0.25 °C/V\n7ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nminimum andmaximum specifications apply from TA=–40°Cto+125 °C;typical specifications areatTA=25°C;\nallspecifications areatAVDD =2.3Vto5.5V,AVSS =0V,DVDD =3.3V,PGA enabled, alldata rates, andinternal\nreference enabled (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDIGITAL INPUTS/OUTPUTS\nVIL Logic input level, low DGND 0.3DVDD V\nVIH Logic input level, high2.3V≤DVDD <3.0V,\nSCL, SDA, A0,A1,DRDY0.7DVDD DVDD +0.5\nV 3.0V≤DVDD≤5.5V,\nSCL, SDA, A0,A1,DRDY0.7DVDD 5.5\nRESET 0.7DVDD DVDD\nVhysHysteresis ofSchmitt-trigger\ninputsFast-mode, fast-mode plus 0.05 DVDD V\nVOL Logic output level, low IOL=3mA DGND 0.15 0.4 V\nIOL Low-level output currentVOL=0.4V,standard-mode, fast-mode 3\nmA VOL=0.4V,fast-mode plus 20\nVOL=0.6V,fast-mode 6\nIi Input current DGND +0.1V<VDigital Input<DVDD –0.1V –10 10 µA\nCi Capacitance Each pin 10 pF\nANALOG SUPPLY CURRENT (AVDD =3.3V,VIN=0V,IDACs Turned Off)\nIAVDD Analog supply currentPower-down mode 0.1 3\nµANormal mode, PGA disabled, gain =1to4 250\nNormal mode, gain =1to16 360 510\nNormal mode, gain =32 455\nNormal mode, gain =64,128 550\nTurbo mode, PGA disabled, gain =1to4 370\nTurbo mode, gain =1to16 580\nTurbo mode, gain =32 765\nTurbo mode, gain =64,128 955\nADDITIONAL ANALOG SUPPLY CURRENTS PER FUNCTION (AVDD =3.3V)\nIAVDD Analog supply currentExternal reference selected 60\nµA\nIDAC overhead (excludes theactual IDAC current) 195\nDIGITAL SUPPLY CURRENT (DVDD =3.3V,AllData Rates, I2CNotActive)\nIDVDD Digital supply currentPower-down mode 0.3 5\nµA Normal mode 65 100\nTurbo mode 100\nPOWER DISSIPATION (AVDD =DVDD =3.3V,AllData Rates, VIN=0V,I2CNotActive)\nPD Power dissipationNormal mode, gain =1to16 1.4\nmW\nTurbo mode, gain =1to16 2.2\n8ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated6.6 I2CTiming Requirements\nover operating ambient temperature range andDVDD =2.3Vto5.5V,buscapacitance =10pFto400pF,andpullup\nresistor =1kΩ(unless otherwise noted)\nMIN MAX UNIT\nSTANDARD-MODE\nfSCL SCL clock frequency 0 100 kHz\ntHD;STAHold time, (repeated) START condition.\nAfter thisperiod, thefirstclock pulse isgenerated.4 µs\ntLOW Pulse duration, SCL low 4.7 µs\ntHIGH Pulse duration, SCL high 4.0 µs\ntSU;STA Setup time, repeated START condition 4.7 µs\ntHD;DAT Hold time, data 0 µs\ntSU;DAT Setup time, data 250 ns\ntr Rise time, SCL, SDA 1000 ns\ntf Falltime, SCL, SDA 250 ns\ntSU;STO Setup time, STOP condition 4.0 µs\ntBUF Bus free time, between STOP andSTART condition 4.7 µs\ntVD;DAT Valid time, data 3.45 µs\ntVD;ACK Valid time, acknowledge 3.45 µs\nFAST-MODE\nfSCL SCL clock frequency 0 400 kHz\ntHD;STAHold time, (repeated) START condition.\nAfter thisperiod, thefirstclock pulse isgenerated.0.6 µs\ntLOW Pulse duration, SCL low 1.3 µs\ntHIGH Pulse duration, SCL high 0.6 µs\ntSU;STA Setup time, repeated START condition 0.6 µs\ntHD;DAT Hold time, data 0 µs\ntSU;DAT Setup time, data 100 ns\ntr Rise time, SCL, SDA 20 300 ns\ntf Falltime, SCL, SDA 20·(DVDD /5.5V) 250 ns\ntSU;STO Setup time, STOP condition 0.6 µs\ntBUF Bus free time, between STOP andSTART condition 1.3 µs\ntVD;DAT Valid time, data 0.9 µs\ntVD;ACK Valid time, acknowledge 0.9 µs\ntSP Pulse width ofspikes thatmust besuppressed bytheinput filter 0 50 ns\nFAST-MODE PLUS\nfSCL SCL clock frequency 0 1000 kHz\ntHD;STAHold time, (repeated) START condition.\nAfter thisperiod, thefirstclock pulse isgenerated.0.26 µs\ntLOW Pulse duration, SCL low 0.5 µs\ntHIGH Pulse duration, SCL high 0.26 µs\ntSU;STA Setup time, repeated START condition 0.26 µs\ntHD;DAT Hold time, data 0 µs\ntSU;DAT Setup time, data 50 ns\ntr Rise time, SCL, SDA 120 ns\ntf Falltime, SCL, SDA Pullup resistor =350Ω 20·(DVDD /5.5V) 120 ns\ntSU;STO Setup time, STOP condition 0.26 µs\ntBUF Bus free time, between STOP andSTART condition 0.5 µs\ntVD;DAT Valid time, data 0.45 µs\ntVD;ACK Valid time, acknowledge 0.45 µs\ntSP Pulse duration ofspikes thatmust besuppressed bytheinput filter 0 50 ns\ntBUFtLOW\n1 / fSCL\n1st clock cycle\ntSU;STA tHD;STA tSP\nSr\n9th clocktVD;ACK\n70%\n30%tSU;STO\nP S70%\n30%\n9th clocktHD;STA\nS70%\n30%SDA\nSCLtf tr\ntftHD;DAT\ntrtSU;DAT\n70%\n30%tVD;DAT\ntHIGH. . .\ncont.\n. . .\ncont.\nSDA\nSCL\n9ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedI2CTiming Requirements (continued)\nover operating ambient temperature range andDVDD =2.3Vto5.5V,buscapacitance =10pFto400pF,andpullup\nresistor =1kΩ(unless otherwise noted)\nMIN MAX UNIT\n(1) Nodelay time isrequired when using theRESET command aslong asallI2Ctiming requirements forthe(repeated) START andSTOP\nconditions aremet.\n(2) See theTimeout section formore information.\ntMOD =1/fMOD.Modulator frequency fMOD =256kHz (normal mode) and512kHz (turbo mode).RESET PIN\ntw(RSL) Pulse duration, RESET low 250 ns\ntd(RSSTA) Delay time, START condition after RESET rising edge(1)100 ns\nDRDY PIN\ntd(DRSTA) Delay time, START condition after DRDY falling edge 0 ns\nTIMEOUT\nTimeout(2)Normal mode 14000\ntMODTurbo mode 28000\n(1) tMOD =1/fMOD.Modulator frequency fMOD =256kHz (normal mode) and512kHz (turbo mode).6.7 I2CSwitching Characteristics\nover operating ambient temperature range, DVDD =2.3Vto5.5V,buscapacitance =10pFto400pF,andpullup resistor =\n1kΩ(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntw(DRH) Pulse duration, DRDY high(1)2 tMOD\ntp(RDDR)Propagation delay time, RDATA command latched to\nDRDY rising edge2 tMOD\nFigure 1.I2CTiming Requirements\nDRDYtw(DRH)\nSSDA\nSCLW\nSTART\nConditionADDRESSRDATA\nCommandACK\nP\nSTOP\nConditionACKtd(DRSTA) ttp(RDDR)t\nRESET\nttd(RSSTA)ttw(RSL)\nSSDA\nSCL\nSTART\nConditionADDRESS\n10ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 2.RESET PinTiming Requirements\nFigure 3.DRDY PinTiming Requirements andSwitching Characteristics\nVIN (V)Differential Input Current (nA)\n-2.5-2-1.5-1-0.500.511.52 2.5-20-15-10-505101520\n-40qC25qC85qC125qC\nVIN (V)Differential Input Current (nA)\n-2.5-2-1.5-1-0.500.511.52 2.5-20-15-10-505101520\n-40qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (nA)\n00.5 11.5 22.5 3 3.5-15-10-5051015\n-40qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (nA)\n00.5 11.5 22.5 3 3.5-15-10-5051015\n-40qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (nA)\n00.5 11.5 22.5 3 3.5-15-10-5051015\n-40qC25qC85qC125qC\nV(AINx) (V)Absolute Input Current (nA)\n00.5 11.5 22.5 3 3.5-15-10-5051015\n-40qC25qC85qC125qC\n11ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated6.8 Typical Characteristics\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nNormal mode, PGA disabled, VIN=0V\nFigure 4.Absolute Input current vsAbsolute Input VoltageNormal mode, PGA enabled, VIN=0V\nFigure 5.Absolute Input Current vsAbsolute Input Voltage\nTurbo mode, PGA disabled, VIN=0V\nFigure 6.Absolute Input Current vsAbsolute Input VoltageTurbo mode, PGA enabled, VIN=0V\nFigure 7.Absolute Input Current vsAbsolute Input Voltage\nNormal mode, PGA disabled, VCM=1.65 V\nFigure 8.Differential Input Current vs\nDifferential Input VoltageNormal mode, PGA enabled, VCM=1.65 V\nFigure 9.Differential Input Current vs\nDifferential Input Voltage\nOffset Voltage ( \x1dV)Number of Occurrences\n050100150200250300\n-100\n-75-50-25\n0\n255075\n100\nTemperature ( qC)Offset Voltage ( PV)\n-50-25 0255075100 1250246810\nGain = 1\nGain = 2\nGain = 4\nVIN (% of FS)INL (ppm of FSR)\n-100-80-60-40-20020406080 100-15-10-5051015\nGain = 1\nGain = 2\nGain = 4Gain = 8\nGain = 16\nGain = 32Gain = 64\nGain = 128\nVIN (% of FS)INL (ppm of FSR)\n-100-80-60-40-20020406080 100-60-40-200204060\nGain = 1\nGain = 2\nGain = 4Gain = 8\nGain = 16\nGain = 32Gain =64\nGain = 128\nVIN (V)Differential Input Current (nA)\n-2.5-2-1.5-1-0.500.511.52 2.5-20-15-10-505101520\n-40qC25qC85qC125qC\nVIN (V)Differential Input Current (nA)\n-2.5-2-1.5-1-0.500.511.52 2.5-20-15-10-505101520\n-40qC25qC85qC125qC\n12ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nTurbo mode, PGA disabled, VCM=1.65 V\nFigure 10.Differential Input Current vs\nDifferential Input VoltageTurbo mode, PGA enabled, VCM=1.65 V\nFigure 11.Differential Input Current vs\nDifferential Input Voltage\nPGA enabled, external reference, best fit\nFigure 12.INLvsDifferential Input VoltagePGA enabled, internal reference, best fit\nFigure 13.INLvsDifferential Input Voltage\nPGA enabled, gain =1,620samples\nFigure 14.Offset Voltage HistogramPGA disabled\nFigure 15.Input Offset Voltage vsTemperature\nTemperature ( qC)Gain error (%)\n-50-25 0255075100 125-0.03-0.025-0.02-0.015-0.01-0.0050\nGain = 1\nGain = 2\nGain = 4\nTemperature ( qC)Gain error (%)\n-50-25 0255075100 125-0.03-0.025-0.02-0.015-0.01-0.0050\nGain = 1\nGain = 2\nGain = 4\nGain = 8Gain = 16\nGain = 32\nGain = 64\nGain = 128\nGain Error (%)Number of Occurrences\n050100150200250300\n-0.03-0.02-0.01\n0\n0.010.020.030.040.05\nGain Error (%)Number of Occurrences\n050100150200250300\n-0.03-0.02-0.01\n0\n0.010.020.030.040.05\nGain Error (%)Number of Occurrences\n050100150200250300\n-0.03-0.02-0.01\n0\n0.010.020.030.040.05\nTemperature ( qC)Offset Voltage ( PV)\n-50-25 0255075100 125048121620\nGain = 1 Gain = 128\n13ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nPGA enabled\nFigure 16.Input Offset Voltage vsTemperaturePGA disabled, gain =1,620samples\nFigure 17.Gain Error Histogram\nPGA enabled, gain =1,620samples\nFigure 18.Gain Error HistogramPGA enabled, gain =128, 620samples\nFigure 19.Gain Error Histogram\nPGA disabled\nFigure 20.Gain Error vsTemperaturePGA enabled\nFigure 21.Gain Error vsTemperature\nTemperature ( qC)Reference Input Current (nA)\n-50-25 0255075100 125-20-15-10-50\nVREF = 1 V\nVREF = 1.5 VVREF = 2 V\nVREF = 2.5 V\nAVDD (V)Internal Reference Voltage (V)\n22.5 33.5 44.5 5 5.52.04782.0482.04822.04842.0486\nInternal Reference Voltage (V)Number of Occurrences\n0500100015002000\n2.047\n2.04722.04742.04762.0478\n2.048\n2.04822.04842.0486\nTemperature ( qC)Internal Reference Voltage (V)\n-50-25 0255075100 1252.0452.0462.0472.0482.0492.052.051\nAVDD = 3.3 V\nAVDD = 5.0 V\nTemperature ( qC)CMRR (dB)\n-50-25 0255075100 125100105110115120125\nDR = 20 SPS DR = 2000 SPS\nTemperature ( qC)CMRR (dB)\n-50-25 0255075100 125100105110115120125\nGain = 1, DR = 20 SPS\nGain = 1, DR = 2000 SPS\nGain = 128, DR = 20 SPS\nGain = 128, DR = 2000 SPS\n14ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nPGA disabled\nFigure 22.DCCMRR vsTemperaturePGA enabled\nFigure 23.DCCMRR vsTemperature\n5940 samples, TSSOP package\nFigure 24.Internal Reference Voltage HistogramFigure 25.Internal Reference Voltage vsTemperature\nFigure 26.Internal Reference Voltage vsAVDD Figure 27.External Reference Input Current vsTemperature\nTemperature ( qC)Absolute IDAC Error (%)\n-50-25 0255075100 125-6-4-20246\nTemperature ( qC)IDAC Matching Error (%)\n-50-25 0255075100 125-1-0.75-0.5-0.2500.250.50.751\nIDAC = 1000 PA\nIDAC = 500 PA\nIDAC = 100 PA\nDVDD (V)Internal Oscillator Frequency (MHz)\n22.5 33.5 44.5 5 5.51.021.0211.0221.0231.0241.0251.026\n±6 ±4 ±2 0246\n0.5 0.6 0.7 0.8 0.9 1.0IDAC Error (%) \nCompliance Voltage (V) IDAC = 1000 µA\nIDAC = 500 µA\nIDAC = 100 µA\nC006 \nInternal Oscillator Frequency (MHz)Number of Occurrences\n050100150200250300\n1.0161.018\n1.02\n1.0221.0241.0261.028\n1.03\n1.032\nTemperature ( qC)Internal Oscillator Frequency (MHz)\n-50-25 0255075100 1251.021.0211.0221.0231.0241.0251.026\n15ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nNormal mode\nFigure 28.Internal Oscillator Frequency HistogramNormal mode\nFigure 29.Internal Oscillator Frequency vsTemperature\nNormal mode\nFigure 30.Internal Oscillator Frequency vsDVDD Figure 31.IDAC Accuracy vsCompliance Voltage\nFigure 32.IDAC Accuracy vsTemperature Figure 33.IDAC Matching vsTemperature\nAVDD (V)AVDD Current ( PA)\n22.5 33.5 44.5 5 5.50100200300400500600700\nPGA disabled\nGain = 1Gain = 32\nGain = 128\nTemperature ( qC)DVDD Current ( PA)\n-50-25 0255075100 12500.511.52\nTemperature ( qC)AVDD Current ( PA)\n-50-25 0255075100 12500.20.40.60.81\nTemperature ( qC)AVDD Current ( PA)\n-50-25 0255075100 1250100200300400500600700\nPGA disabled\nGain = 1Gain = 32\nGain = 128\nTemperature ( qC)Temperature Error ( qC)\n-50-25 0255075100 125-0.75-0.5-0.2500.250.50.7511.25\nMean\nMean + 6V\nMean - 6V\nSinking Current (mA)Digital Pin Output Voltage (V)\n024681012141618 2000.10.20.30.40.5\n\x1040°C\n25°C\n125°C\n16ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nFigure 34.Internal Temperature Sensor Accuracy vs\nTemperatureDVDD =3.3V\nFigure 35.Digital PinOutput Voltage vsSinking Current\nPower-down mode\nFigure 36.Analog Supply Current vsTemperatureNormal mode\nFigure 37.Analog Supply Current vsTemperature\nNormal mode\nFigure 38.Analog Supply Current vsAVDDPower-down mode\nFigure 39.Digital Supply Current vsTemperature\nTemperature ( qC)DVDD Current ( PA)\n-50-25 0255075100 1255060708090100\nDVDD (V)DVDD Current ( PA)\n22.5 33.5 44.5 5 5.55060708090100\n17ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =3.3V,andAVSS =0Vusing internal VREF=2.048 V(unless otherwise noted)\nNormal mode\nFigure 40.Digital Supply Current vsTemperatureNormal mode\nFigure 41.Digital Supply Current vsDVDD\n18ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated7Parameter Measurement Information\n7.1 Noise Performance\nDelta-sigma (ΔΣ)analog-to-digital converters (ADCs) arebased ontheprinciple ofoversampling. The input\nsignal ofaΔΣADC issampled atahigh frequency (modulator frequency) and subsequently filtered and\ndecimated inthedigital domain toyield aconversion result attherespective output data rate. The ratio between\nmodulator frequency and output data rate iscalled oversampling ratio (OSR). Byincreasing theOSR, and thus\nreducing theoutput data rate, thenoise performance oftheADC can beoptimized. Inother words, theinput-\nreferred noise drops when reducing theoutput data rate because more samples oftheinternal modulator are\naveraged toyield one conversion result. Increasing thegain also reduces theinput-referred noise, which is\nparticularly useful when measuring low-level signals.\nTable 1toTable 8summarize the device noise performance. Data are representative oftypical noise\nperformance atTA=25°Cusing theinternal 2.048-V reference. Data shown aretheresult ofaveraging readings\nfrom asingle device over atime period ofapproximately 0.75 seconds and aremeasured with theinputs\ninternally shorted together. Table 1,Table 3,Table 5,and Table 7listtheinput-referred noise inunits ofμVRMS\nfortheconditions shown. Values inµVPPareshown inparenthesis. Table 2,Table 4,Table 6,and Table 8list\nthecorresponding data ineffective resolution calculated fromμVRMS values using Equation 1.Noise-free\nresolution calculated from peak-to-peak noise values using Equation 2areshown inparenthesis.\nThe input-referred noise (Table 1,Table 3,Table 5,and Table 7)only changes marginally when using an\nexternal low-noise reference, such astheREF5020 .Use Equation 1and Equation 2tocalculate effective\nresolution numbers andnoise-free resolution when using areference voltage other than 2.048 V:\nEffective Resolution =ln[2·VREF/(Gain ·VRMS-Noise )]/ln(2) (1)\nNoise-Free Resolution =ln[2·VREF/(Gain ·VPP-Noise )]/ln(2) (2)\nTable 1.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Normal Mode, PGA Enabled, andInternal VREF=2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n20 5.10 (21.69) 2.49 (10.71) 1.25 (5.74) 0.64 (2.92) 0.41 (1.52) 0.24 (0.98) 0.14 (0.54) 0.11 (0.46)\n45 6.53 (29.99) 3.02 (14.47) 1.67 (6.80) 0.93 (4.00) 0.52 (2.43) 0.28 (1.39) 0.17 (0.71) 0.13 (0.57)\n90 9.01 (41.61) 4.67 (24.36) 2.41 (10.95) 1.24 (6.54) 0.73 (3.46) 0.41 (2.06) 0.25 (1.20) 0.19 (0.91)\n175 12.78 (63.79) 6.75 (37.30) 3.26 (17.00) 1.92 (9.81) 1.02 (5.27) 0.60 (3.32) 0.35 (1.93) 0.25 (1.49)\n330 17.75 (107.88) 8.75 (48.95) 4.72 (28.25) 2.62 (14.47) 1.42 (8.06) 0.85 (4.64) 0.50 (2.93) 0.37 (1.91)\n600 24.73 (153.77) 12.89 (76.01) 6.81 (38.94) 3.84 (22.30) 2.02 (12.07) 1.18 (6.69) 0.70 (4.49) 0.51 (3.14)\n1000 36.90 (228.90) 18.07 (108.90) 9.48 (58.24) 5.49 (31.55) 2.86 (17.41) 1.65 (10.23) 1.04 (6.21) 0.73 (4.69)\nTable 2.Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Normal Mode, PGA Enabled, andInternal VREF=2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n20 19.62 (17.53) 19.65 (17.54) 19.64 (17.44) 19.61 (17.22) 19.25 (17.36) 19.02 (16.99) 18.80 (16.85) 18.15 (16.09)\n45 19.26 (17.06) 19.37 (17.11) 19.23 (17.20) 19.07 (16.94) 18.91 (16.68) 18.80 (16.49) 18.52 (16.46) 17.91 (15.78)\n90 18.79 (16.59) 18.74 (16.36) 18.70 (16.51) 18.66 (16.23) 18.42 (16.18) 18.25 (15.92) 17.97 (15.70) 17.36 (15.10)\n175 18.29 (15.97) 18.21 (15.74) 18.26 (15.88) 18.02 (15.48) 17.94 (15.57) 17.70 (15.23) 17.48 (15.02) 16.97 (14.39)\n330 17.82 (15.21) 17.84 (15.35) 17.73 (15.12) 17.58 (15.15) 17.46 (14.96) 17.20 (14.75) 16.97 (14.41) 16.40 (14.03)\n600 17.34 (14.70) 17.28 (14.72) 17.20 (14.68) 17.02 (14.70) 16.95 (14.37) 16.73 (14.22) 16.46 (13.80) 15.94 (13.32)\n1000 16.76 (14.13) 16.79 (14.20) 16.72 (14.10) 16.51 (13.99) 16.45 (13.99) 16.24 (13.61) 15.91 (13.33) 15.42 (12.74)\n19ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTable 3.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Normal Mode, PGA Disabled, andInternal VREF=2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n20 5.04 (19.71) 2.53 (10.06) 1.57 (5.68)\n45 6.57 (33.34) 3.43 (14.00) 1.60 (6.98)\n90 8.75 (42.59) 4.35 (22.83) 2.13 (10.52)\n175 12.64 (65.71) 6.27 (35.00) 3.40 (16.83)\n330 18.58 (106.06) 9.33 (52.59) 4.54 (26.30)\n600 25.74 (150.81) 12.57 (79.15) 6.47 (36.87)\n1000 36.98 (221.61) 18.67 (111.61) 9.27 (55.07)\nTable 4.Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Normal Mode, PGA Disabled, andInternal VREF=2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n20 19.63 (17.66) 19.63 (17.64) 19.32 (17.46)\n45 19.25 (16.91) 19.19 (17.16) 19.29 (17.16)\n90 18.84 (16.55) 18.84 (16.45) 18.87 (16.57)\n175 18.31 (15.93) 18.32 (15.84) 18.20 (15.89)\n330 17.75 (15.24) 17.74 (15.25) 17.78 (15.25)\n600 17.28 (14.73) 17.31 (14.66) 17.27 (14.76)\n1000 16.76 (14.17) 16.74 (14.16) 16.75 (14.18)\nTable 5.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Turbo Mode, PGA Enabled, andInternal VREF=2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n40 4.41 (19.43) 2.25 (10.62) 1.12 (5.32) 0.63 (2.74) 0.36 (1.64) 0.22 (1.10) 0.13 (0.63) 0.10 (0.51)\n90 5.76 (30.73) 2.98 (14.16) 1.62 (7.84) 0.92 (4.43) 0.52 (2.59) 0.31 (1.59) 0.18 (0.97) 0.15 (0.76)\n180 8.49 (44.61) 4.48 (22.25) 2.29 (13.23) 1.34 (6.83) 0.71 (4.11) 0.43 (2.49) 0.28 (1.51) 0.22 (1.05)\n350 12.77 (71.04) 6.33 (37.00) 3.33 (19.17) 1.89 (10.76) 1.04 (5.91) 0.61 (3.54) 0.41 (2.13) 0.29 (1.64)\n660 17.10 (105.64) 9.04 (54.97) 4.51 (27.74) 2.84 (16.98) 1.42 (8.45) 0.86 (5.07) 0.57 (3.32) 0.41 (2.38)\n1200 25.26 (153.74) 12.51 (78.75) 6.58 (39.68) 3.90 (23.84) 2.11 (13.19) 1.23 (7.46) 0.81 (5.17) 0.58 (3.50)\n2000 35.35 (226.39) 17.82 (112.98) 9.40 (59.37) 5.37 (32.97) 3.02 (18.73) 1.76 (11.12) 1.12 (7.06) 0.83 (5.41)\nTable 6.Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Turbo Mode, PGA Enabled, andInternal VREF=2.048 V\nDATA\nRATE\n(SPS)GAIN (PGA Enabled)\n1 2 4 8 16 32 64 128\n40 19.83 (17.69) 19.80 (17.56) 19.80 (17.55) 19.63 (17.51) 19.44 (17.25) 19.15 (16.83) 18.91 (16.63) 18.29 (15.94)\n90 19.44 (17.02) 19.39 (17.14) 19.27 (16.99) 19.09 (16.82) 18.91 (16.59) 18.66 (16.30) 18.44 (16.01) 17.70 (15.36)\n180 18.88 (16.49) 18.80 (16.49) 18.77 (16.24) 18.54 (16.19) 18.46 (15.93) 18.18 (15.65) 17.80 (15.37) 17.15 (14.90)\n350 18.29 (15.82) 18.30 (15.76) 18.23 (15.71) 18.05 (15.55) 17.91 (15.40) 17.68 (15.14) 17.25 (14.87) 16.75 (14.25)\n660 17.87 (15.24) 17.79 (15.19) 17.79 (15.17) 17.46 (14.88) 17.46 (14.89) 17.18 (14.62) 16.78 (14.23) 16.25 (13.71)\n1200 17.31 (14.70) 17.32 (14.67) 17.25 (14.66) 17.00 (14.39) 16.89 (14.24) 16.67 (14.07) 16.27 (13.60) 15.75 (13.16)\n2000 16.82 (14.14) 16.81 (14.15) 16.73 (14.07) 16.54 (13.92) 16.37 (13.74) 16.15 (13.49) 15.80 (13.15) 15.23 (12.53)\n20ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTable 7.Noise inμVRMS(μVPP)\natAVDD =3.3V,AVSS =0V,Turbo Mode, PGA Disabled, andInternal VREF=2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n40 4.30 (18.73) 2.18 (9.84) 1.10 (5.38)\n90 6.19 (32.78) 3.14 (13.53) 1.42 (7.19)\n180 9.08 (47.57) 4.49 (25.48) 2.18 (10.96)\n350 12.40 (72.79) 5.89 (33.34) 3.07 (18.31)\n660 17.59 (103.97) 9.05 (51.15) 4.39 (24.69)\n1200 24.67 (149.07) 12.56 (76.35) 6.31 (37.48)\n2000 34.54 (224.19) 17.76 (113.98) 8.85 (56.87)\nTable 8.Effective Resolution From RMS Noise (Noise-Free Resolution From Peak-to-Peak Noise)\natAVDD =3.3V,AVSS =0V,Turbo Mode, PGA Disabled, andInternal VREF=2.048 V\nDATA RATE\n(SPS)GAIN (PGA Disabled)\n1 2 4\n40 19.86 (17.74) 19.84 (17.67) 19.83 (17.54)\n90 19.34 (16.93) 19.32 (17.21) 19.46 (17.12)\n180 18.78 (16.39) 18.80 (16.29) 18.84 (16.51)\n350 18.33 (15.78) 18.41 (15.91) 18.34 (15.77)\n660 17.83 (15.27) 17.79 (15.29) 17.83 (15.34)\n1200 17.34 (14.75) 17.32 (14.71) 17.31 (14.74)\n2000 16.86 (14.16) 16.82 (14.13) 16.82 (14.14)\nReference\nMux\nPrecision \nTemperature \nSensorAIN0\nAIN1\nAIN2\nAIN3AVDD\nAVSS DGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-bit\nû\x08\x03ADCDigital Filter\nand \nI2C Interface\nLow Drift \nOscillatorADS122C04\nSDASCL\nA1A0\nRESETDRDY\n21ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe ADS122C04 isasmall, low-power, 24-bit,ΔΣADC that offers many integrated features toreduce system\ncost andcomponent count inapplications measuring small sensor signals.\nInaddition totheΔΣADC core and single-cycle settling digital filter, thedevice offers alow-noise, high input\nimpedance, programmable gain amplifier (PGA), aninternal 2.048-V voltage reference, and aclock oscillator.\nThe device also integrates ahighly linear and accurate temperature sensor aswell astwo matched\nprogrammable current sources (IDACs) forsensor excitation. Allofthese features areintended toreduce the\nrequired external circuitry intypical sensor applications and improve overall system performance. The device is\nfully configured through four registers and controlled bysixcommands through anI2C-compatible interface. The\nFunctional Block Diagram section shows thedevice functional block diagram.\nThe ADS122C04 ADC measures adifferential signal, VIN,which isthedifference involtage between nodes AIN P\nand AIN N.The converter core consists ofadifferential, switched-capacitor, ΔΣmodulator followed byadigital\nfilter. The digital filter receives ahigh-speed bitstream from themodulator andoutputs acode proportional tothe\ninput voltage. This architecture results inavery strong attenuation ofanycommon-mode signal.\nThe device has twoavailable conversion modes: single-shot conversion and continuous conversion mode. In\nsingle-shot conversion mode, theADC performs one conversion oftheinput signal upon request and stores the\nvalue inaninternal data buffer. The device then enters alow-power state tosave power. Single-shot conversion\nmode isintended toprovide significant power savings insystems thatrequire only periodic conversions, orwhen\nthere arelong idleperiods between conversions. Incontinuous conversion mode, theADC automatically begins\naconversion oftheinput signal assoon astheprevious conversion iscompleted. New data areavailable atthe\nprogrammed data rate. Data canberead atanytime without concern ofdata corruption and always reflect the\nmost recently completed conversion.\n8.2 Functional Block Diagram\nAVDD\nBurnout Current Source (10 µA)\nAVSSBurnout Current Source (10 µA)To ADCAINP\nAINNAIN0\nAIN1\nAVSSAVDD AVSS\nAVDD AVSS\nAIN2\nAIN3AVDD AVSS\nAVDD AVSS\nREFP\nREFNAVDD AVSS\nAVDD AVSSAVDD AVDD\nIDAC1 IDAC2System Monitors\n(VREFP ± VREFN) / 4\n(AVDD ± AVSS) / 4\n(AVDD + AVSS) / 2\nPGA\n22ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Multiplexer\nFigure 42shows theflexible input multiplexer ofthedevice. Either four single-ended signals, two differential\nsignals, oracombination oftwo single-ended signals and one differential signal can bemeasured. The\nmultiplexer isconfigured byfour bits (MUX[3:0]) intheconfiguration register. When single-ended signals are\nmeasured, thenegative ADC input (AIN N)isinternally connected toAVSS byaswitch within themultiplexer. For\nsystem-monitoring purposes, theanalog supply [(AVDD –AVSS) /4]orthecurrently selected external reference\nvoltage [(VREFP –VREFN)/4]canbeselected asinputs totheADC. The multiplexer also offers thepossibility to\nroute anyofthetwoprogrammable current sources toanyanalog input (AINx) ortothededicated reference pins\n(REFP, REFN).\nFigure 42.Analog Input Multiplexer\nElectrostatic discharge (ESD) diodes toAVDD and AVSS protect theinputs. The absolute voltage onanyinput\nmust stay within therange provided byEquation 3toprevent theESD diodes from turning on:\nAVSS –0.3V<V(AINx) <AVDD +0.3V (3)\nIfthevoltages ontheinput pins have anypotential toviolate these conditions, external Schottky clamp diodes or\nseries resistors may berequired tolimit theinput current tosafe values (see theAbsolute Maximum Ratings\ntable). Overdriving anunused input onthedevice canaffect conversions taking place onother input pins.\nAINP\n25 pF200 \r\x03\nRFA1\nAINN\n25 pF200 \r\x03RF\nA2RGOUTP\nOUTNVINVOUT = PGA Gain·V IN+\n-\n+-\n23ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Low-Noise Programmable Gain Stage\nThe device features programmable gains of1,2,4,8,16,32,64,and 128. Three bits (GAIN[2:0]) inthe\nconfiguration register areused toconfigure thegain. Gains areachieved intwostages. The firststage isalow-\nnoise, low-drift, high input impedance, programmable gain amplifier (PGA). The second gain stage is\nimplemented byaswitched-capacitor circuit attheinput totheΔΣmodulator. Table 9shows how each gain is\nimplemented.\nTable 9.Gain Implementation\nGAIN SETTING PGA GAIN SWITCHED-CAPACITOR GAIN\n1 1 1\n2 1 2\n4 1 4\n8 2 4\n16 4 4\n32 8 4\n64 16 4\n128 32 4\nThe PGA consists oftwochopper-stabilized amplifiers (A1andA2)andaresistor feedback network thatsets the\nPGA gain. The input isequipped with anelectromagnetic interference (EMI) filter. Figure 43shows asimplified\ndiagram ofthePGA.\nFigure 43.Simplified PGA Diagram\nVINdenotes thedifferential input voltage VIN=VAINP –VAINN.Use Equation 4tocalculate thegain ofthePGA.\nGain ischanged inside thedevice using avariable resistor, RG.\nPGA Gain =1+2·RF/RG (4)\nThe switched-capacitor gain ischanged using variable capacitors attheinput totheΔΣmodulator. Gains 1,2,\nand 4areimplemented byusing only theswitched-capacitor circuit, which allows these gains tobeused even\nwhen thePGA isbypassed; seetheBypassing thePGA section formore information about bypassing thePGA.\nEquation 5shows that thedifferential full-scale input voltage range (FSR) ofthedevice isdefined bythegain\nsetting andthereference voltage used:\nFSR =±VREF/Gain (5)\nAVSSAVDD  ± 0.2 V\nAVSS + 0.2 VVOUTP = VAINP + VIN Â\x03(Gain ± 4) / 8 \nVOUTN = VAINN ± VIN Â\x03(Gain ± 4) / 8VAINNVAINP\nVIN = VAINP ± VAINNPGA Input PGA Output\nAVDD\n24ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedTable 10shows thecorresponding full-scale ranges when using theinternal 2.048-V reference.\nTable 10.Full-Scale Range\nGAIN SETTING FSR\n1 ±2.048 V\n2 ±1.024 V\n4 ±0.512 V\n8 ±0.256 V\n16 ±0.128 V\n32 ±0.064 V\n64 ±0.032 V\n128 ±0.016 V\n8.3.2.1 PGA Input Voltage Requirements\nAswith many amplifiers, thePGA has anabsolute input voltage range requirement that cannot beexceeded.\nThe maximum and minimum absolute input voltages arelimited bythevoltage swing capability ofthePGA\noutput. The specified minimum andmaximum absolute input voltages (VAINPandVAINN)depend onthePGA gain,\nthemaximum differential input voltage (VINMAX ),and thetolerance oftheanalog power-supply voltages (AVDD\nand AVSS). Because gain ontheADS122C04 isimplemented byboth thePGA and aswitched-capacitor gain\ncircuit, there aretwoformulas that define theabsolute input voltages. Use Equation 6when thedevice gain is\nconfigured toless than orequal to4.Use Equation 7when thedevice gain isgreater than 4.Use themaximum\ndifferential input voltage expected intheapplication forVINMAX .\nAVSS +0.2V≤VAINP,VAINN≤AVDD –0.2V (6)\nAVSS +0.2V+|VINMAX |·(Gain –4)/8≤VAINP,VAINN≤AVDD –0.2V–|VINMAX |·(Gain –4)/8 (7)\nFigure 44graphically shows therelationship between thePGA input voltages tothePGA output voltages for\ngains larger than 4.The PGA output voltages (VOUTP,VOUTN)depend onthePGA gain and thedifferential input\nvoltage magnitudes. Forlinear operation, thePGA output voltages must notexceed AVDD –0.2VorAVSS +\n0.2V.Figure 44depicts anexample ofapositive differential input voltage that results inapositive differential\noutput voltage.\nFigure 44.PGA Input/Output Voltage Relationship\n25ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.2.2 Bypassing thePGA\nAtgains of1,2,and 4,thedevice can beconfigured todisable and bypass thelow-noise PGA bysetting the\nPGA_BYPASS bitintheconfiguration register. Disabling thePGA lowers theoverall power consumption and\nalso removes therestrictions ofEquation 6and Equation 7fortheabsolute input voltage range. The usable\nabsolute input voltage range is(AVSS –0.1V≤VAINP,VAINN≤AVDD +0.1V)when thePGA isdisabled.\nInorder tomeasure single-ended signals thatarereferenced toAVSS (AIN P=VIN,AIN N=AVSS), thePGA must\nbebypassed. Configure thedevice forsingle-ended measurements byeither connecting oneoftheanalog inputs\ntoAVSS externally orbyusing theinternal AVSS connection ofthemultiplexer (MUX[3:0] settings 1000 through\n1011). When configuring theinternal multiplexer forsettings where AIN N=AVSS (MUX[3:0] =1000 through\n1011), thePGA isautomatically bypassed and disabled irrespective ofthePGA_BYPASS setting and gain is\nlimited to1,2,and4.Incase gain issettogreater than 4,thedevice limits gain to4.\nWhen thePGA isdisabled, thedevice uses abuffered switched-capacitor stage toobtain gains 1,2,and 4.An\ninternal buffer infront oftheswitched-capacitor stage ensures that theeffect ontheinput loading resulting from\nthecapacitor charging anddischarging isminimal. See theElectrical Characteristics section forthetypical values\nofabsolute input currents (current flowing intooroutofeach input) and differential input currents (difference in\nabsolute current between thepositive andnegative input) when thePGA isdisabled.\nForsignal sources with high output impedance, external buffering may stillbenecessary. Active buffers can\nintroduce noise aswell asoffset andgain errors. Consider allofthese factors inhigh-accuracy applications.\n8.3.3 Voltage Reference\nThe device offers anintegrated, low-drift, 2.048-V reference. Forapplications that require adifferent reference\nvoltage value oraratiometric measurement approach, thedevice offers adifferential reference input pair(REFP\nandREFN). Inaddition, theanalog supply (AVDD –AVSS) canbeused asareference.\nThe reference source isselected bytwobits(VREF[1:0]) intheconfiguration register. Bydefault, theinternal\nreference isselected. The internal voltage reference requires less than 25µstofully settle after power-up, when\ncoming outofpower-down mode, orwhen switching from anexternal reference source totheinternal reference.\nThe differential reference input allows freedom inthereference common-mode voltage. The reference inputs are\ninternally buffered toincrease input impedance. Therefore, additional reference buffers areusually notrequired\nwhen using anexternal reference. When used inratiometric applications, thereference inputs donotload the\nexternal circuitry; however, theanalog supply current increases when using anexternal reference because the\nreference buffers areenabled.\nInmost cases theconversion result isdirectly proportional tothestability ofthereference source. Any noise and\ndriftofthevoltage reference isreflected intheconversion result.\nFrequency (Hz)Magnitude (dB)\n020406080100120140160180 200-60-50-40-30-20-100\nfilt\nFrequency (Hz)Magnitude (dB)\n0100200300400500600700800900 1000-60-50-40-30-20-100\nD004\nFrequency (Hz)Magnitude (dB)\n020406080100120140160180 200-120-100-80-60-40-200\nD002\nFrequency (Hz)Magnitude (dB)\n464850525456586062 64-120-100-80-60-40-200\nD001\n26ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.4 Modulator andInternal Oscillator\nAΔΣmodulator isused intheADS122C04 toconvert theanalog input voltage into apulse code modulated\n(PCM) data stream. The modulator runs atamodulator clock frequency offMOD=fCLK/4,where fCLKisprovided\nbytheinternal oscillator. The oscillator frequency, and therefore also themodulator frequency, depend onthe\nselected operating mode. Table 11shows theoscillator and modulator frequencies forthedifferent operating\nmodes.\nTable 11.Oscillator andModulator Clock Frequencies forDifferent Operating Modes\nOPERATING MODE fCLK fMOD\nNormal mode 1.024 MHz 256kHz\nTurbo mode 2.048 MHz 512kHz\n8.3.5 Digital Filter\nThe device uses alinear-phase finite impulse response (FIR) digital filter that performs both filtering and\ndecimation ofthedigital data stream coming from themodulator. The digital filter isautomatically adjusted forthe\ndifferent data rates and always settles within asingle cycle. The frequency responses ofthedigital filter are\nillustrated inFigure 45toFigure 53fordifferent output data rates. The filter notches and output data rate scale\nproportionally with theclock frequency. The internal oscillator can vary over temperature asspecified inthe\nElectrical Characteristics table. The data rate orconversion time, respectively, and consequently also thefilter\nnotches vary proportionally.\nFigure 45.Filter Response\n(Normal Mode, DR=20SPS)Figure 46.Detailed View oftheFilter Response\n(Normal Mode, DR=20SPS)\nFigure 47.Filter Response\n(Normal Mode, DR=45SPS)Figure 48.Filter Response\n(Normal Mode, DR=90SPS)\nFrequency (kHz)Magnitude (dB)\n0123456789 10-80-60-40-200\nD009\nFrequency (Hz)Magnitude (dB)\n0500100015002000250030003500 4000-80-60-40-200\nD007\nFrequency (kHz)Magnitude (dB)\n0123456789 10-80-60-40-200\nD008\nFrequency (Hz)Magnitude (dB)\n0100200300400500600700800900 1000-60-50-40-30-20-100\nD005\nFrequency (Hz)Magnitude (dB)\n020040060080010001200140016001800 2000-60-50-40-30-20-100\nD006\n27ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 49.Filter Response\n(Normal Mode, DR=175SPS)Figure 50.Filter Response\n(Normal Mode, DR=330SPS)\nFigure 51.Filter Response\n(Normal Mode, DR=600SPS)Figure 52.Filter Response\n(Normal Mode, DR=1kSPS)\nFigure 53.Filter Response\n(Turbo Mode, DR=2kSPS)\n28ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) The firstconversion starts 28.5 ·tCLK(normal mode) or105·tCLK(turbo mode) after theSTART/SYNC command islatched. The times\nlisted inthistable donotinclude thattime.\n(2) tCLK=1/fCLK.fCLK=1.024 MHz innormal mode and2.048 MHz inturbo mode.8.3.6 Conversion Times\nTable 12shows theactual conversion times foreach data rate setting. The values provided areinterms oftCLK\ncycles andinmilliseconds.\nContinuous conversion mode data rates aretimed from one DRDY falling edge tothenext DRDY falling edge.\nThe firstconversion starts 28.5 ·tCLK(normal mode) or105·tCLK(turbo mode) after theSTART/SYNC command\nislatched.\nSingle-shot conversion mode data rates aretimed from when theSTART/SYNC command islatched tothe\nDRDY falling edge androunded tothenext tCLK.\nCommands arelatched ontheeighth falling edge ofSCL inthecommand byte.\nTable 12.Conversion Times\nNOMINAL\nDATA RATE\n(SPS)–3-dB\nBANDWIDTH\n(Hz)CONTINUOUS CONVERSION MODE(1)SINGLE-SHOT CONVERSION MODE\nACTUAL\nCONVERSION TIME\n(tCLK)(2)ACTUAL\nCONVERSION TIME\n(ms)ACTUAL\nCONVERSION TIME\n(tCLK)(2)ACTUAL\nCONVERSION TIME\n(ms)\nNORMAL MODE\n20 13.1 51192 49.99 51213 50.01\n45 20.0 22780 22.5 22805 22.27\n90 39.6 11532 11.26 11557 11.29\n175 77.8 5916 5.78 5941 5.80\n330 150.1 3116 3.04 3141 3.07\n600 279.0 1724 1.68 1749 1.71\n1000 483.8 1036 1.01 1061 1.04\nTURBO MODE\n40 17.1 51192 25.00 51217 25.01\n90 39.9 22780 11.12 22809 11.14\n180 79.2 11532 5.63 11561 5.65\n350 155.6 5916 2.89 5945 2.90\n660 300.3 3116 1.52 3145 1.54\n1200 558.1 1724 0.84 1753 0.86\n2000 967.6 1036 0.51 1065 0.52\nAlthough theconversion time atthe20-SPS setting isnotexactly 1/20Hz=50ms,thisdiscrepancy does not\naffect the50-Hz or60-Hz rejection. The conversion time and filter notches vary bytheamount specified inthe\nElectrical Characteristics table foroscillator accuracy.\n29ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.7 Excitation Current Sources\nThe device provides twomatched programmable excitation current sources (IDACs) forresistance temperature\ndetector (RTD) applications. The output current ofthecurrent sources can beprogrammed to10µA,50µA,\n100µA,250µA,500µA,1000 µA,or1500 µAusing therespective bits(IDAC[2:0]) intheconfiguration register.\nEach current source canbeconnected toanyoftheanalog inputs (AINx) aswell astothededicated reference\ninputs (REFP andREFN). Both current sources canalso beconnected tothesame pin.Routing oftheIDACs is\nconfigured bybits(I1MUX[2:0], I2MUX[2:0]) intheconfiguration register. Care must betaken nottoexceed the\ncompliance voltage oftheIDACs. Inother words, limit thevoltage onthepinwhere theIDAC isrouted to\n≤(AVDD –0.9V),otherwise thespecified accuracy oftheIDAC current isnotmet. For three-wire RTD\napplications, thematched current sources canbeused tocancel errors caused bysensor lead resistance (see\nthe3-Wire RTD Measurement section formore details).\nThe IDACs require upto200 µstostart upafter theIDAC current isprogrammed totherespective value using\ntheIDAC[2:0] bits. SettheIDAC current totherespective value using theIDAC[2:0] bitsand then select the\nrouting foreach IDAC (I1MUX[2:0], I2MUX[2:0]) thereafter.\nInsingle-shot conversion mode, theIDACs remain active between anytwoconversions iftheIDAC[2:0] bitsare\nsettoavalue other than 000. However, theIDACs arepowered down whenever thePOWERDOWN command is\nissued.\nKeep inmind thattheanalog supply current increases when enabling theIDACs (that is,when theIDAC[2:0] bits\naresettoavalue other than 000). The IDAC circuit needs thisbias current tooperate even when theIDACs are\nnotrouted toanypin(I1MUX[2:0] =I2MUX[2:0] =000). Inaddition, theselected output current isdrawn from the\nanalog supply when I1MUX[2:0] orI2MUX[2:0] aresettoavalue other than 000.\n8.3.8 Sensor Detection\nTohelp detect apossible sensor malfunction, thedevice provides internal 10-µA,burn-out current sources.\nWhen enabled bysetting therespective bit(BCS) intheconfiguration register, one current source provides\ncurrent tothepositive analog input (AIN P)currently selected and theother current source sinks current from the\nselected negative analog input (AIN N).\nIncase ofanopen circuit inthesensor, these burn-out current sources pullthepositive input towards AVDD and\nthenegative input towards AVSS, resulting inafull-scale reading. Afull-scale reading canalso indicate that the\nsensor isoverloaded orthatthereference voltage isabsent. Anear-zero reading canindicate ashorted sensor.\nThe absolute value oftheburn-out current sources typically varies by±5%and theinternal multiplexer adds a\nsmall series resistance. Therefore, distinguishing ashorted sensor condition from anormal reading can be\ndifficult, especially ifanRCfilter isused attheinputs. Inother words, even ifthesensor isshorted, thevoltage\ndrop across theexternal filter resistance andtheresidual resistance ofthemultiplexer causes theoutput toread\navalue higher than zero.\nKeep inmind thatADC readings ofafunctional sensor may becorrupted when theburn-out current sources are\nenabled. Disable theburn-out current sources when preforming theprecision measurement, and only enable\nthese sources totestforsensor fault conditions.\n8.3.9 System Monitor\nThe device provides some means formonitoring theanalog power supply andtheexternal voltage reference. To\nselect amonitoring voltage, the internal multiplexer (MUX[3:0]) must beconfigured accordingly inthe\nconfiguration register. The device automatically bypasses thePGA and sets thegain to1,irrespective ofthe\nconfiguration register settings when themonitoring feature isused. The system monitor function only provides a\ncoarse result andisnotmeant tobeaprecision measurement.\nWhen measuring theanalog power supply (MUX[3:0] =1101), theresulting conversion isapproximately (AVDD –\nAVSS) /4.The device uses theinternal 2.048-V reference forthemeasurement regardless ofwhat reference\nsource isselected intheconfiguration register (VREF[1:0]).\nWhen monitoring theexternal reference voltage source (MUX[3:0] =1100), theresult isapproximately (V(REFP) –\nV(REFN) )/4.The device automatically uses theinternal reference forthemeasurement.\n30ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.10 Temperature Sensor\nThe ADS122C04 offers anintegrated precision temperature sensor. The temperature sensor mode isenabled by\nsetting the TSbit=1inthe configuration register. When intemperature sensor mode, the settings of\nconfiguration register 0have noeffect andthedevice uses theinternal reference formeasurement, regardless of\ntheselected voltage reference source. Temperature readings follow thesame process astheanalog inputs for\nstarting andreading conversion results. Temperature data arerepresented asa14-bit effective result thatisleft-\njustified within the24-bit conversion result. When reading thethree data bytes, thefirst14bits(MSBs) areused\ntoindicate thetemperature measurement result. The LSBs ofthedata output donotindicate temperature. Only\nthe14MSBs arerelevant. One 14-bit LSB equals 0.03125 °C.Negative numbers arerepresented inbinary two\'s\ncomplement format. Table 13shows themapping between temperature anddigital codes.\nTable 13.14-Bit Temperature Data Format\nTEMPERATURE (°C)DIGITAL OUTPUT\nBINARY HEX\n128 010000 0000 0000 1000\n127.96875 001111 1111 1111 0FFF\n100 001100 1000 0000 0C80\n75 001001 0110 0000 0960\n50 000110 0100 0000 0640\n25 000011 0010 0000 0320\n0.25 000000 0000 1000 0008\n0.03125 000000 0000 0001 0001\n0 000000 0000 0000 0000\n–0.25 111111 1111 1000 3FF8\n–25 111100 1110 0000 3CE0\n–40 111011 0000 0000 3B00\n8.3.10.1 Converting From Temperature toDigital Codes\n8.3.10.1.1 ForPositive Temperatures (For Example, 50°C):\nTwo\'s complement isnotperformed onpositive numbers. Therefore, simply convert thenumber tobinary code in\na14-bit, left-justified format with theMSB =0todenote thepositive sign.\nExample: 50°C/(0.03125 °Cpercount) =1600 =0640h =000110 0100 0000\n8.3.10.1.2 ForNegative Temperatures (For Example, –25°C):\nGenerate thetwo\'s complement ofanegative number bycomplementing theabsolute binary number andadding\n1.Then, denote thenegative sign with theMSB =1.\nExample: |–25°C|/(0.03125 °Cpercount) =800=0320h =000011 0010 0000\nTwo\'s complement format: 111100 1101 1111 +1=111100 1110 0000\n8.3.10.2 Converting From Digital Codes toTemperature\nToconvert from digital codes totemperature, firstcheck whether theMSB isa0ora1.IftheMSB isa0,simply\nmultiply thedecimal code by0.03125 °Ctoobtain theresult. IftheMSB isa1,subtract 1from theresult and\ncomplement allbits. Then, multiply theresult by–0.03125 °C.\nExample: The device reads back 0960h: 0960h hasanMSB =0.\n0960h ·0.03125 °C=2400 ·0.03125 °C=75°C\nExample: The device reads back 3CE0h: 3CE0h hasanMSB =1.\nSubtract 1andcomplement theresult: 3CE0h→0320h\n0320h ·(–0.03125 °C)=800·(–0.03125 °C)=–25°C\n31ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.3.11 Offset Calibration\nThe internal multiplexer offers theoption toshort both PGA inputs (AIN Pand AIN N)tomid-supply (AVDD +\nAVSS) /2.This option canbeused tomeasure andcalibrate thedevice offset voltage bystoring theresult ofthe\nshorted input voltage reading inamicrocontroller and consequently subtracting theresult from each following\nreading. Take multiple readings with theinputs shorted andaverage theresult toreduce theeffect ofnoise.\n8.3.12 Conversion Data Counter\nThe ADS122C04 offers anoptional data counter word tohelp thehost determine iftheconversion data arenew.\nThe DCNT bitintheconfiguration register enables theconversion data counter. The data counter appears asan\n8-bit word that precedes theconversion data each time aconversion result isread. The reset value ofthe\ncounter is00h. The word increments each time theADC completes aconversion. The counter rolls over to00h\nafter reaching FFh.\nWhen thehost reads aconversion result, thehost candetermine ifthedata being read arenew bycomparing\nthecounter value with thecounter value obtained with thelastdata read. Ifthecounter values arethesame,\nthen thisresult indicates thatnonew conversion data areavailable from theADC. The counter canalso help the\nhost determine ifaconversion result was missed.\nReset theconversion data counter byclearing theDCNT bitto0and then setting DCNT back to1.Adevice\nreset also resets theconversion data counter.\n8.3.13 Data Integrity Features\nThere aretwo methods forensuring data integrity fordata output ontheADS122C04. Output data can be\nregister contents orconversion results. The optional data counter word thatprecedes conversion data iscovered\nbyboth data integrity options. The data integrity modes are configured using the CRC[1:0] bits inthe\nconfiguration register. When CRC[1:0] =01,abitwise-inverted version ofthedata isoutput immediately following\nthemost significant byte (MSB) ofthedata.\nWhen CRC[1:0] =10,a16-bit CRC word isoutput immediately following theMSB ofthedata. InCRC mode, the\nchecksum bytes arethe16-bit remainder ofthebitwise exclusive-OR (XOR) ofthedata bytes with aCRC\npolynomial. The CRC isbased ontheCRC-16-CCITT polynomial: x16+x12+x5+1with aninitial value of\nFFFFh.\nThe 17binary coefficients ofthepolynomial are: 10001 0000 0010 0001. Tocalculate theCRC, divide (XOR\noperation) thedata bytes (excluding theCRC) with thepolynomial and compare thecalculated CRC values to\ntheADC CRC value. Ifthevalues donotmatch, adata transmission error hasoccurred. Intheevent ofadata\ntransmission error, read thedata again.\nThe following listshows ageneral procedure tocompute theCRC value:\n1.Left-shift theinitial data value by16bits, with zeros padded totheright.\n2.Align theMSB oftheCRC polynomial totheleft-most, logic-one value ofthedata.\n3.Perform anXOR operation onthedata value with thealigned CRC polynomial. The XOR operation creates a\nnew, shorter-length value. The bitsofthedata values thatarenotinalignment with theCRC polynomial drop\ndown andappend totheright ofthenew XOR result.\n4.When theXOR result isless than 10000 0000 0000 0000, theprocedure ends, yielding the16-bit CRC\nvalue. Otherwise, continue with theXOR operation shown instep 2using thecurrent data value. The number\nofloop iterations depends onthevalue oftheinitial data.\nPower-On Reset or\nRESET pin high or \nRESET command(1)\nLow-power stateReset device to \ndefault settings\nSTART/SYNC\nCommand?\nConversion\nMode\nStart new\nconversion\n1 = Continuous \nconversion mode0 = Single-Shot\nconversion modeNo\nYesPOWERDOWN \nCommand?\nYesNo\nPower-down Mode(3)\nPOWERDOWN \nCommand?YesNoSTART/SYNC\nCommand?Yes No\nConversion\nmode selection(2)\n32ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.4 Device Functional Modes\nFigure 54shows aflow chart ofthedifferent operating modes and how thedevice transitions from one mode to\nanother.\n(1) Any reset (power-on, command, orpin)immediately resets thedevice.\n(2) The conversion mode isselected with theCMbitintheconfiguration register.\n(3) The POWERDOWN command allows anyongoing conversion tocomplete before placing thedevice inpower-down\nmode.\nFigure 54.Operating Flow Chart\n8.4.1 Power-Up andReset\nThe ADS122C04 isreset inone ofthree ways: either byapower-on reset, bytheRESET pin,orbyaRESET\ncommand.\nWhen areset occurs, theconfiguration registers reset tothedefault values and thedevice enters alow-power\nstate. The device then waits fortheSTART/SYNC command toenter conversion mode; see theI2CTiming\nRequirements table forreset timing information.\n33ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n8.4.1.1 Power-On Reset\nDuring power up,thedevice isheld inreset. The power-on reset releases approximately 500 µsafter both\nsupplies have exceeded their respective power-up reset thresholds. After thistime allinternal circuitry (including\nthevoltage reference) arestable and communication with thedevice ispossible. Aspart ofthepower-on reset\nprocess, thedevice sets allbitsintheconfiguration registers totherespective default settings. After power-up,\nthedevice enters alow-power state. This power-up behavior isintended toprevent systems with tight power-\nsupply requirements from encountering acurrent surge during power-up.\n8.4.1.2 RESET Pin\nReset theADC bytaking theRESET pinlowforaminimum oftw(RSL) and then returning thepinhigh. After the\nrising edge oftheRESET pin,adelay time oftd(RSSTA) isrequired before communicating with thedevice; seethe\nI2CTiming Requirements section forreset timing information.\n8.4.1.3 Reset byCommand\nReset theADC byusing theRESET command (06h or07h). Nodelay time isrequired after theRESET\ncommand islatched before starting tocommunicate with thedevice aslong asthetiming requirements (see the\nI2CTiming Requirements table) forthe(repeated) START andSTOP conditions aremet. Alternatively, thedevice\nalso responds totheI2Cgeneral-call software reset.\n8.4.2 Conversion Modes\nThe device operates inoneoftwoconversion modes thatareselected bytheCMbitintheconfiguration register.\nThese conversion modes are single-shot conversion and continuous conversion mode. ASTART/SYNC\ncommand must beissued each time theCMbitischanged.\n8.4.2.1 Single-Shot Conversion Mode\nInsingle-shot conversion mode, thedevice only performs aconversion when aSTART/SYNC command is\nissued. The device consequently performs one single conversion and returns toalow-power state afterwards.\nThe internal oscillator and allanalog circuitry (except fortheexcitation current sources) areturned offwhile the\ndevice waits inthislow-power state until thenext conversion isstarted. Writing toanyconfiguration register when\naconversion isongoing functions asanew START/SYNC command that stops thecurrent conversion and\nrestarts asingle new conversion. Each conversion isfully settled (assuming theanalog input signal settles tothe\nfinal value before theconversion starts) because thedevice digital filter settles within asingle cycle.\n8.4.2.2 Continuous Conversion Mode\nIncontinuous conversion mode, thedevice continuously performs conversions. When aconversion completes,\nthedevice places theresult intheoutput buffer andimmediately begins another conversion.\nInorder tostart continuous conversion mode, theCMbitmust besetto1followed byaSTART/SYNC command.\nThe firstconversion starts 28.5 ·tCLK(normal mode) or105·tCLK(turbo mode) after theSTART/SYNC command\nislatched. Writing toany configuration register during anongoing conversion restarts thecurrent conversion.\nSend aSTART/SYNC command immediately after theCMbitissetto1.\nStop continuous conversions bysending thePOWERDOWN command.\n34ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n8.4.3 Operating Modes\nInaddition tothedifferent conversion modes, thedevice canalso beoperated indifferent operating modes that\ncan beselected totrade-off power consumption, noise performance, and output data rate. These modes are:\nnormal mode, turbo mode, andpower-down mode.\n8.4.3.1 Normal Mode\nNormal mode isthedefault mode ofoperation after power-up. Inthismode, theinternal modulator oftheΔΣADC\nruns atamodulator clock frequency offMOD=fCLK/4=256kHz, where thesystem clock (fCLK)isprovided bythe\ninternal oscillator. Normal mode offers output data rate options ranging from 20SPS to1kSPS. The data rate is\nselected bytheDR[2:0] bitsintheconfiguration register.\n8.4.3.2 Turbo Mode\nApplications thatrequire higher data rates upto2kSPS canoperate thedevice inturbo mode. Inthismode, the\ninternal modulator runs atahigher frequency offMOD=fCLK/4=512kHz. Compared tonormal mode, thedevice\npower consumption increases because themodulator runs atahigher frequency. Running theADS122C04 in\nturbo mode atacomparable output data rate asinnormal mode yields better noise performance. Forexample,\ntheinput-referred noise at90SPS inturbo mode islower than theinput-referred noise at90SPS innormal\nmode.\n8.4.3.3 Power-Down Mode\nWhen thePOWERDOWN command isissued, thedevice enters power-down mode after completing thecurrent\nconversion. Inthismode, allanalog circuitry (including thevoltage reference andboth IDACs) arepowered down\nand thedevice typically only uses 400 nAofcurrent. When inpower-down mode, thedevice holds the\nconfiguration register settings andresponds tocommands, butdoes notperform anydata conversions.\nIssuing aSTART/SYNC command wakes upthedevice andeither starts asingle conversion orstarts continuous\nconversion mode, depending ontheconversion mode selected bytheCMbit.\n35ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.5 Programming\n8.5.1 I2CInterface\nThe ADS122C04 uses anI2C-compatible (inter-integrated circuit) interface forserial communication. I2Cisa2-\nwire communication interface that allows communication ofamaster device with multiple slave devices onthe\nsame busthrough theuseofdevice addressing. Each slave device onanI2Cbusmust have aunique address.\nCommunication ontheI2Cbusalways takes place between twodevices: oneacting asthemaster andtheother\nastheslave. Both themaster andslave canreceive andtransmit data, buttheslave canonly read orwrite under\nthedirection ofthemaster. The ADS122C04 always acts asanI2Cslave device.\nAnI2Cbusconsists oftwolines: SDA and SCL. SDA carries data and SCL provides theclock. Devices onthe\nI2Cbus drive thebus lines lowbyconnecting thelines toground; thedevices never drive thebus lines high.\nInstead, thebuswires arepulled high bypullup resistors; thus, thebuswires arealways high when adevice is\nnotdriving thelines low. Asaresult ofthisconfiguration, twodevices donotconflict. Iftwodevices drive thebus\nsimultaneously, there isnodriver contention.\nSee theI2C-Bus Specification andUser Manual from NXP Semiconductors ™formore details.\n8.5.1.1 I2CAddress\nThe ADS122C04 hastwoaddress pins: A0andA1.Each address pincanbetiedtoeither DGND, DVDD, SDA,\norSCL, providing 16possible unique addresses. This configuration allows upto16different ADS122C04 devices\ntobepresent onthesame I2Cbus. Table 14shows thetruth table fortheI2Caddresses forthepossible address\npinconnections.\nAtthestart ofevery transaction, that isbetween theSTART condition (first falling edge ofSDA) and thefirst\nfalling SCL edge oftheaddress byte, theADS122C04 decodes itsaddress configuration again.\nTable 14.I2CAddress Truth Table\nA1 A0 I2CADDRESS\nDGND DGND 1000000\nDGND DVDD 1000001\nDGND SDA 1000010\nDGND SCL 1000011\nDVDD DGND 1000100\nDVDD DVDD 1000101\nDVDD SDA 1000110\nDVDD SCL 1000111\nSDA DGND 1001000\nSDA DVDD 1001001\nSDA SDA 1001010\nSDA SCL 1001011\nSCL DGND 1001100\nSCL DVDD 1001101\nSCL SDA 1001110\nSCL SCL 1001111\n8.5.1.2 Serial Clock (SCL) andSerial Data (SDA)\nThe serial clock (SCL) lineisused toclock data inandoutofthedevice. The master always drives theclock line.\nThe ADS122C04 cannot actasamaster andasaresult cannever drive SCL.\nThe serial data (SDA) line allows forbidirectional communication between thehost (the master) and the\nADS122C04 (the slave). When themaster reads from aADS122C04, theADS122C04 drives thedata line; when\nthemaster writes toaADS122C04, themaster drives thedata line.\nData ontheSDA linemust bestable during thehigh period oftheclock. The high orlowstate ofthedata line\ncanonly change when theSCL lineislow. One clock pulse isgenerated foreach data bittransferred. When in\nanidlestate, themaster should hold SCL high.\nSSDA\nSCL\nP1 - 7 8 9 1 - 8 9 1 - 8 9\nADDRESS R/W ACK\nfrom slaveDATA DATA ACK\nfrom receiverSTART\nConditionSTOP\nConditionA6 ± A0 D7 ± D0 D7 ± D0\nACK\nfrom receiver\n36ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.5.1.3 Data Ready (DRDY)\nDRDY isanopen-drain output pinthatindicates when anew conversion result isready forretrieval. When DRDY\nfalls low, new conversion data areready. DRDY transitions back high when theconversion result islatched for\noutput transmission. Incase aconversion result incontinuous conversion mode isnotread, DRDY releases high\nfortw(DRH) before thenext conversion completes. See theI2CTiming Requirements table formore details.\n8.5.1.4 Interface Speed\nThe ADS122C04 supports I2Cinterface speeds upto1Mbps. Standard-mode (Sm) with bitrates upto100kbps,\nfast-mode (Fm) with bitrates upto400 kbps, and fast-mode plus (Fm+) with bitrates upto1Mbps are\nsupported. High-speed mode (Hs-mode) isnotsupported.\n8.5.1.5 Data Transfer Protocol\nFigure 55shows theformat ofthedata transfer. The master initiates alltransactions with theADS122C04 by\ngenerating aSTART (S)condition. Ahigh-to-low transition ontheSDA linewhile SCL ishigh defines aSTART\ncondition. The busisconsidered tobebusy after theSTART condition.\nFollowing theSTART condition, themaster sends the7-bit slave address corresponding totheaddress ofthe\nADS122C04 that themaster wants tocommunicate with. The master then sends aneighth bitthat isadata\ndirection bit(R/W).AnR/Wbitof0indicates awrite operation, and anR/Wbitof1indicates aread operation.\nAfter theR/Wbit,themaster generates aninth SCLK pulse and releases theSDA linetoallow theADS122C04\ntoacknowledge (ACK) thereception oftheslave address bypulling SDA low. Incase thedevice does not\nrecognize theslave address, theADS122C04 holds SDA high toindicate anotacknowledge (NACK) signal.\nNext follows thedata transmission. Ifthetransaction isaread (R/W=1),theADS122C04 outputs data onSDA.\nIfthetransaction isawrite (R/W=0),thehost outputs data onSDA. Data aretransferred byte-wise, most\nsignificant bit(MSB) first. The number ofbytes that can betransmitted pertransfer isunrestricted. Each byte\nmust beacknowledged (viatheACK bit)bythereceiver. Ifthetransaction isaread, themaster issues theACK.\nIfthetransaction isawrite, theADS122C04 issues theACK.\nThe master terminates alltransactions bygenerating aSTOP (P)condition. Alow-to-high transition ontheSDA\nlinewhile SCL ishigh defines aSTOP condition. The busisconsidered free again tBUF(bus-free time) after the\nSTOP condition.\nFigure 55.I2CData Transfer Format\n8.5.1.6 I2CGeneral Call (Software Reset)\nThe ADS122C04 responds tothe I2Cgeneral-call address (0000 000) ifthe R/Wbitis0.The device\nacknowledges thegeneral-call address and, ifthenext byte is06h, performs areset. The general-call software\nreset hasthesame effect astheRESET command.\n8.5.1.7 Timeout\nThe ADS122C04 offers aI2Ctimeout feature thatcanbeused torecover communication when aserial interface\ntransmission isinterrupted. Ifthehost initiates contact with theADS122C04 butsubsequently remains idlefor\n14000 ·tMOD innormal mode and 28000 ·tMOD inturbo mode before completing acommand, theADS122C04\ninterface isreset. IftheADS122C04 interface resets because ofatimeout condition, thehost must abort the\ntransaction andrestart thecommunication again byissuing anew START condition.\n7FFFFFh\nOutput Code\n/c45FS /c188 0/c188 FS\nInput Voltage VIN7FFFFEh\n000001h/c188\n000000h\n800000hFFFFFFh\n800001h/c188\n/c45FS2/c45123\n223FS2/c45123\n223\n37ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.5.2 Data Format\nThe device provides 24bitsofdata inbinary two\'s complement format. Use Equation 8tocalculate thesize of\nonecode (LSB).\n1LSB =(2·VREF/Gain) /224=+FS /223(8)\nApositive full-scale input [VIN≥(+FS –1LSB) =(VREF/Gain –1LSB)] produces anoutput code of7FFFFFh\nandanegative fullscale input (VIN≤–FS=–VREF/Gain) produces anoutput code of800000h. The output clips\natthese codes forsignals thatexceed full-scale.\nTable 15summarizes theideal output codes fordifferent input signals.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 15.Ideal Output Code versus Input Signal\nINPUT SIGNAL,\nVIN=VAINP–VAINN IDEAL OUTPUT CODE(1)\n≥FS(223–1)/2237FFFFFh\nFS/223000001h\n0 000000h\n–FS/223FFFFFFh\n≤–FS 800000h\nFigure 56shows themapping oftheanalog input signal totheoutput codes.\nFigure 56.Code Transition Diagram\nNOTE\nSingle-ended signal measurements, where VAINN =0Vand VAINP=0Vto+FS, only use\nthepositive code range from 000000h to7FFFFFh. However, because ofdevice offset,\ntheADS122C04 canstilloutput negative codes when VAINPisclose to0V.\nS = START condition\nSr = Repeated START condition\nP = STOP condition\nA = acknowledge (SDA low)\nA = not acknowledge (SDA high)From master to slave\nFrom slave to master\n38ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated(1) Operands: rr=register address (00to11), x=don\'tcare.8.5.3 Commands\nAsTable 16shows, thedevice offers sixdifferent commands tocontrol device operation. Four commands are\nstand-alone instructions (RESET, START/SYNC, POWERDOWN, andRDATA). The commands toread (RREG)\nandwrite (WREG) configuration register data from andtothedevice require additional information aspart ofthe\ninstruction.\nTable 16.Command Definitions\nCOMMAND DESCRIPTION COMMAND BYTE(1)\nRESET Reset thedevice 0000 011x\nSTART/SYNC Start orrestart conversions 0000 100x\nPOWERDOWN Enter power-down mode 0000 001x\nRDATA Read data bycommand 0001 xxxx\nRREG Read register ataddress rr 0010 rrxx\nWREG Write register ataddress rr 0100 rrxx\n8.5.3.1 Command Latching\nCommands arenotprocessed until latched bytheADS122C04. Commands arelatched ontheeighth falling\nedge ofSCL inthecommand byte.\nNOTE\nThe legend forFigure 57toFigure 63:\n8.5.3.2 RESET (0000 011x)\nThis command resets thedevice tothedefault states. Nodelay time isrequired after theRESET command is\nlatched before starting tocommunicate with thedevice aslong asthetiming requirements (see theI2CTiming\nRequirements table) forthe(repeated) START andSTOP conditions aremet.\n8.5.3.3 START/SYNC (0000 100x)\nInsingle-shot conversion mode, theSTART/SYNC command isused tostart asingle conversion, or(when sent\nduring anongoing conversion) toreset thedigital filter and then restart asingle new conversion. When the\ndevice issettocontinuous conversion mode, theSTART/SYNC command must beissued one time tostart\nconverting continuously. Sending theSTART/SYNC command when converting incontinuous conversion mode\nresets thedigital filter andrestarts continuous conversions.\n8.5.3.4 POWERDOWN (0000 001x)\nThe POWERDOWN command places thedevice intopower-down mode. This command shuts down allinternal\nanalog components andturns offboth IDACs, butholds allregister values. Incase thePOWERDOWN command\nisissued when aconversion isongoing, theconversion completes before theADS122C04 enters power-down\nmode. Assoon asaSTART/SYNC command isissued, allanalog components return totheir previous states.\nS SLAVE ADDRESS WA WREG A REGISTER DATA\nPA\nWREG A REGISTER DATA A\x87\x87\x87\x03\n\x87\x87\x87\x03\nS SLAVE ADDRESS WA RREG A\nSr SLAVE ADDRESS RA REGISTER DATA AP\x87\x87\x87\x03\n\x87\x87\x87\x03\nS SLAVE ADDRESS WA RDATA ASr SLAVE ADDRESS RA\nCONVERSION  DATA (MSB) AP A  CONVERSION  DATA A CONVERSION  DATA (LSB)\x87\x87\x87\x03\n\x87\x87\x87\x03\n39ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.5.3.5 RDATA (0001 xxxx)\nThe RDATA command loads theoutput shift register with themost recent conversion result. Reading conversion\ndata must beperformed asshown inFigure 57byusing twoI2Ccommunication frames. The firstframe isanI2C\nwrite operation where theR/Wbitattheend oftheaddress byte is0toindicate awrite. Inthisframe, thehost\nsends theRDATA command totheADS122C04. The second frame isanI2Cread operation where theR/Wbit\nattheendoftheaddress byte is1toindicate aread. The ADS122C04 reports thelatest ADC conversion data in\nthissecond I2Cframe. Ifaconversion finishes inthemiddle oftheRDATA command byte, thestate oftheDRDY\npinattheendoftheread operation signals whether theoldorthenew result isloaded. Iftheoldresult isloaded,\nDRDY stays low, indicating that thenew result isnotread out. The new conversion result loads when DRDY is\nhigh.\nFigure 57.Read Conversion Data Sequence\n8.5.3.6 RREG (0010 rrxx)\nThe RREG command reads thevalue oftheregister ataddress rr.Reading aregister must beperformed as\nshown inFigure 58byusing twoI2Ccommunication frames. The firstframe isanI2Cwrite operation where the\nR/Wbitattheendoftheaddress byte is0toindicate awrite. Inthisframe, thehost sends theRREG command\nincluding theregister address totheADS122C04. The second frame isanI2Cread operation where theR/Wbit\nattheend oftheaddress byte is1toindicate aread. The ADS122C04 reports thecontents oftherequested\nregister inthissecond I2Cframe.\nFigure 58.Read Register Sequence\n8.5.3.7 WREG (0100 rrxx dddd dddd)\nThe WREG command writes dddd dddd totheregister ataddress rr.Multiple registers canbewritten within the\nsame I2Cframe bysimply issuing another WREG command without providing aSTOP condition following the\nprevious register write. Figure 59shows thesequence forwriting anarbitrary number ofregisters. The R/Wbitat\ntheendoftheaddress byte is0toindicate awrite. The WREG command forces thedigital filter toreset andany\nongoing ADC conversion torestart.\nFigure 59.Write Register Sequence\n8.5.4 Reading Data andMonitoring forNew Conversion Results\nConversion data areread byissuing theRDATA command. The ADS122C04 responds totheRDATA command\nwith thelatest conversion result. There arethree ways tomonitor fornew conversion data.\nOne way istomonitor forthefalling edge oftheDRDY signal. When DRDY falls low, anew conversion result is\navailable forretrieval using theRDATA command. Figure 60illustrates thetiming diagram forcollecting data\nusing theDRDY signal toindicate new data.\nS SLAVE ADDRESS WA RDATA ASr SLAVE ADDRESS RA\nCONVERSION COUNTER A A A\x87\x87\x87\x03\n\x87\x87\x87\x03\nAP CONVERSION  DATA (LSB) \x87\x87\x87\x03\x87\x87\x87\x03 CONVERSION  DATA (MSB)  CONVERSION  DATA\nS SLAVE ADDRESS WA RREG (02h) ASr SLAVE ADDRESS RA\nREGISTER DATA (02h)\nAPA\nCONVERSION  DATA (LSB)\x87\x87\x87\x03\n\x87\x87\x87\x03 \x87\x87\x87\x03 Sr SLAVE ADDRESS A RDATA A W\nSr SLAVE ADDRESS RA \x87\x87\x87\x03 CONVERSION  DATA (MSB) A  CONVERSION  DATA A\x87\x87\x87\x03\n\x87\x87\x87\x03\nS SLAVE ADDRESS WA RDATA ASr SLAVE ADDRESS RA\nCONVERSION  DATA (MSB) AP A  CONVERSION  DATA A CONVERSION  DATA (LSB)\x87\x87\x87\x03\n\x87\x87\x87\x03DRDY \x87\x87\x87\x03\n40ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedFigure 60.Using theDRDY PintoCheck forNew Conversion Data\nAnother way tomonitor foranew conversion result istoperiodically read theDRDY bitintheconfiguration\nregister. Ifset, theDRDY bitindicates that anew conversion result isready forretrieval. The host can\nsubsequently issue anRDATA command toretrieve thedata. The rate atwhich thehost polls theADS122C04\nfornew data must beatleast asfastasthedata rate incontinuous conversion mode toprevent thehost from\nmissing aconversion result.\nIfanew conversion result becomes ready during anI2Ctransmission, thetransmission isnotcorrupted. The new\ndata areloaded intotheoutput shift register upon thefollowing RDATA command.\nFigure 61shows thetiming diagram forcollecting data using theDRDY bitintheconfiguration register toindicate\nnew data.\nFigure 61.Using theDRDY BittoCheck forNew Conversion Data\nThe lastway todetect ifnew conversion data areavailable isthrough theuse oftheconversion data counter\nword. Inthismode, thehost periodically requests data from thedevice using theRDATA command and checks\ntheconversion data counter word against theconversion data counter word read fortheprevious data received.\nIfthecounter values arethesame, thehost can disregard thedata because that data has already been\ngathered. Ifthecounter has incremented, thehost records thedata. The rate atwhich thehost polls the\nADS122C04 fornew data must beatleast asfastasthedata rate incontinuous conversion mode toprevent the\nhost from missing aconversion result.\nIfanew conversion result becomes ready during anI2Ctransmission, thetransmission isnotcorrupted. The new\ndata areloaded intotheoutput shift register after thefollowing RDATA command.\nFigure 62shows thetiming diagram forcollecting data using theconversion data counter word toindicate new\ndata.\nFigure 62.Using theConversion Counter toCheck forNew Conversion Data\nThe conversion data counter canbeused inconjunction with thepreviously discussed methods ofdetecting new\ndata toensure thatthehost didnotmiss aconversion result.\nS SLAVE ADDRESS WA RDATA ASr SLAVE ADDRESS RA\nCONVERSION  DATA (MSB) A A  CONVERSION  DATA A CONVERSION  DATA (LSB)\x87\x87\x87\x03\n\x87\x87\x87\x03\nCRC / CONVERSION  DATA (MSB) AP A  CRC / CONVERSION  DATA A CONVERSION  DATA (LSB) \x87\x87\x87\x03\x87\x87\x87\x03\n41ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.5.5 Data Integrity\nThe optional data integrity checks canbeconfigured using theCRC[1:0] bitsintheconfiguration register. When\none ofthedata integrity options isenabled, thedata integrity check isoutput ontheSDA pinimmediately\nfollowing theconversion orregister data; seetheData Integrity Features section foradetailed description ofthe\ndata integrity functionality. Additional words arealways two bytes when CRC16 isenabled. The number of\nadditional words intheinverted data mode when reading conversion data varies from three tofour, depending on\nwhether theconversion data counter isenabled. Figure 63shows data retrieval when either inverted data output\norCRC areenabled.\nFigure 63.Conversion Data Output With CRC orInverted Data Output Enabled\n8.6 Register Map\n8.6.1 Configuration Registers\nThe device has four 8-bit configuration registers that areaccessible through theI2Cinterface using theRREG\nand WREG commands. After power-up orreset, allregisters aresettothedefault values (which areall0).All\nregister values areretained during power-down mode. Table 17shows theregister map oftheconfiguration\nregisters.\nTable 17.Configuration Register Map\nREGISTER\n(Hex)BIT7 BIT6 BIT5 BIT4 BIT3 BIT2 BIT1 BIT0\n00h MUX[3:0] GAIN[2:0] PGA_BYPASS\n01h DR[2:0] MODE CM VREF[1:0] TS\n02h DRDY DCNT CRC[1:0] BCS IDAC[2:0]\n03h I1MUX[2:0] I2MUX[2:0] 0 0\n8.6.2 Register Descriptions\nTable 18lists theaccess codes fortheADS122C04 registers.\nTable 18.Register Access Type Codes\nAccess Type Code Description\nR R Read\nR/W R/W Read-Write\nW W Write\n-n Value after reset orthedefault value\n42ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.6.2.1 Configuration Register 0(address =00h) [reset =00h]\nFigure 64.Configuration Register 0\n7 6 5 4 3 2 1 0\nMUX[3:0] GAIN[2:0] PGA_BYPASS\nR/W-0h R/W-0h R/W-0h\nTable 19.Configuration Register 0Field Descriptions\nBit Field Type Reset Description\n7:4 MUX[3:0] R/W 0h Input multiplexer configuration.\nThese bitsconfigure theinput multiplexer.\nForsettings where AIN N=AVSS, thePGA must bedisabled (PGA_BYPASS =1)\nandonly gains 1,2,and4canbeused.\n0000 :AIN P=AIN0, AIN N=AIN1 (default)\n0001 :AIN P=AIN0, AIN N=AIN2\n0010 :AIN P=AIN0, AIN N=AIN3\n0011 :AIN P=AIN1, AIN N=AIN0\n0100 :AIN P=AIN1, AIN N=AIN2\n0101 :AIN P=AIN1, AIN N=AIN3\n0110 :AIN P=AIN2, AIN N=AIN3\n0111 :AIN P=AIN3, AIN N=AIN2\n1000 :AIN P=AIN0, AIN N=AVSS\n1001 :AIN P=AIN1, AIN N=AVSS\n1010 :AIN P=AIN2, AIN N=AVSS\n1011 :AIN P=AIN3, AIN N=AVSS\n1100 :(V(REFP) –V(REFN) )/4monitor (PGA bypassed)\n1101 :(AVDD –AVSS) /4monitor (PGA bypassed)\n1110 :AIN PandAIN Nshorted to(AVDD +AVSS) /2\n1111 :Reserved\n3:1 GAIN[2:0] R/W 0h Gain configuration.\nThese bitsconfigure thedevice gain.\nGains 1,2,and4canbeused without thePGA. Inthiscase, gain isobtained by\naswitched-capacitor structure.\n000:Gain =1(default)\n001:Gain =2\n010:Gain =4\n011:Gain =8\n100:Gain =16\n101:Gain =32\n110:Gain =64\n111:Gain =128\n0 PGA_BYPASS R/W 0h Disables andbypasses theinternal low-noise PGA.\nDisabling thePGA reduces overall power consumption andallows theabsolute\ninput voltage range tospan from AVSS –0.1VtoAVDD +0.1V.\nThe PGA canonly bedisabled forgains 1,2,and4.\nThe PGA isalways enabled forgain settings 8to128, regardless ofthe\nPGA_BYPASS setting.\n0:PGA enabled (default)\n1:PGA disabled andbypassed\n43ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.6.2.2 Configuration Register 1(address =01h) [reset =00h]\nFigure 65.Configuration Register 1\n7 6 5 4 3 2 1 0\nDR[2:0] MODE CM VREF[1:0] TS\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 20.Configuration Register 1Field Descriptions\nBit Field Type Reset Description\n7:5 DR[2:0] R/W 0h Data rate.\nThese bitscontrol thedata rate setting depending ontheselected operating\nmode. Table 21lists thebitsettings fornormal andturbo mode.\n4 MODE R/W 0h Operating mode.\nThese bitscontrol theoperating mode thatthedevice operates in.\n0:Normal mode (256-kHz modulator clock, default)\n1:Turbo mode (512-kHz modulator clock)\n3 CM R/W 0h Conversion mode.\nThis bitsets theconversion mode forthedevice.\n0:Single-shot conversion mode (default)\n1:Continuous conversion mode\n2:1 VREF[1:0] R/W 0h Voltage reference selection.\nThese bitsselect thevoltage reference source thatisused fortheconversion.\n00:Internal 2.048-V reference selected (default)\n01:External reference selected using theREFP andREFN inputs\n10:Analog supply (AVDD –AVSS) used asreference\n11:Analog supply (AVDD –AVSS) used asreference\n0 TS R/W 0h Temperature sensor mode.\nThis bitenables theinternal temperature sensor andputs thedevice in\ntemperature sensor mode.\nThe settings ofconfiguration register 0have noeffect andthedevice uses the\ninternal reference formeasurement when temperature sensor mode isenabled.\n0:Temperature sensor mode disabled (default)\n1:Temperature sensor mode enabled\nTable 21.DRBitSettings\nNORMAL MODE TURBO MODE\n000=20SPS 000=40SPS\n001=45SPS 001=90SPS\n010=90SPS 010=180SPS\n011=175SPS 011=350SPS\n100=330SPS 100=660SPS\n101=600SPS 101=1200 SPS\n110=1000 SPS 110=2000 SPS\n111=Reserved 111=Reserved\n44ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.6.2.3 Configuration Register 2(address =02h) [reset =00h]\nFigure 66.Configuration Register 2\n7 6 5 4 3 2 1 0\nDRDY DCNT CRC[1:0] BCS IDAC[2:0]\nR-0h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 22.Configuration Register 2Field Descriptions\nBit Field Type Reset Description\n7 DRDY R 0h Conversion result ready flag.\nThis bitflags ifanew conversion result isready. This bitisreset when conversion\ndata areread.\n0:Nonew conversion result available (default)\n1:New conversion result ready\n6 DCNT R/W 0h Data counter enable.\nThe bitenables theconversion data counter.\n0:Conversion counter disabled (default)\n1:Conversion counter enabled\n5:4 CRC[1:0] R/W 0h Data integrity check enable.\nThese bitsenable andselect thedata integrity checks.\n00:Disabled (default)\n01:Inverted data output enabled\n10:CRC16 enabled\n11:Reserved\n3 BCS R/W 0h Burn-out current sources.\nThis bitcontrols the10-µA,burn-out current sources. The burn-out current\nsources canbeused todetect sensor faults such aswire breaks andshorted\nsensors.\n0:Current sources off(default)\n1:Current sources on\n2:0 IDAC[2:0] R/W 0h IDAC current setting.\nThese bitssetthecurrent forboth IDAC1 andIDAC2 excitation current sources.\n000:Off(default)\n001:10µA\n010:50µA\n011:100µA\n100:250µA\n101:500µA\n110:1000 µA\n111:1500 µA\n45ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated8.6.2.4 Configuration Register 3(address =03h) [reset =00h]\nFigure 67.Configuration Register 3\n7 6 5 4 3 2 1 0\nI1MUX[2:0] I2MUX[2:0] 0 0\nR/W-0h R/W-0h R-0h R-0h\nTable 23.Configuration Register 3Field Descriptions\nBit Field Type Reset Description\n7:5 I1MUX[2:0] R/W 0h IDAC1 routing configuration.\nThese bitsselect thechannel thatIDAC1 isrouted to.\n000:IDAC1 disabled (default)\n001:IDAC1 connected toAIN0\n010:IDAC1 connected toAIN1\n011:IDAC1 connected toAIN2\n100:IDAC1 connected toAIN3\n101:IDAC1 connected toREFP\n110:IDAC1 connected toREFN\n111:Reserved\n4:2 I2MUX[2:0] R/W 0h IDAC2 routing configuration.\nThese bitsselect thechannel thatIDAC2 isrouted to.\n000:IDAC2 disabled (default)\n001:IDAC2 connected toAIN0\n010:IDAC2 connected toAIN1\n011:IDAC2 connected toAIN2\n100:IDAC2 connected toAIN3\n101:IDAC2 connected toREFP\n110:IDAC2 connected toREFN\n111:Reserved\n1:0 RESERVED R 0h Reserved.\nAlways write 0\n0.1 PFSCLSDA\n3.3 V\nGPIO/IRQMicrocontroller with I2C Interface\n0.1 PF\n3.3 V\nDVDDDVSS\n16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceRESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1\n0.1 PF3.3 VRp3.3 V\nRp3.3 V\n3.3 V\nRp3.3 V\n46ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe ADS122C04 isaprecision, 24-bit, delta-sigma (ΔΣ),analog-to-digital converter (ADC) that offers many\nintegrated features toease themeasurement ofthemost common sensor types, including various types of\ntemperature and bridge sensors. Primary considerations when designing anapplication with theADS122C04\ninclude analog input filtering, establishing anappropriate external reference forratiometric measurements, and\nsetting the absolute input voltage range forthe internal PGA. Connecting and configuring the interface\nappropriately isanother concern. These considerations arediscussed inthefollowing sections.\n9.1.1 Interface Connections\nFigure 68shows theprinciple interface connections fortheADS122C04.\nFigure 68.Interface Connections\nThe ADS122C04 interfaces directly tostandard-mode, fast-mode, orfast-mode plus I2Ccontrollers. Any\nmicrocontroller I2Cperipheral, including master-only and single-master I2Cperipherals, operates with the\nADS122C04. Details oftheI2Ccommunication protocol ofthedevice canbefound intheProgramming section.\nThe ADS122C04 does notperform clock-stretching (that is,thedevice never pulls theclock linelow), sothis\nfunction does notneed tobeprovided forunless other clock-stretching devices arepresent onthesame I2Cbus.\nSCLSDA\nGPIO/IRQMicrocontroller with I2C InterfaceDVDDDVSS\n16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8Device 1RESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1\nRpDVDD\n16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8Device 2RESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1DVDD 16\n15\n14\n13\n12\n11\n10\n92\n3\n4\n5\n6\n7\n8Device 3RESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1DVDD 1\nRpDVDD\n47ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedApplication Information (continued)\nPullup resistors arerequired onboth theSDA and SCL lines, aswell asontheopen-drain DRDY output. The\nsize ofthese resistors depends onthebus operating speed and capacitance ofthebus lines. Higher-value\nresistors yield lower power consumption when thebuslines arepulled low, butincrease thetransition times on\nthebus, which limits thebusspeed. Lower-value resistors allow higher interface speeds, butattheexpense of\nhigher power consumption when thebus lines arepulled low. Long bus lines have higher capacitance and\nrequire smaller pullup resistors tocompensate. Donotuseresistors that aretoosmall because thebusdrivers\nmay beunable topullthebus lines low. See theI2C-Bus Specification and User Manual fordetails onpullup\nresistor sizing.\n9.1.2 Connecting Multiple Devices ontheSame I2CBus\nUpto16ADS122C04 devices canbeconnected toasingle I2Cbusbyusing different address pinconfigurations\nforeach device. Use theaddress pins, A0and A1,tosettheADS122C04 toone of16different I2Caddresses.\nFigure 69shows anexample with three ADS122C04 devices onthesame I2Cbus. One setofpullup resistors is\nrequired perbus line. Ifneeded, decrease thepullup resistor values tocompensate fortheadditional bus\ncapacitance presented bymultiple devices andincreased linelength.\nFigure 69.Connecting Multiple ADS122C04 Devices ontheSame I2CBus\n9.1.3 Unused Inputs andOutputs\nTominimize leakage currents ontheanalog inputs, leave unused analog and reference inputs floating, or\nconnect theinputs tomid-supply ortoAVDD. Connecting unused analog orreference inputs toAVSS ispossible\naswell, butcanyield higher leakage currents onother analog inputs than thepreviously mentioned options.\nDonotfloat unused digital inputs; excessive power-supply leakage current can result. Tieallunused digital\ninputs totheappropriate levels, DVDD orDGND, even when inpower-down mode. Connections forunused\ndigital pins are:\n•TietheRESET pintoDVDD iftheRESET pinisnotused\n•IftheDRDY output isnotused, leave theDRDY pinunconnected ortietheDRDY pintoDVDD using aweak\npullup resistor\nMagnitude\nfMOD/2 f(MOD) Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nfMOD/2 f(MOD) Output\nData RateFrequencyDigital FilterMagnitude\nfMOD/2 f(MOD) Output\nData RateFrequencySensor\nSignal\nUnwanted SignalsUnwanted Signals\nAliasing of Unwanted \nSignals\n48ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedApplication Information (continued)\n9.1.4 Analog Input Filtering\nAnalog input filtering serves twopurposes: first, tolimit theeffect ofaliasing during thesampling process, and\nsecond, toreduce external noise from being apart ofthemeasurement.\nAswith anysampled system, aliasing canoccur ifproper antialias filtering isnotinplace. Aliasing occurs when\nfrequency components arepresent intheinput signal that arehigher than half thesampling frequency ofthe\nADC (also known astheNyquist frequency ).These frequency components arefolded back and show upinthe\nactual frequency band ofinterest below half thesampling frequency. Inside aΔΣADC, theinput signal is\nsampled atthemodulator frequency fMODandnotattheoutput data rate. Figure 70shows thatthefilter response\nofthedigital filter repeats atmultiples ofthesampling frequency (fMOD).Signals ornoise uptoafrequency where\nthefilter response repeats are attenuated toacertain amount bythedigital filter depending onthefilter\narchitecture. Any frequency components present intheinput signal around themodulator frequency ormultiples\nthereof arenotattenuated andalias back intotheband ofinterest, unless attenuated byanexternal analog filter.\nFigure 70.Effect ofAliasing\n49ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedApplication Information (continued)\nMany sensor signals areinherently band limited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase thesensor signal does notalias back intothepass band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias into thepass band.\nPower-line-cycle frequency andharmonics areonecommon noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted circuit board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond fMOD/2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS122C04 attenuates signals toa\ncertain degree, asillustrated inthefilter response plots intheDigital Filter section. Inaddition, noise components\nareusually smaller inmagnitude than thetheactual sensor signal. Therefore, using afirst-order RCfilter with a\ncutoff frequency setattheoutput data rate or10times higher isgenerally agood starting point forasystem\ndesign.\nInternal tothedevice, prior tothePGA inputs, isanEMI filter; seeFigure 43.The cutoff frequency ofthisfilter is\napproximately 31.8 MHz, which helps reject high-frequency interferences.\n9.1.5 External Reference andRatiometric Measurements\nThe full-scale range (FSR) oftheADS122C04 isdefined bythereference voltage and thePGA gain (FSR =\n±VREF/Gain). Anexternal reference canbeused instead oftheintegrated 2.048-V reference toadapt theFSR to\nthespecific system needs. Anexternal reference must beused ifVINisgreater than 2.048 V.Forexample, an\nexternal 5-Vreference andanAVDD =5Varerequired inorder tomeasure asingle-ended signal thatcanswing\nbetween 0Vand5V.\nThe reference inputs ofthedevice also allow theimplementation ofratiometric measurements. Inaratiometric\nmeasurement thesame excitation source thatisused toexcite thesensor isalso used toestablish thereference\nfortheADC. Asanexample, asimple form ofaratiometric measurement uses thesame current source toexcite\nboth theresistive sensor element (such asanRTD) andanother resistive reference element thatisinseries with\ntheelement being measured. The voltage that develops across thereference element isused asthereference\nsource fortheADC. These components cancel outintheADC transfer function because current noise and drift\narecommon toboth thesensor measurement and thereference. The output code isonly aratio ofthesensor\nelement andthevalue ofthereference resistor. The value oftheexcitation current source itself isnotpart ofthe\nADC transfer function.\n9.1.6 Establishing Proper Limits ontheAbsolute Input Voltage\nThe ADS122C04 can beused tomeasure various types ofinput signal configurations: single-ended, pseudo-\ndifferential, andfully differential signals (which canbeeither unipolar orbipolar). However, configuring thedevice\nproperly fortherespective signal type isimportant.\nSignals where thenegative analog input isfixed and referenced toanalog ground (VAINN =0V)arecommonly\ncalled single-ended signals .IfthePGA isdisabled andbypassed, theabsolute input voltages oftheADS122C04\ncanbeaslowas100 mVbelow AVSS and aslarge as100 mVabove AVDD. Therefore, thePGA_BYPASS bit\nmust besetinorder tomeasure single-ended signals when aunipolar analog supply isused (AVSS =0V).\nGains of1,2,and4arestillpossible inthisconfiguration. Measuring a0-mA to20-mA or4-mA to20-mA signal\nacross aload resistor of100Ωreferenced toGND isatypical example. The ADS122C04 candirectly measure\nthesignal across theload resistor using aunipolar supply, theinternal 2.048-V reference, andgain =1when the\nPGA isbypassed.\nIfgains larger than 4areneeded tomeasure asingle-ended signal, thePGA must beenabled. Inthiscase, a\nbipolar supply isrequired fortheADS122C04 tomeet theabsolute input voltage requirement ofthePGA.\nSignals where thenegative analog input (AIN N)isfixed atavoltage other the0Varereferred toaspseudo-\ndifferential signals .\nFully differential signals incontrast aredefined assignals having aconstant common-mode voltage where the\npositive andnegative analog inputs swing 180°out-of-phase buthave thesame amplitude.\n50ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedApplication Information (continued)\nThe ADS122C04 can measure pseudo-differential and fully differential signals with the PGA enabled or\nbypassed. However, thePGA must beenabled inorder tousegains greater than 4.The absolute input voltages\noftheinput signal must meet theabsolute input voltage restrictions ofthePGA (asexplained inthePGA Input\nVoltage Requirements section) when thePGA isenabled. Setting thecommon-mode voltage atornear (AVSS +\nAVDD) /2inmost cases satisfies thePGA absolute input voltage requirements.\nSignals where both thepositive and negative inputs arealways≥0Varecalled unipolar signals .These signals\ncaningeneral bemeasured with theADS122C04 using aunipolar analog supply (AVSS =0V).Asmentioned\npreviously, thePGA must bebypassed inorder tomeasure single-ended, unipolar signals when using aunipolar\nsupply.\nAsignal iscalled bipolar when either thepositive ornegative input canswing below 0V.Abipolar analog supply\n(such asAVDD =2.5V,AVSS =–2.5V)isrequired inorder tomeasure bipolar signals with theADS122C04. A\ntypical application task ismeasuring asingle-ended, bipolar, ±10-V signal where AIN Nisfixed at0Vand AIN P\nswings between –10Vand 10V.The ADS122C04 cannot directly measure this signal because the10V\nexceeds theanalog power-supply limits. However, onepossible solution istouseabipolar analog supply (AVDD\n=2.5V,AVSS =–2.5V),gain =1,and aresistor divider infront oftheADS122C04. The resistor divider must\ndivide thevoltage down to≤±2.048 Vinorder tomeasure thevoltage using theinternal 2.048-V reference.\n9.1.7 Pseudo Code Example\nThe following listshows apseudo code sequence with therequired steps tosetupthedevice and the\nmicrocontroller that interfaces totheADC inorder totake subsequent readings from theADS122C04 in\ncontinuous conversion mode. The DRDY pinisused toindicate availability ofnew conversion data. The default\nconfiguration register settings arechanged togain =16,continuous conversion mode.\nPower-up;\nDelay toallow power supplies tosettle and power-on reset tocomplete; minimum of500 µs;\nConfigure the I2C interface ofthe microcontroller;\nConfigure the microcontroller GPIO connected tothe DRDY pin asafalling edge triggered interrupt\ninput;\nSend the RESET command (06h) tomake sure the device isproperly reset after power-up;\nWrite the respective register configurations with the WREG command (40h, 08h, 42h, 08h);\nAsanoptional sanity check, read back all configuration registers with the RREG command (2xh);\nSend the START/SYNC command (08h) tostart converting incontinuous conversion mode;\nLoop\n{\nWait for DRDY totransition low;\nSend the RDATA command (10h) toread 3bytes ofconversion data;\n}\nSend the POWERDOWN command (02h) tostop conversions and put the device inpower-down mode;\nTIrecommends running anoffset calibration before performing anymeasurements orwhen changing thegain of\nthePGA. The internal offset ofthedevice can, forexample, bemeasured byshorting theinputs tomid-supply\n(MUX[3:0] =1110). The microcontroller then takes multiple readings from thedevice with theinputs shorted and\nstores theaverage value inthemicrocontroller memory. When measuring thesensor signal, themicrocontroller\nthen subtracts thestored offset value from each device reading toobtain anoffset compensated result; theoffset\ncanbeeither positive ornegative invalue.\n3.3 V\nThermocoupleCDIF\nCCM1CCM2\nRF2\nRF1RB2\nRB1AIN0\nAIN1\nAIN2AINP\nAINN\nLow-Drift \nOscillatorReference\nMux\nPrecision \nTemperature \nSensorSDASCLAVDD\nAVSSA1A0TI Device\nDRDY\nDGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADCDigital Filter \nand \nI2C Interface3.3 V\n0.1 PF3.3 V\n0.1 PF\nRESET\nAIN3Isothermal Block\nGNDGS1\nGS0OUTVDD\nLM940223.3 V\nCold-Junction \nCompensation\n51ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9.2 Typical Applications\n9.2.1 K-Type Thermocouple Measurement (–200°Cto+1250 °C)\nFigure 71shows thebasic connections ofathermocouple measurement system when using anexternal high-\nprecision temperature sensor forcold-junction compensation. Apart from thethermocouple itself, theonly\nexternal circuitry required aretwobiasing resistors, asimple low-pass, antialiasing filter, and thepower-supply\ndecoupling capacitors.\nFigure 71.Thermocouple Measurement\n9.2.1.1 Design Requirements\n(1) Notaccounting fortheerror ofthethermocouple andcold-junction temperature measurement; offset\ncalibration atT(TC)=T(CJ)=25°C;nogain calibration.Table 24.Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nReference voltage Internal 2.048-V reference\nUpdate rate ≥10readings persecond\nThermocouple type K\nTemperature measurement range –200°Cto+1250 °C\nMeasurement accuracy atTA=25°C(1)±0.2°C\n9.2.1.2 Detailed Design Procedure\nThe biasing resistors RB1and RB2areused tosetthecommon-mode voltage ofthethermocouple such that the\ninput voltages donotexceed theabsolute input voltage range ofthePGA (inthisexample, tomid-supply AVDD /\n2).Iftheapplication requires thethermocouple tobebiased toGND, either abipolar supply (forexample, AVDD\n=2.5Vand AVSS =–2.5V)must beused forthedevice tomeet theabsolute input voltage requirement ofthe\nPGA, orthePGA must bebypassed. When choosing thevalues ofthebiasing resistors, care must betaken so\nthat thebiasing current does notdegrade measurement accuracy. The biasing current flows through the\nthermocouple and can cause self-heating and additional voltage drops across thethermocouple leads. Typical\nvalues forthebiasing resistors range from 1MΩto50MΩ.\n52ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedInaddition tobiasing thethermocouple, RB1and RB2arealso useful fordetecting anopen thermocouple lead.\nWhen one ofthethermocouple leads fails open, thebiasing resistors pulltheanalog inputs (AIN0 and AIN1) to\nAVDD and AVSS, respectively. The ADC consequently reads afull-scale value, which isoutside thenormal\nmeasurement range ofthethermocouple voltage, toindicate thisfailure condition.\nAlthough thedevice digital filter attenuates high-frequency components ofnoise, performance can befurther\nimproved byproviding afirst-order, passive RCfilter attheinputs. Equation 9calculates thecutoff frequency that\niscreated bythedifferential RCfilter formed byRF1,RF2,andthedifferential capacitor CDIF.\nfC=1/[2π·(RF1+RF2)·CDIF] (9)\nTwo common-mode filter capacitors (CM1and CM2)are also added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. Choose adifferential capacitor CDIFthatisatleast anorder ofmagnitude (10\ntimes) larger than thecommon-mode capacitors (CM1and CM2)because mismatches inthecommon-mode\ncapacitors canconvert common-mode noise intodifferential noise.\nThe filter resistors RF1and RF2also serve ascurrent-limiting resistors. These resistors limit thecurrent intothe\nanalog inputs (AIN0 and AIN1) ofthedevice tosafe levels ifanovervoltage ontheinputs occur. Care must be\ntaken when choosing thefilter resistor values because theinput currents flowing intoandoutofthedevice cause\navoltage drop across theresistors. This voltage drop shows upasanadditional offset error attheADC inputs.\nTItherefore recommends limiting thefilter resistor values tobelow 1kΩ.\nThe filter component values used inthisdesign are: RF1=RF2=1kΩ,CDIF=100nF,andCCM1=CCM2=10nF.\nThe highest measurement resolution isachieved when matching thelargest potential input signal totheFSR of\ntheADC bychoosing thehighest possible gain. From thedesign requirement, themaximum thermocouple\nvoltage occurs atT(TC)=1250 °Cand isV(TC)=50.644 mVasdefined inthetables published bytheNational\nInstitute ofStandards and Technology (NIST) using acold-junction temperature ofT(CJ)=0°C.Athermocouple\nproduces anoutput voltage that isproportional tothetemperature difference between thethermocouple tipand\nthecold junction. Ifthecold junction isatatemperature below 0°C,thethermocouple produces avoltage larger\nthan 50.644 mV. The isothermal block area isconstrained bytheoperating temperature range ofthedevice.\nTherefore, theisothermal block temperature islimited to–40°C.AK-type thermocouple atT(TC)=1250 °C\nproduces anoutput voltage ofV(TC)=50.644 mV–(–1.527 mV) =52.171 mVwhen referenced toacold-junction\ntemperature ofT(CJ)=–40°C.The maximum gain thatcanbeapplied when using theinternal 2.048-V reference\nisthen calculated as(2.048 V/52.171 mV) =39.3. The next smaller PGA gain setting that thedevice offers is\n32.\nThe device integrates ahigh-precision temperature sensor that canbeused tomeasure thetemperature ofthe\ncold junction. Tomeasure theinternal temperature oftheADS122C04, thedevice must besettointernal\ntemperature sensor mode bysetting theTSbitto1intheconfiguration register. Forbest performance, careful\nboard layout iscritical toachieve good thermal conductivity between thecold junction andthedevice package.\nHowever, the device does not perform automatic cold-junction compensation ofthe thermocouple. This\ncompensation must bedone inthemicrocontroller thatinterfaces tothedevice. The microcontroller requests one\normultiple readings ofthethermocouple voltage from thedevice andthen sets thedevice tointernal temperature\nsensor mode (TS=1)toacquire thetemperature ofthecold junction. Analgorithm similar tothefollowing must\nbeimplemented onthemicrocontroller tocompensate forthecold-junction temperature:\n1.Measure thethermocouple voltage, V(TC),between AIN0 andAIN1\n2.Measure thetemperature ofthecold junction, T(CJ),using thetemperature sensor mode oftheADS122C04\n3.Convert thecold-junction temperature into anequivalent thermoelectric voltage, V(CJ),using thetables or\nequations provided byNIST\n4.Add V(TC)andV(CJ)andtranslate thesummation back intoathermocouple temperature using theNIST tables\norequations again\nInsome applications, theintegrated temperature sensor oftheADS122C04 cannot beused (forexample, ifthe\naccuracy isnothigh enough orifthedevice cannot beplaced close enough tothecold junction). The additional\nanalog input channels ofthedevice can beused inthiscase tomeasure thecold-junction temperature with a\nthermistor, RTD, orananalog temperature sensor. Figure 71illustrates theLM94022 temperature sensor being\nused forcold-junction compensation.\nThermocouple Voltage (mV)Measurement Error (mV)\n-10 0 10 20 30 40 50-0.01-0.00500.0050.01\nD002\nTemperature (°C)Measurement Error (°C)\n-200 02004006008001000 1200-0.2-0.100.10.2\nD001\n53ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedAsshown inEquation 10,therms noise oftheADS122C04 atgain =32and DR=20SPS (0.24 µVrms)is\ndivided bytheaverage sensitivity ofaK-type thermocouple (41µV/°C)toobtain anapproximation ofthe\nachievable temperature resolution.\nTemperature Resolution =0.24 µV/41µV/°C=0.006 °C (10)\nTable 25shows theregister settings forthisdesign.\n(1) Tomeasure thecold junction temperature using theLM90422, change register 00htoB1h (AIN P=\nAIN3, AIN N=AVSS, gain =1,PGA disabled).Table 25.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 0Ah AIN P=AIN0, AIN N=AIN1, gain =32,PGA enabled(1)\n01h 08hDR=20SPS, normal mode, continuous conversion mode, internal\nreference\n02h 00hConversion data counter disabled, data integrity disabled, burnout\ncurrent sources disabled, IDACs off\n03h 00h NoIDACs used\n9.2.1.3 Application Curves\nFigure 72and Figure 73show themeasurement results. The measurements aretaken atTA=T(CJ)=25°C.A\nsystem offset calibration isperformed atT(TC)=25°C,which translates toaV(TC)=0Vwhen T(CJ)=25°C.No\ngain calibration isimplemented. The data inFigure 72aretaken using aprecision voltage source astheinput\nsignal instead ofathermocouple. The respective temperature measurement error inFigure 73iscalculated from\nthedata inFigure 72using theNIST tables.\nThe design meets therequired temperature measurement accuracy given inTable 24.The measurement error\nshown inFigure 73does notinclude theerror ofthethermocouple itself northemeasurement error ofthecold-\njunction temperature. Those twoerror sources areingeneral larger than 0.2°Cand therefore, inmany cases,\ndominate theoverall system measurement accuracy.\nFigure 72.Voltage Measurement Error vsV(TC) Figure 73.Temperature Measurement Error vsT(TC)\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2\nRLEAD1RLEAD2\n3-Wire RTDRLEAD3RF4 RF3\n(IDAC1)\n(IDAC2)IIDAC1 + IIDAC2\nAINP\nAINN\nLow-Drift \nOscillatorReference\nMux\nPrecision \nTemperature \nSensorAVDD\nAVSSTI Device\nDGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCMUXSDASCL\nA1A0\nDRDYDigital Filter \nand \nI2C Interface\nRESET\n54ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9.2.2 3-Wire RTD Measurement (–200°Cto+850 °C)\nThe ADS122C04 integrates allnecessary features (such asdual-matched programmable current sources,\nbuffered reference inputs, and aPGA) toease theimplementation ofratiometric 2-,3-,and 4-wire RTD\nmeasurements. Figure 74shows atypical implementation ofaratiometric 3-wire RTD measurement using the\nexcitation current sources integrated inthedevice toexcite theRTD aswell astoimplement automatic RTD\nlead-resistance compensation.\nFigure 74.3-Wire RTD Measurement\n9.2.2.1 Design Requirements\n(1) Notaccounting fortheerror ofRTD; offset calibration isperformed with RRTD=100Ω;nogain\ncalibration.Table 26.Design Requirements\nDESIGN PARAMETER VALUE\nSupply voltage 3.3V\nUpdate rate 20readings persecond\nRTD type 3-wire Pt100\nMaximum RTD lead resistance 15Ω\nRTD excitation current 500µA\nTemperature measurement range –200°Cto+850 °C\nMeasurement accuracy atTA=25°C(1)±0.2°C\n9.2.2.2 Detailed Design Procedure\nThe circuit inFigure 74employs aratiometric measurement approach. Inother words, thesensor signal (that is,\nthevoltage across theRTD inthis case) and thereference voltage fortheADC arederived from thesame\nexcitation source. Therefore, errors resulting from temperature drift ornoise oftheexcitation source cancel out\nbecause these errors arecommon toboth thesensor signal andthereference.\n55ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedInorder toimplement aratiometric 3-wire RTD measurement using thedevice, IDAC1 isrouted toone ofthe\nleads oftheRTD and IDAC2 isrouted tothesecond RTD lead. Both currents have thesame value, which is\nprogrammable bytheIDAC[2:0] bitsintheconfiguration register. The design ofthedevice ensures that both\nIDAC values areclosely matched, even across temperature. The sum ofboth currents flows through aprecision,\nlow-drift reference resistor, RREF.The voltage, VREF,generated across thereference resistor (asshown in\nEquation 11)isused astheADC reference voltage. Equation 11reduces toEquation 12because IIDAC1 =IIDAC2 .\nVREF=(IIDAC1 +IIDAC2)·RREF (11)\nVREF=2·IIDAC1 ·RREF (12)\nTosimplify thefollowing discussion, theindividual lead resistance values oftheRTD (RLEADx )aresettozero. As\nEquation 13shows, only IDAC1 excites theRTD toproduce avoltage (VRTD)proportional tothetemperature-\ndependent RTD value andtheIDAC1 value.\nVRTD=RRTD (attemperature) ·IIDAC1 (13)\nThe device internally amplifies thevoltage across theRTD using thePGA and compares theresulting voltage\nagainst thereference voltage toproduce adigital output code proportional toEquation 14through Equation 16:\nCode∝VRTD·Gain /VREF (14)\nCode∝(RRTD (attemperature) ·IIDAC1 ·Gain) /(2·IIDAC1 ·RREF) (15)\nCode∝(RRTD (attemperature) ·Gain) /(2·RREF) (16)\nAsshown inEquation 16,theoutput code only depends onthevalue oftheRTD, thePGA gain, and the\nreference resistor (RREF),butnotontheIDAC1 value. The absolute accuracy and temperature drift ofthe\nexcitation current therefore does notmatter. However, because thevalue ofthereference resistor directly affects\nthemeasurement result, choosing areference resistor with avery lowtemperature coefficient isimportant tolimit\nerrors introduced bythetemperature driftofRREF.\nThe second IDAC2 isused tocompensate forerrors introduced bythevoltage drop across thelead resistance of\ntheRTD. Allthree leads ofa3-wire RTD typically have thesame length and, thus, thesame lead resistance.\nAlso, IDAC1 and IDAC2 have thesame value. Taking thelead resistance into account, use Equation 17to\ncalculate thedifferential voltage (VIN)across theADC inputs (AIN0 andAIN1):\nVIN=IIDAC1 ·(RRTD+RLEAD1 )–IIDAC2 ·RLEAD2 (17)\nEquation 17reduces toEquation 18when RLEAD1 =RLEAD2 andIIDAC1 =IIDAC2 :\nVIN=IIDAC1 ·RRTD (18)\nInother words, themeasurement error resulting from thevoltage drop across theRTD lead resistance is\ncompensated, aslong asthelead resistance values andtheIDAC values arewell matched.\nAfirst-order differential and common-mode RCfilter (RF1,RF2,CDIF1,CCM1,and CCM2)isplaced ontheADC\ninputs, aswell asonthereference inputs (RF3,RF4,CDIF2,CCM3,and CCM4).The same guidelines fordesigning\nthe input filter apply asdescribed intheK-Type Thermocouple Measurement section. Match the corner\nfrequencies oftheinput andreference filter forbest performance. Formore detailed information onmatching the\ninput and reference filter, see theRTD Ratiometric Measurements and Filtering Using theADS1148 and\nADS1248 application report.\nThe reference resistor RREFnotonly serves togenerate thereference voltage forthedevice, butalso sets the\nvoltages attheleads oftheRTD towithin thespecified absolute input voltage range ofthePGA.\nWhen designing thecircuit, care must also betaken tomeet thecompliance voltage requirement oftheIDACs.\nThe IDACs require that themaximum voltage drop developed across thecurrent path toAVSS beequal toor\nless than AVDD –0.9Vinorder tooperate accurately. This requirement means thatEquation 19must bemetat\nalltimes.\nAVSS +IIDAC1 ·(RLEAD1 +RRTD)+(IIDAC1 +IIDAC2)·(RLEAD3 +RREF)≤AVDD –0.9V (19)\nThe device also offers thepossibility toroute theIDACs tothesame inputs used formeasurement. Ifthefilter\nresistor values RF1andRF2inFigure 74aresmall enough andwell matched, then IDAC1 canberouted toAIN1\nandIDAC2 toAIN0. Inthismanner, even two3-wire RTDs sharing thesame reference resistor canbemeasured\nwith asingle device.\n56ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedAsstated inTable 26,thisdesign example discusses theimplementation ofa3-wire Pt100 measurement tobe\nused tomeasure temperatures ranging from –200°Cto+850 °C.The excitation current forthePt100 ischosen as\nIIDAC1 =500 µA,which means acombined current of1mAisflowing through thereference resistor, RREF.As\nmentioned previously, besides creating thereference voltage fortheADS122C04, thevoltage across RREFalso\nsets theabsolute input voltages fortheRTD measurement. Ingeneral, choose thelargest reference voltage\npossible thatmaintains thecompliance voltage oftheIDACs andmeets theabsolute input voltage requirement of\nthePGA. Setting thecommon-mode voltage atornear halftheanalog supply (inthiscase 3.3V/2=1.65 V)in\nmost cases satisfies theabsolute input voltage requirements ofthePGA. Equation 20isthen used tocalculate\nthevalue forRREF:\nRREF=VREF/(IIDAC1 +IIDAC2)=1.65 V/1mA=1.65 kΩ (20)\nThe stability ofRREFiscritical toachieve good measurement accuracy over temperature and time. Choosing a\nreference resistor with atemperature coefficient of±10ppm/ °Corbetter isadvisable. Ifa1.65-kΩvalue isnot\nreadily available, another value near 1.65 kΩ(such as1.62 kΩor1.69 kΩ)cancertainly beused aswell.\nAsalaststep, thePGA gain must beselected inorder tomatch themaximum input signal totheFSR ofthe\nADC. The resistance ofaPt100 increases with temperature. Therefore, themaximum voltage tobemeasured\n(VINMAX )occurs atthepositive temperature extreme. At850°C,aPt100 has anequivalent resistance of\napproximately 391ΩaspertheNIST tables. The voltage across thePt100 equates toEquation 21:\nVINMAX =VRTD (at850°C)=RRTD (at850°C)·IIDAC1 =391Ω·500µA=195.5 mV (21)\nThe maximum gain thatcanbeapplied when using a1.65-V reference isthen calculated as(1.65 V/195.5 mV)\n=8.4.The next smaller PGA gain setting available intheADS122C04 is8.Atagain of8,theADS122C04 offers\naFSR value asdescribed inEquation 22:\nFSR =±VREF/Gain =±1.65 V/8=±206.25 mV (22)\nThis range allows formargin with respect toinitial accuracy anddriftoftheIDACs andreference resistor.\nAfter selecting thevalues fortheIDACs, RREF,andPGA gain, make sure todouble check thatthesettings meet\ntheabsolute input voltage requirements ofthePGA and thecompliance voltage oftheIDACs. Todetermine the\ntrue absolute input voltages attheADC inputs (AIN0 and AIN1), thelead resistance must betaken intoaccount\naswell.\nThe smallest absolute input voltage occurs onAIN0 atthelowest measurement temperature (–200°C)with\nRLEADx =0Ω,andisequal toVREF=1.65 V.\nThe minimum absolute input voltage must notexceed thelimit setinEquation 7tomeet Equation 23:\nVAIN0 (MIN)≥AVSS +0.2V+|VINMAX |·(Gain –4)/8=0V+0.2V+97.75 mV=297.75 mV (23)\nThe restriction issatisfied with VAIN0=1.65 V.\nThe largest absolute input voltage (calculated using Equation 24andEquation 25)occurs onAIN1 atthehighest\nmeasurement temperature (850°C).\nVAIN1 (MAX) =VREF+(IIDAC1 +IIDAC2)·RLEAD3 +IIDAC1 ·(RLEAD1 +RRTD (at850°C)) (24)\nVAIN1 (MAX) =1.65 V+1mA·15Ω+500µA·(15Ω+391Ω)=1.868 V (25)\nVAIN1 (MAX) meets therequirement given byEquation 7andequates toEquation 26inthisdesign:\nVAINP (MAX)≤AVDD –0.2V–|VINMAX |·(Gain –4)/8=3.3V–0.2V–97.75 mV=3.002 V (26)\nThe restriction onthecompliance voltage (AVDD –0.9V=3.3V–0.9V=2.4V)ofIDAC1 ismetaswell.\nTable 27shows theregister settings forthisdesign.\nTable 27.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 36h AIN P=AIN1, AIN N=AIN0, gain =8,PGA enabled\n01h 0AhDR=20SPS, normal mode, continuous conversion mode, external\nreference\n02h 55hConversion data counter disabled, data integrity disabled, burnout\ncurrent sources disabled, IDAC =500µA\n03h 70h IDAC1 =AIN2, IDAC2 =AIN3\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2RF4 RF3\n(IDAC1)IIDAC1\nAINP\nAINN\nLow-Drift \nOscillatorReference\nMux\nPrecision \nTemperature \nSensorAVDD\nAVSSTI Device\nDGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCRLEAD2RLEAD3\n4-Wire RTDRLEAD4\nRLEAD1MUXSDASCL\nA1A0\nDRDYDigital Filter \nand \nI2C Interface\nRESET\nAIN0\nAIN1\nAIN2\nAIN33.3 V\n0.1 PF3.3 V\n0.1 PF\nCDIF1\nCCM1CCM2RF2\nRF1RREF\nCDIF2RF4 RF3\n(IDAC1)IIDAC1\nAINP\nAINN\nLow-Drift \nOscillatorReference \nMux\nPrecision \nTemperature \nSensorAVDD\nAVSSTI Device\nDGNDREFP REFN\n2.048-V \nReference10 \x1dA to\n1.5 mADVDD\nPGA24-Bit\nû\x08\x03ADCMUXRLEAD1RLEAD2\n2-Wire RTD\nSDASCL\nA1A0\nDRDYDigital Filter \nand \nI2C Interface\nRESET\n57ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9.2.2.2.1 Design Variations for2-Wire and4-Wire RTD Measurements\nImplementing a2-or4-wire RTD measurement isvery similar tothe3-wire RTD measurement illustrated in\nFigure 74,except thatonly oneIDAC isrequired.\nFigure 75shows atypical circuit implementation ofa2-wire RTD measurement. The main difference compared\ntoa3-wire RTD measurement iswith respect tothelead resistance compensation. The voltage drop across the\nlead resistors, RLEAD1 and RLEAD2 ,inthis configuration isdirectly part ofthemeasurement (asshown in\nEquation 27)because there isnomeans tocompensate thelead resistance byuseofthesecond current source.\nAny compensation must bedone bycalibration.\nVIN=IIDAC1 ·(RLEAD1 +RRTD+RLEAD2 ) (27)\nFigure 75.2-Wire RTD Measurement\nFigure 76shows atypical circuit implementation ofa4-wire RTD measurement. Similar tothe2-wire RTD\nmeasurement, only one IDAC isrequired forexciting and measuring a4-wire RTD inaratiometric manner. The\nmain benefit ofusing a4-wire RTD isthat theADC inputs areconnected totheRTD intheform ofaKelvin\nconnection. Apart from theinput leakage currents oftheADC, there isnocurrent flow through thelead resistors\nRLEAD2 and RLEAD3 and therefore novoltage drop iscreated across them. The voltage attheADC inputs\nconsequently equals thevoltage across theRTD andthelead resistance isofnoconcern.\nFigure 76.4-Wire RTD Measurement\nRTD Value ( :)Measurement Error ( :)\n050100150200250300350 400-0.1-0.0500.050.1\nD003\nTemperature (°C)Measurement Error (°C)\n-200 0200 400 600 800 1000-0.2-0.100.10.2\nD004\n58ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedAsshown inEquation 28,thetransfer function ofa2-and4-wire RTD measurement differs compared totheone\nofa3-wire RTD measurement byafactor of2because only oneIDAC isused andonly oneIDAC flows through\nthereference resistor, RREF.\nCode∝(RRTD (atTemperature) ·Gain) /RREF (28)\nInaddition, theinput common-mode voltage and reference voltage isreduced compared tothe3-wire RTD\nconfiguration. Therefore, some further modifications may berequired incase the3-wire RTD design isused to\nmeasure 2-and 4-wire RTDs aswell. Ifthedecreased absolute input voltages does notmeet theminimum\nabsolute voltage requirements ofthePGA anymore, either increase thevalue ofRREFbyswitching inalarger\nresistor or,alternatively, increase theexcitation current anddecrease thegain atthesame time.\n9.2.2.3 Application Curves\nFigure 77and Figure 78show themeasurement results. The measurements aretaken atTA=25°C.Asystem\noffset calibration isperformed using areference resistor of100Ω.Nogain calibration isimplemented. The data\ninFigure 77are taken using precision resistors instead ofa3-wire Pt100. The respective temperature\nmeasurement error inFigure 78iscalculated from thedata inFigure 77using theNIST tables.\nThe design meets the required temperature measurement accuracy given inTable 26.However, the\nmeasurement error shown inFigure 78does notinclude theerror oftheRTD itself.\nFigure 77.Resistance Measurement Error vsRRTD Figure 78.Temperature Measurement Error vsT(RTD)\nAIN0\nAIN1\nAIN2\nAIN35.0 V\nCDIF1\nCCM1CCM2RF2\nRF1AINP\nAINN\nLow-Drift \nOscillatorReference \nMux\nPrecision \nTemperature \nSensorAVDD\nAVSSTI Device\nDGNDREFP(1)REFN(1)\n2.048-V \nReference10 \x1dA to\n1.5 mA\nMUXDVDD\nPGA24-Bit\nû\x08\x03ADC5.0 V\n0.1 PF3.3 V\n0.1 PF\nSDASCL\nA1A0\nDRDYDigital Filter \nand \nI2C Interface\nRESET5.0 V\nCDIF2\n59ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated9.2.3 Resistive Bridge Measurement\nThe device offers several features toease theimplementation ofratiometric bridge measurements (such asa\nPGA with gains upto128, buffered, anddifferential reference inputs).\n(1) Connect reference inputs directly tothebridge excitation voltage through Kelvin connections.\nFigure 79.Resistive Bridge Measurement\n9.2.3.1 Design Requirements\nTable 28.Design Requirements\nDESIGN PARAMETER VALUE\nAnalog supply voltage 5.0V\nDigital supply voltage 3.3V\nLoad celltype 4-wire load cell\nLoad cellmaximum capacity 1kg\nLoad cellsensitivity 3mV/V\nExcitation voltage 5V\nRepeatability 50mg\n9.2.3.2 Detailed Design Procedure\nAsshown inFigure 79,thebridge excitation voltage issimultaneously used asthereference voltage fortheADC\ntoimplement aratiometric bridge measurement. With thisconfiguration, anydriftinexcitation voltage also shows\nuponthereference voltage, consequently canceling outdrifterror. Either thededicated reference inputs canbe\nused, ortheanalog supply canbeused asthereference ifthesupply isused toexcite thebridge.\nThe PGA offers gains upto128, which helps amplify thesmall differential bridge output signal tomake optimal\nuse oftheADC full-scale range. Using asymmetrical bridge with theexcitation voltage equal tothesupply\nvoltage ofthedevice ensures thattheoutput signal ofthebridge meets theabsolute input voltage requirement of\nthePGA.\nUsing a3-mV/V load cellwith a5-Vexcitation yields amaximum differential voltage attheADC inputs ofVINMAX\n=15mVatmaximum load. Equation 29then calculates themaximum gain thatcanbeused.\nGain≤VREF/VINMAX =5V/15mV=333.3 (29)\nAccordingly, gain =128isused inthisexample.\n60ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments IncorporatedAfirst-order differential and common-mode RCfilter (RF1,RF2,CDIF1,CCM1,and CCM2)isplaced ontheADC\ninputs. The reference hasanadditional capacitor CDIF2tolimit reference noise. Care must betaken tomaintain a\nlimited amount offiltering orthemeasurement isnolonger ratiometric.\nTofind therepeatability ofthereadings, perform thefollowing calculation. The load cellproduces anoutput\nvoltage of15mVatthemaximum load of1kg.Atagain =128 and DR=20SPS theADS122C04 offers a\nnoise-free resolution of0.46 µVPP.Equation 30then calculates therepeatability.\nRepeatability =(1kg/15mV) ·0.46 µV=31mg (30)\nTable 29shows theregister settings forthisdesign.\nTable 29.Register Settings\nREGISTER SETTING DESCRIPTION\n00h 4Eh AIN P=AIN1, AIN N=AIN2, gain =128, PGA enabled\n01h 0AhDR=20SPS, normal mode, continuous conversion mode, external\nreference\n02h 98hConversion data counter disabled, data integrity disabled, burnout\ncurrent sources disabled, IDACs off\n03h 00h NoIDACs used\n0.1 PF3.3 V16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceRESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1\n0.1 PF3.3 V\n0.1 PF2.5 V16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8DeviceRESET\nDGND\nAVSS\nAIN3\nAIN2\nREFN REFPAIN1AIN0AVDDDVDDDRDYSDASCL A0\nA1\n0.1 PF3.3 V\n0.1 PF-2.5 V\n61ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nThe device requires twopower supplies: analog (AVDD, AVSS) and digital (DVDD, DGND). The analog power\nsupply can bebipolar (forexample, AVDD =2.5V,AVSS =–2.5V)orunipolar (forexample, AVDD =3.3V,\nAVSS =0V)andisindependent ofthedigital power supply. The digital supply sets thedigital I/Olevels.\n10.1 Power-Supply Sequencing\nThe power supplies canbesequenced inanyorder, butinnocase must anyanalog ordigital inputs exceed the\nrespective analog ordigital power-supply voltage and current limits. Wait approximately 500 µsafter allpower\nsupplies arestabilized before communicating with thedevice toallow thepower-on reset process tocomplete.\n10.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. Asshown inFigure 80and\nFigure 81,AVDD, AVSS (when using abipolar supply), and DVDD must bedecoupled with atleast a0.1-µF\ncapacitor. Place thebypass capacitors asclose tothepower-supply pins ofthedevice aspossible using low-\nimpedance connections. TIrecommends using multi-layer ceramic chip capacitors (MLCCs) that offer low\nequivalent series resistance (ESR) and inductance (ESL) characteristics forpower-supply decoupling purposes.\nForvery sensitive systems, orforsystems inharsh noise environments, avoiding theuseofvias forconnecting\nthecapacitors tothedevice pins may offer superior noise immunity. The useofmultiple vias inparallel lowers\ntheoverall inductance and isbeneficial forconnections toground planes. Connect analog and digital grounds\ntogether asclose tothedevice aspossible.\nFigure 80.Unipolar Analog Power Supply Figure 81.Bipolar Analog Power Supply\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n62ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nEmploying best design practices isrecommended when laying outaprinted-circuit board (PCB) forboth analog\nand digital components. This recommendation generally means that thelayout separates analog components\n[such asADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital\ncomponents [such asmicrocontrollers, complex programmable logic devices (CPLDs), field-programmable gate\narrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching\nregulators]. Figure 82shows anexample ofgood component placement. Although Figure 82provides agood\nexample ofcomponent placement, the best placement foreach application isunique tothe geometries,\ncomponents, andPCB fabrication capabilities employed. That is,there isnosingle layout thatisperfect forevery\ndesign andcareful consideration must always beused when designing with anyanalog component.\nFigure 82.System Component Placement\nThe following basic recommendations forlayout oftheADS122C04 help achieve thebest possible performance\noftheADC. Agood design canberuined with abadcircuit layout.\n•Separate analog and digital signals. Tostart, partition theboard into analog and digital sections where the\nlayout permits. Routing digital lines away from analog lines prevents digital noise from coupling back into\nanalog signals.\n•The ground plane canbesplit intoananalog plane (AGND) and digital plane (DGND), butisnotnecessary.\nPlace digital signals over thedigital plane, and analog signals over theanalog plane. Asafinal step inthe\nlayout, thesplit between theanalog anddigital grounds must beconnected totogether attheADC.\n•Fillvoid areas onsignal layers with ground fill.\n•Provide good ground return paths. Signal return currents flow onthepath ofleast impedance. Iftheground\nplane iscutorhasother traces thatblock thecurrent from flowing right next tothesignal trace, another path\nmust befound toreturn tothesource andcomplete thecircuit. Ifforced intoalarger path, thechance thatthe\nsignal radiates increases. Sensitive signals aremore susceptible toEMI interference.\n•Use bypass capacitors onsupplies toreduce high-frequency noise. Donotplace vias between bypass\ncapacitors and theactive device. Placing thebypass capacitors onthesame layer asclose totheactive\ndevice yields thebest results.\n•Consider theresistance andinductance oftherouting. Often, traces fortheinputs have resistances thatreact\nwith theinput bias current andcause anadded error voltage. Reducing theloop area enclosed bythesource\nsignal and thereturn current reduces theinductance inthepath. Reducing theinductance reduces theEMI\npickup andreduces thehigh-frequency impedance attheinput ofthedevice.\n•Watch forparasitic thermocouples inthelayout. Dissimilar metals going from each analog input tothesensor\ncancreate aparasitic thermocouple that canadd anoffset tothemeasurement. Differential inputs must be\nmatched forboth theinputs going tothemeasurement source.\n•Analog inputs with differential connections must have acapacitor placed differentially across theinputs. Best\ninput combinations fordifferential measurements use adjacent analog input lines (such asAIN0, AIN1 and\nAIN2, AIN3). The differential capacitors must beofhigh quality. The best ceramic chip capacitors areC0G\n(NPO) thathave stable properties andlownoise characteristics.\n  9: REFP\n  1: A0  8: REFN\n  7: AIN2\n  6: AIN3\n  5: AVSS\n  4: DGND\n  3: RESET\n  2: A1 11: AIN0 10: AIN1\n 12: AVDD\n 13: DVDD\n 14: DRDY\n 15: SDA\n 16: SCL\nREFNREFPSDA DRDYAIN1\nAIN0\nAVDD\nDVDDAIN2\nAIN3SCL\nA0 A1Vias connect to either the bottom layer or\nan internal plane. The bottom layer or\ninternal plane are dedicated GND planes\n(GND = DGND = AVSS).\nRESET\n63ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated11.2 Layout Example\nFigure 83.Layout Example\n64ADS122C04\nSBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018 www.ti.com\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet\n•Texas Instruments, LM94022/-Q1 1.5-V, SC70, Multi-Gain Analog Temperature Sensor With Class-AB Output\ndata sheet\n•Texas Instruments, RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248\napplication report\n•Texas Instruments, Low-Cost, Single-Chip Differential Temperature Measurement Solution Using Precision\nDelta-Sigma ADCs tech note\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nNXP Semiconductors isatrademark ofNXP Semiconductors.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n65ADS122C04\nwww.ti.com SBAS751B –OCTOBER 2017 –REVISED OCTOBER 2018\nProduct Folder Links: ADS122C04Submit Documentation Feedback Copyright ©2017 –2018, Texas Instruments Incorporated13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS122C04IPW ACTIVE TSSOP PW1690RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS122C\nADS122C04IPWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 ADS122C\nADS122C04IRTER ACTIVE WQFN RTE 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 122C\nADS122C04IRTET ACTIVE WQFN RTE 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 (122C, 122C4)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS122C04IPWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nADS122C04IRTER WQFN RTE163000 330.0 12.4 3.33.31.08.012.0 Q2\nADS122C04IRTET WQFN RTE16250 180.0 12.4 3.33.31.08.012.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 16-Feb-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS122C04IPWR TSSOP PW 162000 367.0 367.0 35.0\nADS122C04IRTER WQFN RTE 163000 367.0 367.0 38.0\nADS122C04IRTET WQFN RTE 16250 213.0 191.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 16-Feb-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nADS122C04IPW PW TSSOP 16 90 530 10.2 3600 3.5PACKAGE MATERIALS INFORMATION\nwww.ti.com 16-Feb-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTE 16\nPLASTIC QUAD FLATPACK - NO LEAD 3 x 3, 0.5 mm pitch\n4225944/A\nwww.ti.comPACKAGE OUTLINE\nC3.15\n2.85\n3.152.85\n0.80.7\n0.050.00\n2X 1.5\n12X 0.52X 1.5\n16X 0.50.316X 0.300.180.8 0.1(0.2) TYPWQFN - 0.8 mm max height RTE0016D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219118/A   11/20180.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM\nEXPOSED\nTHERMAL PAD\nSYMM\n145 8\n9\n12\n13 1617SCALE  4.000\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n12X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND16X (0.6)\n16X (0.24)\n(2.8)(2.8)(0.8)\n(0.2) TYP\nVIAWQFN - 0.8 mm max height RTE0016D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219118/A   11/2018SEE SOLDER MASK\nDETAIL\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20X1\n4\n5 891213 16\n17\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(0.76)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219118/A   11/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 17\n90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS122C04IPWR

**Manufacturer:** Texas Instruments  
**Product Code:** ADS122C04IPWR  
**Description:** The ADS122C04 is a precision, 24-bit, delta-sigma analog-to-digital converter (ADC) designed for measuring small sensor signals. It features integrated components to reduce system cost and complexity, including a programmable gain amplifier (PGA), internal voltage reference, and a temperature sensor.

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (AVDD): 2.3V to 5.5V
  - Digital Supply Voltage (DVDD): 2.3V to 5.5V
  - Reference Voltage: 2.048V (internal)
  
- **Current Ratings:**
  - Maximum Excitation Current: 1.5 mA (programmable from 10 µA to 1.5 mA)
  
- **Power Consumption:**
  - Typical Current Consumption: 315 µA (at 3.3V)
  
- **Operating Temperature Range:**
  - -40°C to +125°C
  
- **Package Type:**
  - TSSOP (16 pins) or WQFN (16 pins)
  
- **Special Features:**
  - 24-bit resolution with up to 20 bits effective resolution
  - Programmable gain from 1 to 128
  - Data rates up to 2 kSPS
  - Integrated temperature sensor with 0.5°C accuracy
  - I2C-compatible interface with multiple address options
  - Internal low-drift oscillator and 2.048V reference
  - Supports simultaneous 50Hz and 60Hz rejection
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Typical Applications:
- **Field Transmitters:** Used for temperature, pressure, strain, and flow measurements.
- **PLC and DCS Analog Input Modules:** Ideal for industrial automation and control systems.
- **Temperature Controllers:** Suitable for applications requiring precise temperature monitoring and control.
- **Heat Meters:** Used in energy measurement systems.
- **Patient Monitoring Systems:** For monitoring body temperature and blood pressure.

### Component Functionality:
The ADS122C04 is designed to convert analog signals from various sensors into digital data for processing. It is particularly effective in applications where high precision is required, such as in temperature measurement using thermocouples or RTDs. The integrated PGA allows for amplification of small signals, while the internal reference and temperature sensor simplify the design and reduce the need for external components.

### Summary:
The ADS122C04IPWR is a versatile and highly integrated ADC suitable for a wide range of applications in industrial and medical fields. Its combination of high resolution, low power consumption, and integrated features makes it an excellent choice for precision measurement tasks.