mpidr	,	V_156
parent	,	V_165
irq_set_chained_handler	,	F_41
virq	,	V_144
DIV_ROUND_UP	,	F_54
shift	,	V_35
irq_controller_lock	,	V_15
gic_handle_irq	,	F_24
writel_relaxed	,	F_12
gic_routable_irq_domain_ops	,	V_129
raw_cpu_ptr	,	F_57
cpu_online_mask	,	V_38
irq_desc	,	V_56
unlikely	,	F_34
gic_dist_init	,	F_46
gic_cpu_if_up	,	F_44
gic_configure_irq	,	F_17
gic_cpu_map	,	V_41
saved_spi_target	,	V_81
node	,	V_116
gic_routable_irq_domain_xlate	,	F_89
CONFIG_SMP	,	F_27
gic_cpu_base	,	F_8
domain	,	V_54
IRQF_NOAUTOEN	,	V_126
of_node	,	V_136
args_count	,	V_150
irq_mask	,	V_18
cpu_id	,	V_104
__exception_irq_entry	,	T_3
nr_irqs	,	V_145
gic_cpu_if_down	,	F_52
gic_retrigger	,	F_18
device_node	,	V_115
GIC_DIST_ENABLE_SET	,	V_20
of_property_read_u32	,	F_100
__alloc_percpu	,	F_62
irq_hw_number_t	,	T_6
gic_dist_save	,	F_53
irq_data_get_irq_chip_data	,	F_7
BUG	,	F_39
irq_base	,	V_154
arg	,	V_146
of_phandle_args	,	V_148
IRQF_VALID	,	V_125
cpumask	,	V_29
chip	,	V_60
cur_target_mask	,	V_109
controller	,	V_131
u8	,	T_5
free_percpu	,	F_93
per_cpu_ptr	,	F_97
d	,	V_11
pr_info	,	F_77
irq	,	V_55
i	,	V_67
regs	,	V_48
j	,	V_111
gic_chip	,	V_122
new_cpu_id	,	V_106
gic_set_wake	,	F_23
GICC_ENABLE	,	V_71
gic_send_sgi	,	F_69
gic_irq_domain_xlate	,	F_83
alloc_percpu	,	F_91
hcpu	,	V_141
gic_data_dist_base	,	F_4
GICD_INT_DEF_PRI_X4	,	V_83
v	,	V_91
of_iomap	,	F_109
percpu_base	,	V_3
smp_processor_id	,	F_49
cpu_pm_register_notifier	,	F_63
gic_init_bases	,	F_90
gic_unmask_irq	,	F_14
CONFIG_ARM_GIC_V2M	,	V_168
gic_cnt	,	V_167
__iomem	,	T_1
unmap	,	V_130
gic_get_sgir_physaddr	,	F_74
ror32	,	F_73
register_cpu_notifier	,	F_106
reg	,	V_32
CPU_CLUSTER_PM_ENTER	,	V_95
gic_get_percpu_base	,	F_1
intspec	,	V_132
GICD_DISABLE	,	V_73
irq_domain_ops	,	V_160
saved_ppi_enable	,	V_86
CPU_PM_ENTER_FAILED	,	V_93
CONFIG_GIC_NON_BANKED	,	F_60
ret	,	V_44
CPU_PM_EXIT	,	V_94
res	,	V_118
ishst	,	V_102
CPU_PM_ENTER	,	V_92
irq_domain_add_linear	,	F_101
gic_irqs	,	V_72
gic_raise_softirq	,	F_64
WARN	,	F_99
GIC_DIST_PRI	,	V_84
readl_relaxed	,	F_22
ops	,	V_161
__ffs	,	F_71
out_type	,	V_135
gic_get_cpu_id	,	F_70
generic_handle_irq	,	F_36
raw_spin_lock	,	F_11
gic_nr	,	V_65
"GIC physical location is %#lx\n"	,	L_2
irq_set_wake	,	V_46
gicirq	,	V_23
desc	,	V_57
cpu_mask	,	V_76
irq_get_chip	,	F_31
chained_irq_exit	,	F_37
gic_pm_init	,	F_61
BUG_ON	,	F_50
GICC_DIS_BYPASS_MASK	,	V_70
GIC_DIST_SOFTINT	,	V_103
intsize	,	V_133
percpu_offset	,	V_152
gic_base	,	V_1
"cpu-offset"	,	L_8
for_each_cpu	,	F_66
cpu_base	,	V_9
host_data	,	V_123
mask	,	V_14
handle_percpu_devid_irq	,	V_124
start	,	V_119
irq_unmask	,	V_19
cascade_irq	,	V_61
set_irq_flags	,	F_81
MPIDR_AFFINITY_LEVEL	,	F_96
ptr	,	V_85
bypass	,	V_68
gic_set_base_accessor	,	F_98
gic_notifier_block	,	V_99
gic_notifier	,	F_59
CPU_STARTING	,	V_142
dmb	,	F_67
base	,	V_2
gic_routable_irq_domain_unmap	,	F_88
saved_spi_enable	,	V_82
gic_data	,	V_12
hwirq	,	V_13
GIC_DIST_CONFIG	,	V_80
irq_set_type	,	V_27
bit	,	V_37
hw	,	V_121
handle_IPI	,	F_28
raw_spin_unlock_irqrestore	,	F_68
"unable to map gic dist registers\n"	,	L_6
dist_base	,	V_8
action	,	V_140
irq_domain	,	V_120
CPU_CLUSTER_PM_EXIT	,	V_97
gic_irq_domain_alloc	,	F_86
gic_get_cpumask	,	F_42
val	,	V_36
GIC_CPU_INTACK	,	V_52
likely	,	F_25
mask_val	,	V_30
cpumask_first	,	F_21
gic_mask_irq	,	F_10
cpu_bit	,	V_105
GIC_DIST_SGI_PENDING_SET	,	V_112
raw_cpu_read	,	F_2
IRQ_TYPE_LEVEL_HIGH	,	V_25
gic_get_common_base	,	F_3
GIC_DIST_TARGET	,	V_33
GIC_DIST_CTR	,	V_159
gicv2m_of_init	,	F_112
force	,	V_31
NR_GIC_CPU_IF	,	V_39
cmd	,	V_90
chained_irq_enter	,	F_32
irq_data	,	V_10
irq_retrigger	,	V_28
out_hwirq	,	V_134
status	,	V_62
ENODEV	,	V_166
for_each_possible_cpu	,	F_94
of_address_to_resource	,	F_76
cur_cpu_id	,	V_107
gic_handle_cascade_irq	,	F_29
flags	,	V_100
IRQ_TYPE_NONE	,	V_147
IRQ_SET_MASK_OK	,	V_42
irq_domain_add_legacy	,	F_104
irq_get_handler_data	,	F_30
out	,	V_64
gic_irq_domain_unmap	,	F_82
gic_secondary_init	,	F_85
gic_cpu_notifier	,	V_164
core_id	,	V_157
gic_cascade_irq	,	F_38
IS_ERR_VALUE	,	F_84
irq_start	,	V_151
gic_routable_irq_domain_map	,	F_87
chip_data	,	V_58
handle_bad_irq	,	F_35
pr_crit	,	F_43
map	,	V_101
irq_set_percpu_devid	,	F_79
"unable to map gic cpu registers\n"	,	L_7
irq_alloc_descs	,	F_102
CPU_STARTING_FROZEN	,	V_143
IRQ_TYPE_EDGE_RISING	,	V_26
"GIC_NON_BANKED not enabled, ignoring %08x offset!"	,	L_3
EINVAL	,	V_24
numa_node_id	,	F_103
GIC_DIST_ENABLE_CLEAR	,	V_16
gic_data_cpu_base	,	F_5
__init	,	T_4
self	,	V_89
nr_cpu_ids	,	V_40
notifier_block	,	V_88
gic_irq_domain_map	,	F_78
GIC_CPU_EOI	,	V_22
saved_spi_conf	,	V_79
gic_irq_domain_ops	,	V_163
gic_of_init	,	F_108
data	,	V_6
gic_irq	,	F_9
IS_ENABLED	,	F_111
gic_cpu_save	,	F_56
GICC_INT_SPURIOUS	,	V_63
gic_cpu_config	,	F_51
gic_dist_restore	,	F_55
gic_chip_data	,	V_5
GIC_DIST_CTRL	,	V_74
hwirq_base	,	V_153
u32	,	T_2
cpu_logical_map	,	F_95
common_base	,	V_4
nr_routable_irqs	,	V_155
"Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n"	,	L_5
offset	,	V_158
GICC_INT_PRI_THRESHOLD	,	V_77
CPU_CLUSTER_PM_ENTER_FAILED	,	V_96
resource	,	V_117
irq_domain_set_info	,	F_80
pt_regs	,	V_47
cpumask_any_and	,	F_20
cpu	,	V_34
handle_domain_irq	,	F_26
handle_fasteoi_irq	,	V_127
set_smp_cross_call	,	F_105
nfb	,	V_139
gic_dist_physaddr	,	V_114
gic_migrate_target	,	F_72
GICC_IAR_INT_ID_MASK	,	V_53
IRQF_PROBE	,	V_128
raw_spin_lock_irqsave	,	F_65
IRQ_TYPE_SENSE_MASK	,	V_138
"arm,routable-irqs"	,	L_4
irq_of_parse_and_map	,	F_110
gic_init_physaddr	,	F_75
saved_ppi_conf	,	V_87
gic_dist_config	,	F_47
gic	,	V_51
GIC_CPU_CTRL	,	V_69
gic_irq_domain_hierarchy_ops	,	V_162
np	,	V_149
ENXIO	,	V_45
gic_set_type	,	F_16
GICD_ENABLE	,	V_75
raw_spin_unlock	,	F_13
irqnr	,	V_50
gic_cpu_restore	,	F_58
get_base	,	V_7
xlate	,	V_137
ror_val	,	V_108
irq_find_mapping	,	F_33
active_mask	,	V_110
irqstat	,	V_49
gic_arch_extn	,	V_17
irq_chip	,	V_59
on	,	V_43
set_handle_irq	,	F_107
readl	,	F_45
MAX_GIC_NR	,	V_66
gic_dist_base	,	F_6
WARN_ON	,	F_92
NOTIFY_OK	,	V_98
gic_cpu_init	,	F_48
GIC_CPU_PRIMASK	,	V_78
irq_eoi	,	V_21
"GIC CPU mask not found - kernel will fail to boot.\n"	,	L_1
gic_eoi_irq	,	F_15
GIC_DIST_SGI_PENDING_CLEAR	,	V_113
irq_set_handler_data	,	F_40
gic_set_affinity	,	F_19
