Total verification running time: 00:00:54
Result: Proved
Path: CoDel/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((old(r_state_dropping[a]) == 1)) ==> (([](AP(((meta.codel.time_now >= meta.codel.drop_next) ==> drop)))) || (AP(((meta.codel.time_now >= meta.codel.drop_next) ==> drop)) U AP((standard_metadata.deq_timedelta < 5000)))))))

P4LTL parsing result: ([](AP((((standard_metadata.ingress_port == 1) && (meta.codel.queue_id == a)) && (meta.codel.drop_next >= meta.codel.drop_time)))))

//#LTLProperty:
 ([]((AP((_p4ltl_2 == true)) ==> (([](AP(((_p4ltl_1 == true) ==> drop)))) || (AP(((_p4ltl_1 == true) ==> drop)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((((_p4ltl_5 == true) && (_p4ltl_4 == true)) && (_p4ltl_3 == true)))))
backend cpu time 0.004237 s
program cpu time 0.454251 s

[Boogie Line Num]
662 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-07 22:01:57,354 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-07 22:01:57,356 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-07 22:01:57,380 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-07 22:01:57,381 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-07 22:01:57,382 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-07 22:01:57,383 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-07 22:01:57,384 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-07 22:01:57,388 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-07 22:01:57,389 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-07 22:01:57,390 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-07 22:01:57,391 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-02-07 22:01:57,391 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-07 22:01:57,392 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-07 22:01:57,393 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-07 22:01:57,403 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-07 22:01:57,404 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-07 22:01:57,405 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-07 22:01:57,406 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-07 22:01:57,407 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-07 22:01:57,408 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-07 22:01:57,409 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-07 22:01:57,410 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-07 22:01:57,411 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-07 22:01:57,412 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-07 22:01:57,413 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-07 22:01:57,413 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-07 22:01:57,413 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-07 22:01:57,414 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-07 22:01:57,415 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-07 22:01:57,415 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-07 22:01:57,417 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-07 22:01:57,418 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-07 22:01:57,419 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-07 22:01:57,419 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-07 22:01:57,419 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-07 22:01:57,420 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-07 22:01:57,420 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-07 22:01:57,420 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-07 22:01:57,420 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-07 22:01:57,421 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-07 22:01:57,422 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-07 22:01:57,422 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-07 22:01:57,424 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-07 22:01:57,432 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-07 22:01:57,432 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-07 22:01:57,433 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-07 22:01:57,433 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-07 22:01:57,433 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-07 22:01:57,433 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-07 22:01:57,433 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-07 22:01:57,433 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-07 22:01:57,433 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-07 22:01:57,434 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-07 22:01:57,434 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-07 22:01:57,434 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-07 22:01:57,434 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-07 22:01:57,435 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-07 22:01:57,435 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-07 22:01:57,435 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-07 22:01:57,435 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-07 22:01:57,435 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-07 22:01:57,435 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-07 22:01:57,614 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-07 22:01:57,629 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-07 22:01:57,630 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-07 22:01:57,631 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-07 22:01:57,633 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-07 22:01:57,633 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-07 22:01:57,633 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-07 22:01:57,662 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-07 22:01:57,663 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-07 22:01:57,664 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-07 22:01:57,664 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-07 22:01:57,664 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-07 22:01:57,675 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,676 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,684 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,684 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,696 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,704 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,709 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,711 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-07 22:01:57,712 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-07 22:01:57,712 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-07 22:01:57,715 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-07 22:01:57,718 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/1) ...
[2023-02-07 22:01:57,723 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((_p4ltl_2 == true)) ==> (([](AP(((_p4ltl_1 == true) ==> drop)))) || (AP(((_p4ltl_1 == true) ==> drop)) U AP((_p4ltl_0 == true)))))))
[2023-02-07 22:01:57,724 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((_p4ltl_2 == true)) ==> (([](AP(((_p4ltl_1 == true) ==> drop)))) || (AP(((_p4ltl_1 == true) ==> drop)) U AP((_p4ltl_0 == true)))))))
[2023-02-07 22:01:57,724 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((_p4ltl_2 == true)) ==> (([](AP(((_p4ltl_1 == true) ==> drop)))) || (AP(((_p4ltl_1 == true) ==> drop)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: ==>
Token: drop
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: ==>
Token: drop
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-07 22:01:57,732 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((_p4ltl_2 == true)) ==> (([](AP(((_p4ltl_1 == true) ==> drop)))) || (AP(((_p4ltl_1 == true) ==> drop)) U AP((_p4ltl_0 == true)))))))
[2023-02-07 22:01:57,733 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(_p4ltl_2==true) ==> ( ( [](AP(( _p4ltl_1==true ==> drop ))) ) || ( AP(( _p4ltl_1==true ==> drop )) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-07 22:01:57,736 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((((_p4ltl_5 == true) && (_p4ltl_4 == true)) && (_p4ltl_3 == true)))))
[2023-02-07 22:01:57,736 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((((_p4ltl_5 == true) && (_p4ltl_4 == true)) && (_p4ltl_3 == true)))))
[2023-02-07 22:01:57,736 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((((_p4ltl_5 == true) && (_p4ltl_4 == true)) && (_p4ltl_3 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-07 22:01:57,736 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((((_p4ltl_5 == true) && (_p4ltl_4 == true)) && (_p4ltl_3 == true)))))
[2023-02-07 22:01:57,736 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( _p4ltl_5==true && _p4ltl_4==true ) && _p4ltl_3==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-07 22:01:57,738 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-07 22:01:57,738 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-07 22:01:57,741 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 07.02 10:01:57 PropertyContainer
[2023-02-07 22:01:57,742 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-07 22:01:57,742 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-07 22:01:57,742 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-07 22:01:57,742 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-07 22:01:57,743 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/2) ...
[2023-02-07 22:01:57,748 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:01:57,805 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-07 22:01:57,806 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-07 22:01:57,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-07 22:01:57,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_1 given in one single declaration
[2023-02-07 22:01:57,806 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_1
[2023-02-07 22:01:57,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_1
[2023-02-07 22:01:57,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-07 22:01:57,806 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-07 22:01:57,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-07 22:01:57,806 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-02-07 22:01:57,806 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-02-07 22:01:57,806 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-02-07 22:01:57,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-07 22:01:57,807 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-07 22:01:57,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-07 22:01:57,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure c_codel_0_a_codel_control_law_0 given in one single declaration
[2023-02-07 22:01:57,807 INFO  L130     BoogieDeclarations]: Found specification of procedure c_codel_0_a_codel_control_law_0
[2023-02-07 22:01:57,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure c_codel_0_a_codel_control_law_0
[2023-02-07 22:01:57,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure c_codel_0_a_codel_init_0 given in one single declaration
[2023-02-07 22:01:57,807 INFO  L130     BoogieDeclarations]: Found specification of procedure c_codel_0_a_codel_init_0
[2023-02-07 22:01:57,807 INFO  L138     BoogieDeclarations]: Found implementation of procedure c_codel_0_a_codel_init_0
[2023-02-07 22:01:57,807 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure c_codel_0_a_go_to_drop_state_0 given in one single declaration
[2023-02-07 22:01:57,808 INFO  L130     BoogieDeclarations]: Found specification of procedure c_codel_0_a_go_to_drop_state_0
[2023-02-07 22:01:57,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure c_codel_0_a_go_to_drop_state_0
[2023-02-07 22:01:57,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure c_codel_0_t_codel_control_law.apply given in one single declaration
[2023-02-07 22:01:57,808 INFO  L130     BoogieDeclarations]: Found specification of procedure c_codel_0_t_codel_control_law.apply
[2023-02-07 22:01:57,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure c_codel_0_t_codel_control_law.apply
[2023-02-07 22:01:57,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-07 22:01:57,808 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-07 22:01:57,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-07 22:01:57,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-07 22:01:57,808 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-07 22:01:57,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-07 22:01:57,808 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forward given in one single declaration
[2023-02-07 22:01:57,808 INFO  L130     BoogieDeclarations]: Found specification of procedure forward
[2023-02-07 22:01:57,808 INFO  L138     BoogieDeclarations]: Found implementation of procedure forward
[2023-02-07 22:01:57,809 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forwarding_0.apply given in one single declaration
[2023-02-07 22:01:57,809 INFO  L130     BoogieDeclarations]: Found specification of procedure forwarding_0.apply
[2023-02-07 22:01:57,809 INFO  L138     BoogieDeclarations]: Found implementation of procedure forwarding_0.apply
[2023-02-07 22:01:57,809 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-07 22:01:57,809 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-07 22:01:57,809 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-07 22:01:57,809 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-07 22:01:57,809 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-07 22:01:57,809 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-07 22:01:57,809 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-07 22:01:57,809 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-07 22:01:57,809 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-07 22:01:57,809 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-07 22:01:57,809 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-07 22:01:57,810 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-07 22:01:57,810 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-07 22:01:57,810 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_ipv4 given in one single declaration
[2023-02-07 22:01:57,810 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_ipv4
[2023-02-07 22:01:57,810 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_ipv4
[2023-02-07 22:01:57,810 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_payload given in one single declaration
[2023-02-07 22:01:57,810 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_payload
[2023-02-07 22:01:57,810 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_payload
[2023-02-07 22:01:57,810 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_tcp given in one single declaration
[2023-02-07 22:01:57,810 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_tcp
[2023-02-07 22:01:57,810 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_tcp
[2023-02-07 22:01:57,810 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_udp given in one single declaration
[2023-02-07 22:01:57,810 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_udp
[2023-02-07 22:01:57,811 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_udp
[2023-02-07 22:01:57,811 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure r_drop_count.write given in one single declaration
[2023-02-07 22:01:57,811 INFO  L130     BoogieDeclarations]: Found specification of procedure r_drop_count.write
[2023-02-07 22:01:57,811 INFO  L138     BoogieDeclarations]: Found implementation of procedure r_drop_count.write
[2023-02-07 22:01:57,811 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure r_drop_time.write given in one single declaration
[2023-02-07 22:01:57,811 INFO  L130     BoogieDeclarations]: Found specification of procedure r_drop_time.write
[2023-02-07 22:01:57,811 INFO  L138     BoogieDeclarations]: Found implementation of procedure r_drop_time.write
[2023-02-07 22:01:57,811 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure r_last_drop_count.write given in one single declaration
[2023-02-07 22:01:57,811 INFO  L130     BoogieDeclarations]: Found specification of procedure r_last_drop_count.write
[2023-02-07 22:01:57,811 INFO  L138     BoogieDeclarations]: Found implementation of procedure r_last_drop_count.write
[2023-02-07 22:01:57,811 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure r_next_drop.write given in one single declaration
[2023-02-07 22:01:57,811 INFO  L130     BoogieDeclarations]: Found specification of procedure r_next_drop.write
[2023-02-07 22:01:57,812 INFO  L138     BoogieDeclarations]: Found implementation of procedure r_next_drop.write
[2023-02-07 22:01:57,812 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure r_state_dropping.write given in one single declaration
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure r_state_dropping.write
[2023-02-07 22:01:57,812 INFO  L138     BoogieDeclarations]: Found implementation of procedure r_state_dropping.write
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-07 22:01:57,812 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-07 22:01:57,812 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-07 22:01:57,812 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-07 22:01:57,812 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-07 22:01:57,812 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-07 22:01:57,849 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-07 22:01:57,851 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-07 22:01:58,044 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-07 22:01:58,058 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-07 22:01:58,059 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-07 22:01:58,061 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.02 10:01:58 BoogieIcfgContainer
[2023-02-07 22:01:58,061 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 07.02 10:01:57" (2/2) ...
[2023-02-07 22:01:58,061 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-07 22:01:58,062 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@5631dd0e and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,062 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-07 22:01:58,063 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-07 22:01:58,063 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-07 22:01:58,063 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-07 22:01:58,064 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 07.02 10:01:57" (2/3) ...
[2023-02-07 22:01:58,065 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( ( _p4ltl_5==true && _p4ltl_4==true ) && _p4ltl_3==true ))) )) || ( ( [](( AP(_p4ltl_2==true) ==> ( ( [](AP(( _p4ltl_1==true ==> drop ))) ) || ( AP(( _p4ltl_1==true ==> drop )) U AP(_p4ltl_0==true) ) ) )) ))
[2023-02-07 22:01:58,073 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-07 22:01:58,095 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-07 22:01:58,110 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-07 22:01:58,180 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( [](((_p4ltl_5 == true && _p4ltl_4 == true) && _p4ltl_3 == true)) )) || ( ( [](( (_p4ltl_2 == true) ==> ( ( []((_p4ltl_1 == true ==> drop)) ) || ( (_p4ltl_1 == true ==> drop) U (_p4ltl_0 == true) ) ) )) ))
[2023-02-07 22:01:58,186 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 07.02 10:01:58 NWAContainer
[2023-02-07 22:01:58,186 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-07 22:01:58,190 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-02-07 22:01:58,191 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-02-07 22:01:58,193 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-02-07 22:01:58,193 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.02 10:01:58" (3/4) ...
[2023-02-07 22:01:58,195 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@6e2963e5 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,195 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 07.02 10:01:58" (4/4) ...
[2023-02-07 22:01:58,202 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 6 edges
[2023-02-07 22:01:58,206 INFO  L110   BuchiProductObserver]: Initial RCFG 282 locations, 342 edges
[2023-02-07 22:01:58,207 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-07 22:01:58,210 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-07 22:01:58,210 INFO  L189       ProductGenerator]: +++++ Call method name: r_next_drop.write
[2023-02-07 22:01:58,210 INFO  L189       ProductGenerator]: +++++ Call method name: forwarding_0.apply
[2023-02-07 22:01:58,210 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-07 22:01:58,210 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_1
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-07 22:01:58,211 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L564-1
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: c_codel_0_a_codel_init_0
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: r_last_drop_count.write
[2023-02-07 22:01:58,211 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: c_codel_0_a_go_to_drop_state_0
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: parse_tcp
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: parse_payload
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: r_drop_count.write
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: r_drop_count.write
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: r_drop_count.write
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: forward
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-07 22:01:58,212 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: r_drop_time.write
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: r_drop_time.write
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: r_state_dropping.write
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: r_state_dropping.write
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: parse_ipv4
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: parse_udp
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: c_codel_0_a_codel_control_law_0
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: c_codel_0_t_codel_control_law.apply
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: c_codel_0_t_codel_control_law.apply
[2023-02-07 22:01:58,213 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-07 22:01:58,220 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-07 22:01:58,220 INFO  L277       ProductGenerator]: ==== location: L324
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L517
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L528
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L357-1
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: ingressFINAL
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L308-1
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L414
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L591
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L371
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: c_codel_0_a_codel_init_0FINAL
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: c_codel_0_a_codel_init_0ENTRY
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L458
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L492
[2023-02-07 22:01:58,221 INFO  L277       ProductGenerator]: ==== location: L402
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L547
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L501
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L468
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L417
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L325
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L599
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L511
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L550
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L499
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L544
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: parse_payloadENTRY
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L423
[2023-02-07 22:01:58,222 INFO  L277       ProductGenerator]: ==== location: L506
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L497
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L411
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L418
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L502
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: r_state_dropping.writeENTRY
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L556
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L419
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L489
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L580
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L507
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L327-1
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L576
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: L430
[2023-02-07 22:01:58,223 INFO  L277       ProductGenerator]: ==== location: mainProcedureENTRY
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: r_last_drop_count.writeEXIT
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: c_codel_0_a_go_to_drop_state_0FINAL
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L410
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L401
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: parse_udpENTRY
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L609
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L421
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L343
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L504
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L367
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L444
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L465
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L520
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L342
[2023-02-07 22:01:58,224 INFO  L277       ProductGenerator]: ==== location: L518
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: r_drop_time.writeENTRY
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L484
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L436
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L354-1
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L509
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L530
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L390
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L578
[2023-02-07 22:01:58,225 INFO  L277       ProductGenerator]: ==== location: L525
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L510
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: forwardEXIT
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L493
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L522
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L326-1
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L265
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L364-1
[2023-02-07 22:01:58,226 INFO  L277       ProductGenerator]: ==== location: L577
[2023-02-07 22:01:58,227 INFO  L277       ProductGenerator]: ==== location: L280
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L472
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L326
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L466
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L365-1
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L479
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: r_drop_count.writeFINAL
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L564-1
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: r_state_dropping.writeEXIT
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L416
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L475
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L655
[2023-02-07 22:01:58,228 INFO  L277       ProductGenerator]: ==== location: L440
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L488
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L487
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L477
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: c_codel_0_a_codel_init_0EXIT
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: parse_ipv4ENTRY
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L521
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: c_codel_0_a_codel_control_law_0FINAL
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L282
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L308
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: L514
[2023-02-07 22:01:58,229 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-07 22:01:58,230 INFO  L310       ProductGenerator]: ####final State Node: L564-1
[2023-02-07 22:01:58,230 INFO  L310       ProductGenerator]: ####final State Node: L564
[2023-02-07 22:01:58,231 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L564-1_accept_S3
[2023-02-07 22:01:58,232 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L564_accept_S3
[2023-02-07 22:01:58,233 INFO  L479       ProductGenerator]: L324_accept_S3 --> L324_accept_S3
[2023-02-07 22:01:58,233 INFO  L479       ProductGenerator]: L324_T0_S2 --> L324_T0_S2
[2023-02-07 22:01:58,233 INFO  L479       ProductGenerator]: L324_T1_init --> L324_T1_init
[2023-02-07 22:01:58,233 INFO  L479       ProductGenerator]: L324_accept_S3 --> L324_accept_S3
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L324_T0_S2 --> L324_T0_S2
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L324_T1_init --> L324_T1_init
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L517_accept_S3 --> L517_accept_S3
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L517_T0_S2 --> L517_T0_S2
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L517_T1_init --> L517_T1_init
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L528_accept_S3 --> L528_accept_S3
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L528_T0_S2 --> L528_T0_S2
[2023-02-07 22:01:58,234 INFO  L479       ProductGenerator]: L528_T1_init --> L528_T1_init
[2023-02-07 22:01:58,234 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,235 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,235 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: ingressFINAL_accept_S3 --> ingressFINAL_accept_S3
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: ingressFINAL_T0_S2 --> ingressFINAL_T0_S2
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: ingressFINAL_T1_init --> ingressFINAL_T1_init
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L308-1_accept_S3 --> L308-1_accept_S3
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L308-1_T0_S2 --> L308-1_T0_S2
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L308-1_T1_init --> L308-1_T1_init
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L414_accept_S3 --> L414_accept_S3
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L414_T0_S2 --> L414_T0_S2
[2023-02-07 22:01:58,235 INFO  L479       ProductGenerator]: L414_T1_init --> L414_T1_init
[2023-02-07 22:01:58,235 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,235 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,236 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,236 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,236 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,236 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_t_codel_control_law.apply();
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0FINAL_accept_S3 --> c_codel_0_a_codel_init_0FINAL_accept_S3
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0FINAL_T0_S2 --> c_codel_0_a_codel_init_0FINAL_T0_S2
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0FINAL_T1_init --> c_codel_0_a_codel_init_0FINAL_T1_init
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0ENTRY_accept_S3 --> c_codel_0_a_codel_init_0ENTRY_accept_S3
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0ENTRY_T0_S2 --> c_codel_0_a_codel_init_0ENTRY_T0_S2
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: c_codel_0_a_codel_init_0ENTRY_T1_init --> c_codel_0_a_codel_init_0ENTRY_T1_init
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L458_accept_S3 --> L458_accept_S3
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L458_T0_S2 --> L458_T0_S2
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L458_T1_init --> L458_T1_init
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L492_accept_S3 --> L492_accept_S3
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L492_T0_S2 --> L492_T0_S2
[2023-02-07 22:01:58,236 INFO  L479       ProductGenerator]: L492_T1_init --> L492_T1_init
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_1();
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_1();
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_1();
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-07 22:01:58,237 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L501_accept_S3 --> L501_accept_S3
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L501_T0_S2 --> L501_T0_S2
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L501_T1_init --> L501_T1_init
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L468_accept_S3 --> L468_accept_S3
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L468_T0_S2 --> L468_T0_S2
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L468_T1_init --> L468_T1_init
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L417_accept_S3 --> L417_accept_S3
[2023-02-07 22:01:58,237 INFO  L479       ProductGenerator]: L417_T0_S2 --> L417_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L417_T1_init --> L417_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L325_accept_S3 --> L325_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L325_T0_S2 --> L325_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L325_T1_init --> L325_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_accept_S3 --> L599_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_accept_S3 --> L599_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L511_accept_S3 --> L511_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L511_T0_S2 --> L511_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L511_T1_init --> L511_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L550_accept_S3 --> L550_accept_S3
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L550_T0_S2 --> L550_T0_S2
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L550_T1_init --> L550_T1_init
[2023-02-07 22:01:58,238 INFO  L479       ProductGenerator]: L499_accept_S3 --> L499_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L499_T0_S2 --> L499_T0_S2
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L499_T1_init --> L499_T1_init
[2023-02-07 22:01:58,239 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-07 22:01:58,239 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-07 22:01:58,239 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: parse_payloadENTRY_accept_S3 --> parse_payloadENTRY_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: parse_payloadENTRY_T0_S2 --> parse_payloadENTRY_T0_S2
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: parse_payloadENTRY_T1_init --> parse_payloadENTRY_T1_init
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L423_accept_S3 --> L423_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L423_T0_S2 --> L423_T0_S2
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L423_T1_init --> L423_T1_init
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L506_accept_S3 --> L506_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L506_T0_S2 --> L506_T0_S2
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L506_T1_init --> L506_T1_init
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L497_accept_S3 --> L497_accept_S3
[2023-02-07 22:01:58,239 INFO  L479       ProductGenerator]: L497_T0_S2 --> L497_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L497_T1_init --> L497_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L411_accept_S3 --> L411_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L411_T0_S2 --> L411_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L411_T1_init --> L411_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L418_accept_S3 --> L418_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L418_T0_S2 --> L418_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L418_T1_init --> L418_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L502_accept_S3 --> L502_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L502_T0_S2 --> L502_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L502_T1_init --> L502_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: r_state_dropping.writeENTRY_accept_S3 --> r_state_dropping.writeENTRY_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: r_state_dropping.writeENTRY_T0_S2 --> r_state_dropping.writeENTRY_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: r_state_dropping.writeENTRY_T1_init --> r_state_dropping.writeENTRY_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L556_accept_S3 --> L556_accept_S3
[2023-02-07 22:01:58,240 INFO  L479       ProductGenerator]: L556_T0_S2 --> L556_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L556_T1_init --> L556_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L419_accept_S3 --> L419_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L419_T0_S2 --> L419_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L419_T1_init --> L419_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L489_accept_S3 --> L489_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L489_T0_S2 --> L489_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L489_T1_init --> L489_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_accept_S3 --> L580_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_T0_S2 --> L580_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_T1_init --> L580_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_accept_S3 --> L580_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_T0_S2 --> L580_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L580_T1_init --> L580_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L507_accept_S3 --> L507_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L507_T0_S2 --> L507_T0_S2
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L507_T1_init --> L507_T1_init
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L327-1_accept_S3 --> L327-1_accept_S3
[2023-02-07 22:01:58,241 INFO  L479       ProductGenerator]: L327-1_T0_S2 --> L327-1_T0_S2
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L327-1_T1_init --> L327-1_T1_init
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L327-1_accept_S3 --> L327-1_accept_S3
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L327-1_T0_S2 --> L327-1_T0_S2
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L327-1_T1_init --> L327-1_T1_init
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L576_accept_S3 --> L576_accept_S3
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L576_T0_S2 --> L576_T0_S2
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L576_T1_init --> L576_T1_init
[2023-02-07 22:01:58,242 INFO  L479       ProductGenerator]: L430_accept_S3 --> L430_accept_S3
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L430_T0_S2 --> L430_T0_S2
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L430_T1_init --> L430_T1_init
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: mainProcedureENTRY_accept_S3 --> mainProcedureENTRY_accept_S3
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: mainProcedureENTRY_T0_S2 --> mainProcedureENTRY_T0_S2
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: mainProcedureENTRY_T1_init --> mainProcedureENTRY_T1_init
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: c_codel_0_a_go_to_drop_state_0FINAL_accept_S3 --> c_codel_0_a_go_to_drop_state_0FINAL_accept_S3
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: c_codel_0_a_go_to_drop_state_0FINAL_T0_S2 --> c_codel_0_a_go_to_drop_state_0FINAL_T0_S2
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: c_codel_0_a_go_to_drop_state_0FINAL_T1_init --> c_codel_0_a_go_to_drop_state_0FINAL_T1_init
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L410_accept_S3 --> L410_accept_S3
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L410_T0_S2 --> L410_T0_S2
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L410_T1_init --> L410_T1_init
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L401_accept_S3 --> L401_accept_S3
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L401_T0_S2 --> L401_T0_S2
[2023-02-07 22:01:58,243 INFO  L479       ProductGenerator]: L401_T1_init --> L401_T1_init
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L401_accept_S3 --> L401_accept_S3
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L401_T0_S2 --> L401_T0_S2
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L401_T1_init --> L401_T1_init
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: parse_udpENTRY_accept_S3 --> parse_udpENTRY_accept_S3
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: parse_udpENTRY_T0_S2 --> parse_udpENTRY_T0_S2
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: parse_udpENTRY_T1_init --> parse_udpENTRY_T1_init
[2023-02-07 22:01:58,244 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,244 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,244 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L421_accept_S3 --> L421_accept_S3
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L421_T0_S2 --> L421_T0_S2
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L421_T1_init --> L421_T1_init
[2023-02-07 22:01:58,244 INFO  L479       ProductGenerator]: L343_accept_S3 --> L343_accept_S3
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L343_T0_S2 --> L343_T0_S2
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L343_T1_init --> L343_T1_init
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L504_accept_S3 --> L504_accept_S3
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-02-07 22:01:58,245 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.delta);
[2023-02-07 22:01:58,245 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.delta);
[2023-02-07 22:01:58,245 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.delta);
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L444_accept_S3 --> L444_accept_S3
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L444_T0_S2 --> L444_T0_S2
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L444_T1_init --> L444_T1_init
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L465_accept_S3 --> L465_accept_S3
[2023-02-07 22:01:58,245 INFO  L479       ProductGenerator]: L465_T0_S2 --> L465_T0_S2
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L465_T1_init --> L465_T1_init
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L520_accept_S3 --> L520_accept_S3
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L520_T0_S2 --> L520_T0_S2
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L520_T1_init --> L520_T1_init
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_accept_S3 --> L342_accept_S3
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_T0_S2 --> L342_T0_S2
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_T1_init --> L342_T1_init
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_accept_S3 --> L342_accept_S3
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_T0_S2 --> L342_T0_S2
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L342_T1_init --> L342_T1_init
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L518_accept_S3 --> L518_accept_S3
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L518_T0_S2 --> L518_T0_S2
[2023-02-07 22:01:58,246 INFO  L479       ProductGenerator]: L518_T1_init --> L518_T1_init
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: r_drop_time.writeENTRY_accept_S3 --> r_drop_time.writeENTRY_accept_S3
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: r_drop_time.writeENTRY_T0_S2 --> r_drop_time.writeENTRY_T0_S2
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: r_drop_time.writeENTRY_T1_init --> r_drop_time.writeENTRY_T1_init
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L484_accept_S3 --> L484_accept_S3
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L484_T0_S2 --> L484_T0_S2
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L484_T1_init --> L484_T1_init
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L436_accept_S3 --> L436_accept_S3
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L436_T0_S2 --> L436_T0_S2
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L436_T1_init --> L436_T1_init
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L354-1_accept_S3 --> L354-1_accept_S3
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L354-1_T0_S2 --> L354-1_T0_S2
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L354-1_T1_init --> L354-1_T1_init
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L509_accept_S3 --> L509_accept_S3
[2023-02-07 22:01:58,247 INFO  L479       ProductGenerator]: L509_T0_S2 --> L509_T0_S2
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L509_T1_init --> L509_T1_init
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L530_accept_S3 --> L530_accept_S3
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L530_T0_S2 --> L530_T0_S2
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L530_T1_init --> L530_T1_init
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L390_accept_S3 --> L390_accept_S3
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L390_T0_S2 --> L390_T0_S2
[2023-02-07 22:01:58,248 INFO  L479       ProductGenerator]: L390_T1_init --> L390_T1_init
[2023-02-07 22:01:58,248 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-07 22:01:58,248 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-07 22:01:58,248 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L525_accept_S3 --> L525_accept_S3
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L525_T0_S2 --> L525_T0_S2
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L525_T1_init --> L525_T1_init
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L510_accept_S3 --> L510_accept_S3
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L510_T0_S2 --> L510_T0_S2
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L510_T1_init --> L510_T1_init
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L493_accept_S3 --> L493_accept_S3
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L493_T0_S2 --> L493_T0_S2
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L493_T1_init --> L493_T1_init
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L522_accept_S3 --> L522_accept_S3
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L522_T0_S2 --> L522_T0_S2
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L522_T1_init --> L522_T1_init
[2023-02-07 22:01:58,249 INFO  L479       ProductGenerator]: L326-1_accept_S3 --> L326-1_accept_S3
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L326-1_T0_S2 --> L326-1_T0_S2
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L326-1_T1_init --> L326-1_T1_init
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L326-1_accept_S3 --> L326-1_accept_S3
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L326-1_T0_S2 --> L326-1_T0_S2
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L326-1_T1_init --> L326-1_T1_init
[2023-02-07 22:01:58,250 INFO  L483       ProductGenerator]: Handling product edge call: call r_next_drop.write(meta.codel.queue_id, meta.codel.drop_next);
[2023-02-07 22:01:58,250 INFO  L483       ProductGenerator]: Handling product edge call: call r_next_drop.write(meta.codel.queue_id, meta.codel.drop_next);
[2023-02-07 22:01:58,250 INFO  L483       ProductGenerator]: Handling product edge call: call r_next_drop.write(meta.codel.queue_id, meta.codel.drop_next);
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_accept_S3 --> L364-1_accept_S3
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_T0_S2 --> L364-1_T0_S2
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_T1_init --> L364-1_T1_init
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_accept_S3 --> L364-1_accept_S3
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_T0_S2 --> L364-1_T0_S2
[2023-02-07 22:01:58,250 INFO  L479       ProductGenerator]: L364-1_T1_init --> L364-1_T1_init
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_accept_S3 --> L577_accept_S3
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_T0_S2 --> L577_T0_S2
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_T1_init --> L577_T1_init
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_accept_S3 --> L577_accept_S3
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_T0_S2 --> L577_T0_S2
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L577_T1_init --> L577_T1_init
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L280_accept_S3 --> L280_accept_S3
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L280_T0_S2 --> L280_T0_S2
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L280_T1_init --> L280_T1_init
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L472_accept_S3 --> L472_accept_S3
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L472_T0_S2 --> L472_T0_S2
[2023-02-07 22:01:58,251 INFO  L479       ProductGenerator]: L472_T1_init --> L472_T1_init
[2023-02-07 22:01:58,251 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_init_0();
[2023-02-07 22:01:58,251 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_init_0();
[2023-02-07 22:01:58,251 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_init_0();
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L466_accept_S3 --> L466_accept_S3
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L466_T0_S2 --> L466_T0_S2
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L466_T1_init --> L466_T1_init
[2023-02-07 22:01:58,252 INFO  L483       ProductGenerator]: Handling product edge call: call r_last_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,252 INFO  L483       ProductGenerator]: Handling product edge call: call r_last_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,252 INFO  L483       ProductGenerator]: Handling product edge call: call r_last_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L479_accept_S3 --> L479_accept_S3
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L479_T0_S2 --> L479_T0_S2
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L479_T1_init --> L479_T1_init
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: r_drop_count.writeFINAL_accept_S3 --> r_drop_count.writeFINAL_accept_S3
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: r_drop_count.writeFINAL_T0_S2 --> r_drop_count.writeFINAL_T0_S2
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: r_drop_count.writeFINAL_T1_init --> r_drop_count.writeFINAL_T1_init
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L564-1_accept_S3 --> L564-1_accept_S3
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L564-1_T0_S2 --> L564-1_T0_S2
[2023-02-07 22:01:58,252 INFO  L479       ProductGenerator]: L564-1_T1_init --> L564-1_T1_init
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L564-1_accept_S3 --> L564-1_accept_S3
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L564-1_T0_S2 --> L564-1_T0_S2
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L564-1_T1_init --> L564-1_T1_init
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L416_accept_S3 --> L416_accept_S3
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L416_T0_S2 --> L416_T0_S2
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L416_T1_init --> L416_T1_init
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L475_accept_S3 --> L475_accept_S3
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L475_T0_S2 --> L475_T0_S2
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L475_T1_init --> L475_T1_init
[2023-02-07 22:01:58,253 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-07 22:01:58,253 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-07 22:01:58,253 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L440_accept_S3 --> L440_accept_S3
[2023-02-07 22:01:58,253 INFO  L479       ProductGenerator]: L440_T0_S2 --> L440_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L440_T1_init --> L440_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L488_accept_S3 --> L488_accept_S3
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L488_T0_S2 --> L488_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L488_T1_init --> L488_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L487_accept_S3 --> L487_accept_S3
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L487_T0_S2 --> L487_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L487_T1_init --> L487_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L477_accept_S3 --> L477_accept_S3
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L477_T0_S2 --> L477_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L477_T1_init --> L477_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_accept_S3 --> parse_ipv4ENTRY_accept_S3
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T0_S2 --> parse_ipv4ENTRY_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T1_init --> parse_ipv4ENTRY_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-02-07 22:01:58,254 INFO  L479       ProductGenerator]: L521_accept_S3 --> L521_accept_S3
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L521_T0_S2 --> L521_T0_S2
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L521_T1_init --> L521_T1_init
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0FINAL_accept_S3 --> c_codel_0_a_codel_control_law_0FINAL_accept_S3
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0FINAL_T0_S2 --> c_codel_0_a_codel_control_law_0FINAL_T0_S2
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0FINAL_T1_init --> c_codel_0_a_codel_control_law_0FINAL_T1_init
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L282_accept_S3 --> L282_accept_S3
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L282_T0_S2 --> L282_T0_S2
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L282_T1_init --> L282_T1_init
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_accept_S3 --> L308_accept_S3
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_T0_S2 --> L308_T0_S2
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_T1_init --> L308_T1_init
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_accept_S3 --> L308_accept_S3
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_T0_S2 --> L308_T0_S2
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: L308_T1_init --> L308_T1_init
[2023-02-07 22:01:58,255 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L514_accept_S3 --> L514_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L514_T0_S2 --> L514_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L514_T1_init --> L514_T1_init
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: parse_payloadFINAL_accept_S3 --> parse_payloadFINAL_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: parse_payloadFINAL_T0_S2 --> parse_payloadFINAL_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: parse_payloadFINAL_T1_init --> parse_payloadFINAL_T1_init
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L332-1_accept_S3 --> L332-1_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L332-1_T0_S2 --> L332-1_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L332-1_T1_init --> L332-1_T1_init
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L483_accept_S3 --> L483_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L483_T0_S2 --> L483_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L483_T1_init --> L483_T1_init
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L433_accept_S3 --> L433_accept_S3
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L433_T0_S2 --> L433_T0_S2
[2023-02-07 22:01:58,256 INFO  L479       ProductGenerator]: L433_T1_init --> L433_T1_init
[2023-02-07 22:01:58,257 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: c_codel_0_a_go_to_drop_state_0ENTRY
[2023-02-07 22:01:58,285 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: c_codel_0_a_go_to_drop_state_0ENTRY
[2023-02-07 22:01:58,288 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: c_codel_0_a_go_to_drop_state_0ENTRY
[2023-02-07 22:01:58,291 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_go_to_drop_state_0();
[2023-02-07 22:01:58,291 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_go_to_drop_state_0();
[2023-02-07 22:01:58,291 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_go_to_drop_state_0();
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_accept_S3 --> L377_accept_S3
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_T0_S2 --> L377_T0_S2
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_T1_init --> L377_T1_init
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_accept_S3 --> L377_accept_S3
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_T0_S2 --> L377_T0_S2
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L377_T1_init --> L377_T1_init
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L328_accept_S3 --> L328_accept_S3
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L328_T0_S2 --> L328_T0_S2
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: L328_T1_init --> L328_T1_init
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-02-07 22:01:58,291 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L523_accept_S3 --> L523_accept_S3
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L523_T0_S2 --> L523_T0_S2
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L523_T1_init --> L523_T1_init
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L513_accept_S3 --> L513_accept_S3
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L513_T0_S2 --> L513_T0_S2
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L513_T1_init --> L513_T1_init
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L450_accept_S3 --> L450_accept_S3
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L450_T0_S2 --> L450_T0_S2
[2023-02-07 22:01:58,292 INFO  L479       ProductGenerator]: L450_T1_init --> L450_T1_init
[2023-02-07 22:01:58,292 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-07 22:01:58,292 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-07 22:01:58,293 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: r_last_drop_count.writeFINAL_accept_S3 --> r_last_drop_count.writeFINAL_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: r_last_drop_count.writeFINAL_T0_S2 --> r_last_drop_count.writeFINAL_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: r_last_drop_count.writeFINAL_T1_init --> r_last_drop_count.writeFINAL_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L428_accept_S3 --> L428_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L428_T0_S2 --> L428_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L428_T1_init --> L428_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L474_accept_S3 --> L474_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L474_T0_S2 --> L474_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L474_T1_init --> L474_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L295_accept_S3 --> L295_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L295_T0_S2 --> L295_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L295_T1_init --> L295_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L425_accept_S3 --> L425_accept_S3
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L425_T0_S2 --> L425_T0_S2
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L425_T1_init --> L425_T1_init
[2023-02-07 22:01:58,293 INFO  L479       ProductGenerator]: L336_accept_S3 --> L336_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L336_T0_S2 --> L336_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L336_T1_init --> L336_T1_init
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L336_accept_S3 --> L336_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L336_T0_S2 --> L336_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L336_T1_init --> L336_T1_init
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L437_accept_S3 --> L437_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L437_T0_S2 --> L437_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L437_T1_init --> L437_T1_init
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L491_accept_S3 --> L491_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L491_T0_S2 --> L491_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L491_T1_init --> L491_T1_init
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L435_accept_S3 --> L435_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L435_T0_S2 --> L435_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: L435_T1_init --> L435_T1_init
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-02-07 22:01:58,294 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L439_accept_S3 --> L439_accept_S3
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L439_T0_S2 --> L439_T0_S2
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L439_T1_init --> L439_T1_init
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L485_accept_S3 --> L485_accept_S3
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L485_T0_S2 --> L485_T0_S2
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L485_T1_init --> L485_T1_init
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: parse_udpFINAL_accept_S3 --> parse_udpFINAL_accept_S3
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: parse_udpFINAL_T0_S2 --> parse_udpFINAL_T0_S2
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: parse_udpFINAL_T1_init --> parse_udpFINAL_T1_init
[2023-02-07 22:01:58,295 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,295 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,295 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L516_accept_S3 --> L516_accept_S3
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L516_T0_S2 --> L516_T0_S2
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L516_T1_init --> L516_T1_init
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L391_accept_S3 --> L391_accept_S3
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L391_T0_S2 --> L391_T0_S2
[2023-02-07 22:01:58,295 INFO  L479       ProductGenerator]: L391_T1_init --> L391_T1_init
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L431_accept_S3 --> L431_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L431_T0_S2 --> L431_T0_S2
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L431_T1_init --> L431_T1_init
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L442_accept_S3 --> L442_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L442_T0_S2 --> L442_T0_S2
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L442_T1_init --> L442_T1_init
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L508_accept_S3 --> L508_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L508_T0_S2 --> L508_T0_S2
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L508_T1_init --> L508_T1_init
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: r_drop_count.writeENTRY_accept_S3 --> r_drop_count.writeENTRY_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: r_drop_count.writeENTRY_T0_S2 --> r_drop_count.writeENTRY_T0_S2
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: r_drop_count.writeENTRY_T1_init --> r_drop_count.writeENTRY_T1_init
[2023-02-07 22:01:58,296 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-07 22:01:58,296 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-07 22:01:58,296 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L473_accept_S3 --> L473_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L473_T0_S2 --> L473_T0_S2
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L473_T1_init --> L473_T1_init
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L451_accept_S3 --> L451_accept_S3
[2023-02-07 22:01:58,296 INFO  L479       ProductGenerator]: L451_T0_S2 --> L451_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L451_T1_init --> L451_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_drop_time.writeFINAL_accept_S3 --> r_drop_time.writeFINAL_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_drop_time.writeFINAL_T0_S2 --> r_drop_time.writeFINAL_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_drop_time.writeFINAL_T1_init --> r_drop_time.writeFINAL_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_state_dropping.writeFINAL_accept_S3 --> r_state_dropping.writeFINAL_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_state_dropping.writeFINAL_T0_S2 --> r_state_dropping.writeFINAL_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: r_state_dropping.writeFINAL_T1_init --> r_state_dropping.writeFINAL_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_accept_S3 --> L363_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_T0_S2 --> L363_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_T1_init --> L363_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_accept_S3 --> L363_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_T0_S2 --> L363_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L363_T1_init --> L363_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L426_accept_S3 --> L426_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L426_T0_S2 --> L426_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L426_T1_init --> L426_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L462_accept_S3 --> L462_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L462_T0_S2 --> L462_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L462_T1_init --> L462_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L284_accept_S3 --> L284_accept_S3
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L284_T0_S2 --> L284_T0_S2
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: L284_T1_init --> L284_T1_init
[2023-02-07 22:01:58,297 INFO  L479       ProductGenerator]: forwardENTRY_accept_S3 --> forwardENTRY_accept_S3
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: forwardENTRY_T0_S2 --> forwardENTRY_T0_S2
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: forwardENTRY_T1_init --> forwardENTRY_T1_init
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: r_last_drop_count.writeENTRY_accept_S3 --> r_last_drop_count.writeENTRY_accept_S3
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: r_last_drop_count.writeENTRY_T0_S2 --> r_last_drop_count.writeENTRY_T0_S2
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: r_last_drop_count.writeENTRY_T1_init --> r_last_drop_count.writeENTRY_T1_init
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L503_accept_S3 --> L503_accept_S3
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L503_T0_S2 --> L503_T0_S2
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L503_T1_init --> L503_T1_init
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_accept_S3 --> L353_accept_S3
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_T0_S2 --> L353_T0_S2
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_T1_init --> L353_T1_init
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_accept_S3 --> L353_accept_S3
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_T0_S2 --> L353_T0_S2
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L353_T1_init --> L353_T1_init
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,298 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, 0);
[2023-02-07 22:01:58,298 INFO  L479       ProductGenerator]: L486_accept_S3 --> L486_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L486_T0_S2 --> L486_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L486_T1_init --> L486_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L498_accept_S3 --> L498_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L498_T0_S2 --> L498_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L498_T1_init --> L498_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L413_accept_S3 --> L413_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L443_accept_S3 --> L443_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L443_T0_S2 --> L443_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L443_T1_init --> L443_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: NoAction_1FINAL_accept_S3 --> NoAction_1FINAL_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: NoAction_1FINAL_T0_S2 --> NoAction_1FINAL_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: NoAction_1FINAL_T1_init --> NoAction_1FINAL_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L557_accept_S3 --> L557_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L557_T0_S2 --> L557_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L557_T1_init --> L557_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L519_accept_S3 --> L519_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L519_T0_S2 --> L519_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L519_T1_init --> L519_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: r_next_drop.writeFINAL_accept_S3 --> r_next_drop.writeFINAL_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: r_next_drop.writeFINAL_T0_S2 --> r_next_drop.writeFINAL_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: r_next_drop.writeFINAL_T1_init --> r_next_drop.writeFINAL_T1_init
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L471_accept_S3 --> L471_accept_S3
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L471_T0_S2 --> L471_T0_S2
[2023-02-07 22:01:58,299 INFO  L479       ProductGenerator]: L471_T1_init --> L471_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L512_accept_S3 --> L512_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L512_T0_S2 --> L512_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L512_T1_init --> L512_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L427_accept_S3 --> L427_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L427_T0_S2 --> L427_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L427_T1_init --> L427_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L273_accept_S3 --> L273_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L273_T0_S2 --> L273_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L273_T1_init --> L273_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L470_accept_S3 --> L470_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L470_T0_S2 --> L470_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L470_T1_init --> L470_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L500_accept_S3 --> L500_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L500_T0_S2 --> L500_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L500_T1_init --> L500_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L278_accept_S3 --> L278_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L278_T0_S2 --> L278_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L278_T1_init --> L278_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L476_accept_S3 --> L476_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L476_T0_S2 --> L476_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L476_T1_init --> L476_T1_init
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L527_accept_S3 --> L527_accept_S3
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L527_T0_S2 --> L527_T0_S2
[2023-02-07 22:01:58,300 INFO  L479       ProductGenerator]: L527_T1_init --> L527_T1_init
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L464_accept_S3 --> L464_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L464_T0_S2 --> L464_T0_S2
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L464_T1_init --> L464_T1_init
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L494_accept_S3 --> L494_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L494_T0_S2 --> L494_T0_S2
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L494_T1_init --> L494_T1_init
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L276_accept_S3 --> L276_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L276_T0_S2 --> L276_T0_S2
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L276_T1_init --> L276_T1_init
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-07 22:01:58,301 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L553_accept_S3 --> L553_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L553_T0_S2 --> L553_T0_S2
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L553_T1_init --> L553_T1_init
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L467_accept_S3 --> L467_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L467_T0_S2 --> L467_T0_S2
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L467_T1_init --> L467_T1_init
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L367-1_accept_S3 --> L367-1_accept_S3
[2023-02-07 22:01:58,301 INFO  L479       ProductGenerator]: L367-1_T0_S2 --> L367-1_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L367-1_T1_init --> L367-1_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_accept_S3 --> L654_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_T0_S2 --> L654_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_T1_init --> L654_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_accept_S3 --> L654_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_T0_S2 --> L654_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L654_T1_init --> L654_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L453_accept_S3 --> L453_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L453_T0_S2 --> L453_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L453_T1_init --> L453_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L459_accept_S3 --> L459_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L459_T0_S2 --> L459_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L459_T1_init --> L459_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_accept_S3 --> L342-2_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_T0_S2 --> L342-2_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_T1_init --> L342-2_T1_init
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_accept_S3 --> L342-2_accept_S3
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_T0_S2 --> L342-2_T0_S2
[2023-02-07 22:01:58,302 INFO  L479       ProductGenerator]: L342-2_T1_init --> L342-2_T1_init
[2023-02-07 22:01:58,302 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_control_law_0(c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value);
[2023-02-07 22:01:58,302 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_control_law_0(c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value);
[2023-02-07 22:01:58,302 INFO  L483       ProductGenerator]: Handling product edge call: call c_codel_0_a_codel_control_law_0(c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value);
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L441_accept_S3 --> L441_accept_S3
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L441_T0_S2 --> L441_T0_S2
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L441_T1_init --> L441_T1_init
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_accept_S3 --> c_codel_0_t_codel_control_law.applyENTRY_accept_S3
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_T0_S2 --> c_codel_0_t_codel_control_law.applyENTRY_T0_S2
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_T1_init --> c_codel_0_t_codel_control_law.applyENTRY_T1_init
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_accept_S3 --> c_codel_0_t_codel_control_law.applyENTRY_accept_S3
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_T0_S2 --> c_codel_0_t_codel_control_law.applyENTRY_T0_S2
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: c_codel_0_t_codel_control_law.applyENTRY_T1_init --> c_codel_0_t_codel_control_law.applyENTRY_T1_init
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L424_accept_S3 --> L424_accept_S3
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L424_T0_S2 --> L424_T0_S2
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L424_T1_init --> L424_T1_init
[2023-02-07 22:01:58,303 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-07 22:01:58,303 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-07 22:01:58,303 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L529_accept_S3 --> L529_accept_S3
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L529_T0_S2 --> L529_T0_S2
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L529_T1_init --> L529_T1_init
[2023-02-07 22:01:58,303 INFO  L479       ProductGenerator]: L338-1_accept_S3 --> L338-1_accept_S3
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L338-1_T0_S2 --> L338-1_T0_S2
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L338-1_T1_init --> L338-1_T1_init
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L438_accept_S3 --> L438_accept_S3
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L438_T0_S2 --> L438_T0_S2
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L438_T1_init --> L438_T1_init
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call r_state_dropping.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call forwarding_0.apply();
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call forwarding_0.apply();
[2023-02-07 22:01:58,304 INFO  L483       ProductGenerator]: Handling product edge call: call forwarding_0.apply();
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0ENTRY_accept_S3 --> c_codel_0_a_codel_control_law_0ENTRY_accept_S3
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0ENTRY_T0_S2 --> c_codel_0_a_codel_control_law_0ENTRY_T0_S2
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: c_codel_0_a_codel_control_law_0ENTRY_T1_init --> c_codel_0_a_codel_control_law_0ENTRY_T1_init
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L580-1_accept_S3 --> L580-1_accept_S3
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L580-1_T0_S2 --> L580-1_T0_S2
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L580-1_T1_init --> L580-1_T1_init
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L555_accept_S3 --> L555_accept_S3
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L555_T0_S2 --> L555_T0_S2
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L555_T1_init --> L555_T1_init
[2023-02-07 22:01:58,304 INFO  L479       ProductGenerator]: L448_accept_S3 --> L448_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L448_T0_S2 --> L448_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L448_T1_init --> L448_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L496_accept_S3 --> L496_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L496_T0_S2 --> L496_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L496_T1_init --> L496_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S3 --> computeChecksumFINAL_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L422_accept_S3 --> L422_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L422_T0_S2 --> L422_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L422_T1_init --> L422_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L447_accept_S3 --> L447_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L447_T0_S2 --> L447_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L447_T1_init --> L447_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L482_accept_S3 --> L482_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L482_T0_S2 --> L482_T0_S2
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L482_T1_init --> L482_T1_init
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L401-1_accept_S3 --> L401-1_accept_S3
[2023-02-07 22:01:58,305 INFO  L479       ProductGenerator]: L401-1_T0_S2 --> L401-1_T0_S2
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: L401-1_T1_init --> L401-1_T1_init
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: L469_accept_S3 --> L469_accept_S3
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: L469_T0_S2 --> L469_T0_S2
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: L469_T1_init --> L469_T1_init
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S3 --> _parser_ParserImplFINAL_accept_S3
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_S2 --> _parser_ParserImplFINAL_T0_S2
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T1_init --> _parser_ParserImplFINAL_T1_init
[2023-02-07 22:01:58,306 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,306 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,306 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, meta.codel.drop_cnt);
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: parse_tcpENTRY_accept_S3 --> parse_tcpENTRY_accept_S3
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: parse_tcpENTRY_T0_S2 --> parse_tcpENTRY_T0_S2
[2023-02-07 22:01:58,306 INFO  L479       ProductGenerator]: parse_tcpENTRY_T1_init --> parse_tcpENTRY_T1_init
[2023-02-07 22:01:58,306 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: L354
[2023-02-07 22:01:58,309 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: L354
[2023-02-07 22:01:58,312 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: L354
[2023-02-07 22:01:58,315 INFO  L479       ProductGenerator]: L432_accept_S3 --> L432_accept_S3
[2023-02-07 22:01:58,318 INFO  L479       ProductGenerator]: L432_T0_S2 --> L432_T0_S2
[2023-02-07 22:01:58,318 INFO  L479       ProductGenerator]: L432_T1_init --> L432_T1_init
[2023-02-07 22:01:58,318 INFO  L479       ProductGenerator]: L445_accept_S3 --> L445_accept_S3
[2023-02-07 22:01:58,318 INFO  L479       ProductGenerator]: L445_T0_S2 --> L445_T0_S2
[2023-02-07 22:01:58,318 INFO  L479       ProductGenerator]: L445_T1_init --> L445_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_accept_S3 --> forwarding_0.applyENTRY_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_T0_S2 --> forwarding_0.applyENTRY_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_T1_init --> forwarding_0.applyENTRY_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_accept_S3 --> forwarding_0.applyENTRY_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_T0_S2 --> forwarding_0.applyENTRY_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: forwarding_0.applyENTRY_T1_init --> forwarding_0.applyENTRY_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: L378_accept_S3 --> L378_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: L378_T0_S2 --> L378_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: L378_T1_init --> L378_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: r_next_drop.writeENTRY_accept_S3 --> r_next_drop.writeENTRY_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: r_next_drop.writeENTRY_T0_S2 --> r_next_drop.writeENTRY_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: r_next_drop.writeENTRY_T1_init --> r_next_drop.writeENTRY_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_accept_S3 --> egressENTRY_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_T0_S2 --> egressENTRY_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_T1_init --> egressENTRY_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_accept_S3 --> egressENTRY_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_T0_S2 --> egressENTRY_T0_S2
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: egressENTRY_T1_init --> egressENTRY_T1_init
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: L549-1_accept_S3 --> L549-1_accept_S3
[2023-02-07 22:01:58,319 INFO  L479       ProductGenerator]: L549-1_T0_S2 --> L549-1_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L549-1_T1_init --> L549-1_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L415_accept_S3 --> L415_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L415_T0_S2 --> L415_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L415_T1_init --> L415_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L376_accept_S3 --> L376_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L376_T0_S2 --> L376_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L376_T1_init --> L376_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L599-1_accept_S3 --> L599-1_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L599-1_T0_S2 --> L599-1_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L599-1_T1_init --> L599-1_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L429_accept_S3 --> L429_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L429_T0_S2 --> L429_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L429_T1_init --> L429_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L478_accept_S3 --> L478_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L478_T0_S2 --> L478_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L478_T1_init --> L478_T1_init
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L654-1_accept_S3 --> L654-1_accept_S3
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L654-1_T0_S2 --> L654-1_T0_S2
[2023-02-07 22:01:58,320 INFO  L479       ProductGenerator]: L654-1_T1_init --> L654-1_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L449_accept_S3 --> L449_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L449_T0_S2 --> L449_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L449_T1_init --> L449_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L296_accept_S3 --> L296_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L296_T0_S2 --> L296_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L296_T1_init --> L296_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L274_accept_S3 --> L274_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L274_T0_S2 --> L274_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L274_T1_init --> L274_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L590_accept_S3 --> L590_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L590_T0_S2 --> L590_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L590_T1_init --> L590_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L457_accept_S3 --> L457_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L457_T0_S2 --> L457_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L457_T1_init --> L457_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L526_accept_S3 --> L526_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L526_T0_S2 --> L526_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L526_T1_init --> L526_T1_init
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L412_accept_S3 --> L412_accept_S3
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L412_T0_S2 --> L412_T0_S2
[2023-02-07 22:01:58,321 INFO  L479       ProductGenerator]: L412_T1_init --> L412_T1_init
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L554_accept_S3 --> L554_accept_S3
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L554_T0_S2 --> L554_T0_S2
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L554_T1_init --> L554_T1_init
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L524_accept_S3 --> L524_accept_S3
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L524_T0_S2 --> L524_T0_S2
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L524_T1_init --> L524_T1_init
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L454_accept_S3 --> L454_accept_S3
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L454_T0_S2 --> L454_T0_S2
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L454_T1_init --> L454_T1_init
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call parse_payload();
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call parse_payload();
[2023-02-07 22:01:58,322 INFO  L483       ProductGenerator]: Handling product edge call: call parse_payload();
[2023-02-07 22:01:58,322 INFO  L479       ProductGenerator]: L480_accept_S3 --> L480_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L480_T0_S2 --> L480_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L480_T1_init --> L480_T1_init
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_accept_S3 --> L548_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_T0_S2 --> L548_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_T1_init --> L548_T1_init
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_accept_S3 --> L548_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_T0_S2 --> L548_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L548_T1_init --> L548_T1_init
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L505_accept_S3 --> L505_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L505_T0_S2 --> L505_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L505_T1_init --> L505_T1_init
[2023-02-07 22:01:58,323 INFO  L483       ProductGenerator]: Handling product edge call: call parse_tcp();
[2023-02-07 22:01:58,323 INFO  L483       ProductGenerator]: Handling product edge call: call parse_tcp();
[2023-02-07 22:01:58,323 INFO  L483       ProductGenerator]: Handling product edge call: call parse_tcp();
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L293_accept_S3 --> L293_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L293_T0_S2 --> L293_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L293_T1_init --> L293_T1_init
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L460_accept_S3 --> L460_accept_S3
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L460_T0_S2 --> L460_T0_S2
[2023-02-07 22:01:58,323 INFO  L479       ProductGenerator]: L460_T1_init --> L460_T1_init
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: forwardFINAL_accept_S3 --> forwardFINAL_accept_S3
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: forwardFINAL_T0_S2 --> forwardFINAL_T0_S2
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: forwardFINAL_T1_init --> forwardFINAL_T1_init
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L452_accept_S3 --> L452_accept_S3
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L452_T0_S2 --> L452_T0_S2
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L452_T1_init --> L452_T1_init
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L515_accept_S3 --> L515_accept_S3
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L515_T0_S2 --> L515_T0_S2
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L515_T1_init --> L515_T1_init
[2023-02-07 22:01:58,324 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, meta.codel.new_drop_time);
[2023-02-07 22:01:58,324 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, meta.codel.new_drop_time);
[2023-02-07 22:01:58,324 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_time.write(meta.codel.queue_id, meta.codel.new_drop_time);
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L446_accept_S3 --> L446_accept_S3
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L446_T0_S2 --> L446_T0_S2
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L446_T1_init --> L446_T1_init
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L461_accept_S3 --> L461_accept_S3
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L461_T0_S2 --> L461_T0_S2
[2023-02-07 22:01:58,324 INFO  L479       ProductGenerator]: L461_T1_init --> L461_T1_init
[2023-02-07 22:01:58,324 INFO  L483       ProductGenerator]: Handling product edge call: call forward(forwarding_0.forward.egress_spec, forwarding_0.forward.dst_mac);
[2023-02-07 22:01:58,324 INFO  L483       ProductGenerator]: Handling product edge call: call forward(forwarding_0.forward.egress_spec, forwarding_0.forward.dst_mac);
[2023-02-07 22:01:58,325 INFO  L483       ProductGenerator]: Handling product edge call: call forward(forwarding_0.forward.egress_spec, forwarding_0.forward.dst_mac);
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L389_accept_S3 --> L389_accept_S3
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L389_T0_S2 --> L389_T0_S2
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L389_T1_init --> L389_T1_init
[2023-02-07 22:01:58,325 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,325 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,325 INFO  L483       ProductGenerator]: Handling product edge call: call r_drop_count.write(meta.codel.queue_id, 1);
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L531_accept_S3 --> L531_accept_S3
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L456_accept_S3 --> L456_accept_S3
[2023-02-07 22:01:58,325 INFO  L479       ProductGenerator]: L456_T0_S2 --> L456_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L456_T1_init --> L456_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L434_accept_S3 --> L434_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L434_T0_S2 --> L434_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L434_T1_init --> L434_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L463_accept_S3 --> L463_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L463_T0_S2 --> L463_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L463_T1_init --> L463_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L420_accept_S3 --> L420_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L420_T0_S2 --> L420_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L420_T1_init --> L420_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L481_accept_S3 --> L481_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L481_T0_S2 --> L481_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L481_T1_init --> L481_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L490_accept_S3 --> L490_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L490_T0_S2 --> L490_T0_S2
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L490_T1_init --> L490_T1_init
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L348_accept_S3 --> L348_accept_S3
[2023-02-07 22:01:58,326 INFO  L479       ProductGenerator]: L348_T0_S2 --> L348_T0_S2
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L348_T1_init --> L348_T1_init
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L348_accept_S3 --> L348_accept_S3
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L348_T0_S2 --> L348_T0_S2
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L348_T1_init --> L348_T1_init
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L455_accept_S3 --> L455_accept_S3
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L455_T0_S2 --> L455_T0_S2
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L455_T1_init --> L455_T1_init
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L409_accept_S3 --> L409_accept_S3
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L409_T0_S2 --> L409_T0_S2
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L409_T1_init --> L409_T1_init
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L495_accept_S3 --> L495_accept_S3
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L495_T0_S2 --> L495_T0_S2
[2023-02-07 22:01:58,327 INFO  L479       ProductGenerator]: L495_T1_init --> L495_T1_init
[2023-02-07 22:01:58,327 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L543
[2023-02-07 22:01:58,327 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-07 22:01:58,327 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L548
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_last_drop_count.writeEXIT to L371
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwardEXIT to L401-1
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_state_dropping.writeEXIT to L324
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_state_dropping.writeEXIT to L293
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L308-1
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from c_codel_0_a_codel_init_0EXIT to L326-1
[2023-02-07 22:01:58,328 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L564-1
[2023-02-07 22:01:58,328 INFO  L749       ProductGenerator]: ==== Handling return program step: #362#return;
[2023-02-07 22:01:58,328 INFO  L749       ProductGenerator]: ==== Handling return program step: #362#return;
[2023-02-07 22:01:58,329 INFO  L749       ProductGenerator]: ==== Handling return program step: #362#return;
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from c_codel_0_t_codel_control_law.applyEXIT to L324
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from c_codel_0_t_codel_control_law.applyEXIT to L324
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_tcpEXIT to L580-1
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_ipv4EXIT to L654-1
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L546
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L545
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L544
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_udpEXIT to L580-1
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_drop_count.writeEXIT to L357-1
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_drop_count.writeEXIT to L367-1
[2023-02-07 22:01:58,329 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_drop_count.writeEXIT to c_codel_0_a_go_to_drop_state_0FINAL
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_payloadFINAL
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_udpFINAL
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_next_drop.writeEXIT to c_codel_0_a_codel_control_law_0FINAL
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L547
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwarding_0.applyEXIT to ingressFINAL
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from c_codel_0_a_go_to_drop_state_0EXIT to L364-1
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_drop_time.writeEXIT to L332-1
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from r_drop_time.writeEXIT to L338-1
[2023-02-07 22:01:58,330 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from c_codel_0_a_codel_control_law_0EXIT to L308-1
[2023-02-07 22:01:58,331 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_payloadEXIT to L599-1
[2023-02-07 22:01:58,331 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_1EXIT to L401-1
[2023-02-07 22:01:58,542 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-07 22:01:58,543 INFO  L110   BuchiProductObserver]: BuchiProgram size 1033 locations, 1314 edges
[2023-02-07 22:01:58,543 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 07.02 10:01:58 BoogieIcfgContainer
[2023-02-07 22:01:58,544 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-02-07 22:01:58,544 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-07 22:01:58,544 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-07 22:01:58,546 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-07 22:01:58,547 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 07.02 10:01:58" (1/1) ...
[2023-02-07 22:01:58,590 INFO  L313           BlockEncoder]: Initial Icfg 1033 locations, 1314 edges
[2023-02-07 22:01:58,591 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-07 22:01:58,591 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-07 22:01:58,591 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-07 22:01:58,592 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-07 22:01:58,592 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-07 22:01:58,599 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-07 22:01:58,627 INFO  L71     MaximizeFinalStates]: 60 new accepting states
[2023-02-07 22:01:58,630 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-07 22:01:58,634 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-07 22:01:58,634 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-07 22:01:58,635 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-07 22:01:58,636 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-07 22:01:58,636 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-07 22:01:58,637 INFO  L313           BlockEncoder]: Encoded RCFG 1022 locations, 1298 edges
[2023-02-07 22:01:58,637 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 07.02 10:01:58 BasicIcfg
[2023-02-07 22:01:58,637 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-07 22:01:58,638 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-07 22:01:58,638 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-07 22:01:58,640 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-07 22:01:58,640 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,641 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 07.02 10:01:57" (1/6) ...
[2023-02-07 22:01:58,641 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@43dad49c and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,641 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,642 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 07.02 10:01:57" (2/6) ...
[2023-02-07 22:01:58,642 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@43dad49c and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,642 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,642 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.02 10:01:58" (3/6) ...
[2023-02-07 22:01:58,643 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@43dad49c and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,643 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,643 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 07.02 10:01:58" (4/6) ...
[2023-02-07 22:01:58,643 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@43dad49c and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,643 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,643 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 07.02 10:01:58" (5/6) ...
[2023-02-07 22:01:58,643 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@43dad49c and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 07.02 10:01:58, skipping insertion in model container
[2023-02-07 22:01:58,643 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-07 22:01:58,643 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 07.02 10:01:58" (6/6) ...
[2023-02-07 22:01:58,644 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-07 22:01:58,687 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-07 22:01:58,687 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-07 22:01:58,687 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-07 22:01:58,687 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-07 22:01:58,687 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-07 22:01:58,687 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-07 22:01:58,687 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-07 22:01:58,687 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-07 22:01:58,694 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1022 states, 847 states have (on average 1.077922077922078) internal successors, (913), 828 states have internal predecessors, (913), 97 states have call successors, (97), 97 states have call predecessors, (97), 78 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288)
[2023-02-07 22:01:58,731 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:01:58,731 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:01:58,731 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:01:58,742 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:01:58,742 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:01:58,742 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-07 22:01:58,744 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1022 states, 847 states have (on average 1.077922077922078) internal successors, (913), 828 states have internal predecessors, (913), 97 states have call successors, (97), 97 states have call predecessors, (97), 78 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288)
[2023-02-07 22:01:58,753 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:01:58,753 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:01:58,753 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:01:58,756 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:01:58,757 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:01:58,768 INFO  L752   eck$LassoCheckResult]: Stem: 83#ULTIMATE.startENTRY_NONWAtrue [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 203#mainProcedureENTRY_T1_inittrue [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 390#L564-1_T1_inittrue [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 443#L564_T1_inittrue [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 211#L564_T1_init-D63true [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 915#mainENTRY_T1_inittrue [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 184#mainENTRY_T1_init-D54true [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 284#havocProcedureENTRY_T1_inittrue [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 1000#L409_T1_inittrue [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 752#L410_T1_inittrue [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 40#L411_T1_inittrue [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 604#L412_T1_inittrue [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1008#L413_T1_inittrue [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 453#L414_T1_inittrue [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 696#L415_T1_inittrue [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 225#L416_T1_inittrue [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 869#L417_T1_inittrue [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 568#L418_T1_inittrue [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 626#L419_T1_inittrue [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 135#L420_T1_inittrue [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 539#L421_T1_inittrue [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 655#L422_T1_inittrue [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 473#L423_T1_inittrue [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 933#L424_T1_inittrue [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 942#L425_T1_inittrue [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 718#L426_T1_inittrue [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 724#L427_T1_inittrue [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 547#L428_T1_inittrue [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 417#L429_T1_inittrue [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 920#L430_T1_inittrue [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 61#L431_T1_inittrue [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 409#L432_T1_inittrue [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 811#L433_T1_inittrue [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 250#L434_T1_inittrue [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 472#L435_T1_inittrue [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 487#L436_T1_inittrue [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 876#L437_T1_inittrue [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 606#L438_T1_inittrue [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 196#L439_T1_inittrue [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 665#L440_T1_inittrue [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 23#L441_T1_inittrue [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 317#L442_T1_inittrue [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 237#L443_T1_inittrue [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 497#L444_T1_inittrue [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 185#L445_T1_inittrue [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 761#L446_T1_inittrue [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 380#L447_T1_inittrue [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 934#L448_T1_inittrue [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 105#L449_T1_inittrue [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 857#L450_T1_inittrue [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 705#L451_T1_inittrue [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 771#L452_T1_inittrue [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 507#L453_T1_inittrue [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 378#L454_T1_inittrue [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 1023#L455_T1_inittrue [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 959#L456_T1_inittrue [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 167#L457_T1_inittrue [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 605#L458_T1_inittrue [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 814#L459_T1_inittrue [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 1019#L460_T1_inittrue [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 245#L461_T1_inittrue [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 362#L462_T1_inittrue [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 488#L463_T1_inittrue [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 701#L464_T1_inittrue [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 162#L465_T1_inittrue [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 975#L466_T1_inittrue [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 354#L467_T1_inittrue [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 1010#L468_T1_inittrue [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 950#L469_T1_inittrue [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 660#L470_T1_inittrue [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 784#L471_T1_inittrue [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 901#L472_T1_inittrue [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 838#L473_T1_inittrue [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 333#L474_T1_inittrue [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 172#L475_T1_inittrue [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 136#L476_T1_inittrue [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 398#L477_T1_inittrue [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 551#L478_T1_inittrue [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 427#L479_T1_inittrue [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 279#L480_T1_inittrue [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 830#L481_T1_inittrue [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 974#L482_T1_inittrue [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 241#L483_T1_inittrue [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 631#L484_T1_inittrue [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 808#L485_T1_inittrue [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 928#L486_T1_inittrue [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 341#L487_T1_inittrue [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 379#L488_T1_inittrue [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 589#L489_T1_inittrue [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 979#L490_T1_inittrue [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 545#L491_T1_inittrue [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 951#L492_T1_inittrue [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 640#L493_T1_inittrue [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 474#L494_T1_inittrue [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 773#L495_T1_inittrue [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 580#L496_T1_inittrue [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 400#L497_T1_inittrue [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 46#L498_T1_inittrue [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 419#L499_T1_inittrue [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 536#L500_T1_inittrue [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 565#L501_T1_inittrue [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 444#L502_T1_inittrue [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 764#L503_T1_inittrue [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 313#L504_T1_inittrue [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 892#L505_T1_inittrue [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 180#L506_T1_inittrue [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 862#L507_T1_inittrue [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 76#L508_T1_inittrue [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 294#L509_T1_inittrue [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 760#L510_T1_inittrue [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 756#L511_T1_inittrue [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 232#L512_T1_inittrue [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 55#L513_T1_inittrue [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 1018#L514_T1_inittrue [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 508#L515_T1_inittrue [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 352#L516_T1_inittrue [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 242#L517_T1_inittrue [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 166#L518_T1_inittrue [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 600#L519_T1_inittrue [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 896#L520_T1_inittrue [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 495#L521_T1_inittrue [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 1021#L522_T1_inittrue [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 929#L523_T1_inittrue [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 49#L524_T1_inittrue [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 387#L525_T1_inittrue [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 39#L526_T1_inittrue [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 349#L527_T1_inittrue [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 803#L528_T1_inittrue [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 363#L529_T1_inittrue [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 265#L530_T1_inittrue [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 799#L531_T1_inittrue [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 1013#havocProcedureFINAL_T1_inittrue [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48#havocProcedureEXIT_T1_inittrue >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32#L543-D99true [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 586#L543_T1_inittrue [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 612#L543_T1_init-D81true [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 312#_parser_ParserImplENTRY_T1_inittrue [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 486#_parser_ParserImplENTRY_T1_init-D51true [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 572#startENTRY_T1_inittrue [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 988#L654_T1_inittrue [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 176#L654-1_T1_inittrue [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 334#startEXIT_T1_inittrue >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 107#_parser_ParserImplFINAL-D111true [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 523#_parser_ParserImplFINAL_T1_inittrue [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 316#_parser_ParserImplEXIT_T1_inittrue >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 428#L544-D150true [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 229#L544_T1_inittrue [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 839#L544_T1_init-D18true [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 257#verifyChecksumFINAL_T1_inittrue [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 891#verifyChecksumEXIT_T1_inittrue >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 899#L545-D147true [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 870#L545_T1_inittrue [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52#L545_T1_init-D45true [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 636#ingressENTRY_T1_inittrue [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 657#ingressENTRY_T1_init-D75true [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 371#forwarding_0.applyENTRY_T1_inittrue [2129] forwarding_0.applyENTRY_T1_init-->L401_T1_init: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_18))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_18}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_18}  AuxVars[]  AssignedVars[] 230#L401_T1_inittrue [1993] L401_T1_init-->L401-1_T1_init: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_16))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_16}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_16}  AuxVars[]  AssignedVars[] 285#L401-1_T1_inittrue [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 668#forwarding_0.applyEXIT_T1_inittrue >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 223#ingressFINAL-D177true [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30#ingressFINAL_T1_inittrue [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 549#ingressEXIT_T1_inittrue >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 852#L546-D144true [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 794#L546_T1_inittrue [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 254#L546_T1_init-D60true [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 709#egressENTRY_T1_inittrue [2478] egressENTRY_T1_init-->L324_T1_init: Formula: (not (= v_standard_metadata.ingress_port_17 1))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[] 821#L324_T1_inittrue [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 860#L376_T1_inittrue [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 422#egressFINAL_T1_inittrue [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 882#egressEXIT_T1_inittrue >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 295#L547-D174true [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 293#L547_T1_inittrue [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 509#L547_T1_init-D15true [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 866#computeChecksumFINAL_T1_inittrue [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 981#computeChecksumEXIT_T1_inittrue >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 361#L548-D105true [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 833#L548_T1_inittrue [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 562#L549-1_T1_inittrue [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 454#L553_T1_inittrue [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 197#L554_T1_inittrue [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 962#L555_T1_inittrue [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 952#L556_T1_inittrue [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 939#L557_T1_inittrue [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 804#mainFINAL_T1_inittrue [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 815#mainEXIT_T1_inittrue >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 789#L564-1-D129true [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 435#L564-1_accept_S3true 
[2023-02-07 22:01:58,772 INFO  L754   eck$LassoCheckResult]: Loop: 435#L564-1_accept_S3true [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 359#L564_accept_S3true [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 914#L564_accept_S3-D61true [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 382#mainENTRY_accept_S3true [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 574#mainENTRY_accept_S3-D52true [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 987#havocProcedureENTRY_accept_S3true [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 904#L409_accept_S3true [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 783#L410_accept_S3true [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 71#L411_accept_S3true [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 315#L412_accept_S3true [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 910#L413_accept_S3true [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 878#L414_accept_S3true [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 531#L415_accept_S3true [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 846#L416_accept_S3true [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 662#L417_accept_S3true [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 889#L418_accept_S3true [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 460#L419_accept_S3true [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 213#L420_accept_S3true [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 470#L421_accept_S3true [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 86#L422_accept_S3true [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 937#L423_accept_S3true [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 961#L424_accept_S3true [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 700#L425_accept_S3true [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 144#L426_accept_S3true [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 218#L427_accept_S3true [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 484#L428_accept_S3true [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 189#L429_accept_S3true [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 62#L430_accept_S3true [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 772#L431_accept_S3true [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 160#L432_accept_S3true [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 682#L433_accept_S3true [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 236#L434_accept_S3true [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 80#L435_accept_S3true [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 1015#L436_accept_S3true [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 907#L437_accept_S3true [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 850#L438_accept_S3true [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 114#L439_accept_S3true [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 643#L440_accept_S3true [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 440#L441_accept_S3true [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 956#L442_accept_S3true [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 47#L443_accept_S3true [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 702#L444_accept_S3true [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 644#L445_accept_S3true [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 29#L446_accept_S3true [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 1009#L447_accept_S3true [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 880#L448_accept_S3true [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 506#L449_accept_S3true [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 205#L450_accept_S3true [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 512#L451_accept_S3true [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 4#L452_accept_S3true [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 553#L453_accept_S3true [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 840#L454_accept_S3true [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 685#L455_accept_S3true [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 676#L456_accept_S3true [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 923#L457_accept_S3true [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 392#L458_accept_S3true [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 1016#L459_accept_S3true [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 642#L460_accept_S3true [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 817#L461_accept_S3true [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 445#L462_accept_S3true [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 34#L463_accept_S3true [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 253#L464_accept_S3true [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 275#L465_accept_S3true [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 339#L466_accept_S3true [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 628#L467_accept_S3true [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 77#L468_accept_S3true [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 31#L469_accept_S3true [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 154#L470_accept_S3true [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 188#L471_accept_S3true [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 493#L472_accept_S3true [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 561#L473_accept_S3true [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 235#L474_accept_S3true [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 343#L475_accept_S3true [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 686#L476_accept_S3true [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 191#L477_accept_S3true [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 200#L478_accept_S3true [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 259#L479_accept_S3true [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 725#L480_accept_S3true [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 131#L481_accept_S3true [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 649#L482_accept_S3true [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 1014#L483_accept_S3true [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 995#L484_accept_S3true [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 338#L485_accept_S3true [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 224#L486_accept_S3true [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 893#L487_accept_S3true [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 165#L488_accept_S3true [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 74#L489_accept_S3true [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 623#L490_accept_S3true [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 351#L491_accept_S3true [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 115#L492_accept_S3true [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 331#L493_accept_S3true [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 729#L494_accept_S3true [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 617#L495_accept_S3true [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 217#L496_accept_S3true [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 97#L497_accept_S3true [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 226#L498_accept_S3true [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 841#L499_accept_S3true [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 666#L500_accept_S3true [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 868#L501_accept_S3true [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 983#L502_accept_S3true [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 75#L503_accept_S3true [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 525#L504_accept_S3true [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 281#L505_accept_S3true [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 204#L506_accept_S3true [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 884#L507_accept_S3true [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 311#L508_accept_S3true [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 570#L509_accept_S3true [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 366#L510_accept_S3true [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 377#L511_accept_S3true [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 7#L512_accept_S3true [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 82#L513_accept_S3true [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 679#L514_accept_S3true [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 446#L515_accept_S3true [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 238#L516_accept_S3true [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 965#L517_accept_S3true [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 820#L518_accept_S3true [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 399#L519_accept_S3true [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 300#L520_accept_S3true [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 233#L521_accept_S3true [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 388#L522_accept_S3true [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 871#L523_accept_S3true [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 792#L524_accept_S3true [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 282#L525_accept_S3true [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 59#L526_accept_S3true [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 770#L527_accept_S3true [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 174#L528_accept_S3true [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 651#L529_accept_S3true [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 383#L530_accept_S3true [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 785#L531_accept_S3true [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 116#havocProcedureFINAL_accept_S3true [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 567#havocProcedureEXIT_accept_S3true >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 887#L543-D97true [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 819#L543_accept_S3true [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 985#L543_accept_S3-D79true [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 865#_parser_ParserImplENTRY_accept_S3true [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 81#_parser_ParserImplENTRY_accept_S3-D49true [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 932#startENTRY_accept_S3true [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 698#L654_accept_S3true [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 407#L654-1_accept_S3true [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 958#startEXIT_accept_S3true >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 555#_parser_ParserImplFINAL-D109true [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 855#_parser_ParserImplFINAL_accept_S3true [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 552#_parser_ParserImplEXIT_accept_S3true >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 730#L544-D148true [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 231#L544_accept_S3true [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 283#L544_accept_S3-D16true [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 418#verifyChecksumFINAL_accept_S3true [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1017#verifyChecksumEXIT_accept_S3true >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 246#L545-D145true [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 831#L545_accept_S3true [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 571#L545_accept_S3-D43true [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 822#ingressENTRY_accept_S3true [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 931#ingressENTRY_accept_S3-D73true [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 630#forwarding_0.applyENTRY_accept_S3true [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 1002#L401_accept_S3true [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 441#L401-1_accept_S3true [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 903#forwarding_0.applyEXIT_accept_S3true >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 452#ingressFINAL-D175true [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 714#ingressFINAL_accept_S3true [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 858#ingressEXIT_accept_S3true >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 737#L546-D142true [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 532#L546_accept_S3true [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 818#L546_accept_S3-D58true [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 500#egressENTRY_accept_S3true [2264] egressENTRY_accept_S3-->L324_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_13 1))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[] 451#L324_accept_S3true [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 183#L376_accept_S3true [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 395#egressFINAL_accept_S3true [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 433#egressEXIT_accept_S3true >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 758#L547-D172true [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 476#L547_accept_S3true [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 853#L547_accept_S3-D13true [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 584#computeChecksumFINAL_accept_S3true [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 79#computeChecksumEXIT_accept_S3true >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 153#L548-D103true [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 369#L548_accept_S3true [2127] L548_accept_S3-->L549-1_accept_S3: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 919#L549-1_accept_S3true [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 482#L553_accept_S3true [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 550#L554_accept_S3true [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 368#L555_accept_S3true [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 158#L556_accept_S3true [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 678#L557_accept_S3true [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 113#mainFINAL_accept_S3true [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1003#mainEXIT_accept_S3true >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 210#L564-1-D127true [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 435#L564-1_accept_S3true 
[2023-02-07 22:01:58,778 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:01:58,778 INFO  L85        PathProgramCache]: Analyzing trace with hash -37499605, now seen corresponding path program 1 times
[2023-02-07 22:01:58,785 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:01:58,785 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1448193341]
[2023-02-07 22:01:58,785 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:01:58,785 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:01:58,859 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:01:59,040 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,178 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:01:59,186 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:01:59,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,243 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:01:59,245 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,247 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:01:59,248 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,254 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:01:59,257 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,260 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:01:59,261 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,283 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-07 22:01:59,287 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,291 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:01:59,292 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:01:59,295 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:01:59,296 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:01:59,296 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1448193341]
[2023-02-07 22:01:59,297 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1448193341] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:01:59,297 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:01:59,297 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-07 22:01:59,299 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [651649617]
[2023-02-07 22:01:59,299 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:01:59,303 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:01:59,304 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:01:59,326 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-07 22:01:59,326 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=64, Unknown=0, NotChecked=0, Total=90
[2023-02-07 22:01:59,329 INFO  L87              Difference]: Start difference. First operand  has 1022 states, 847 states have (on average 1.077922077922078) internal successors, (913), 828 states have internal predecessors, (913), 97 states have call successors, (97), 97 states have call predecessors, (97), 78 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288) Second operand  has 10 states, 9 states have (on average 18.555555555555557) internal successors, (167), 4 states have internal predecessors, (167), 2 states have call successors, (10), 7 states have call predecessors, (10), 3 states have return successors, (9), 3 states have call predecessors, (9), 2 states have call successors, (9)
[2023-02-07 22:02:01,370 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:01,371 INFO  L93              Difference]: Finished difference Result 1144 states and 1245 transitions.
[2023-02-07 22:02:01,372 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-07 22:02:01,375 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1144 states and 1245 transitions.
[2023-02-07 22:02:01,378 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:01,387 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1144 states to 1072 states and 1163 transitions.
[2023-02-07 22:02:01,388 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 68
[2023-02-07 22:02:01,388 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 68
[2023-02-07 22:02:01,389 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1072 states and 1163 transitions.
[2023-02-07 22:02:01,393 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:01,393 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1072 states and 1163 transitions.
[2023-02-07 22:02:01,409 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1072 states and 1163 transitions.
[2023-02-07 22:02:01,435 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1072 to 1022.
[2023-02-07 22:02:01,437 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1022 states, 847 states have (on average 1.0743801652892562) internal successors, (910), 828 states have internal predecessors, (910), 97 states have call successors, (97), 97 states have call predecessors, (97), 78 states have return successors, (96), 96 states have call predecessors, (96), 96 states have call successors, (96)
[2023-02-07 22:02:01,439 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1022 states to 1022 states and 1103 transitions.
[2023-02-07 22:02:01,440 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1022 states and 1103 transitions.
[2023-02-07 22:02:01,441 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1022 states and 1103 transitions.
[2023-02-07 22:02:01,441 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-07 22:02:01,441 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1022 states and 1103 transitions.
[2023-02-07 22:02:01,444 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:01,444 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:01,444 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:01,446 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:01,446 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:01,449 INFO  L752   eck$LassoCheckResult]: Stem: 2750#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2751#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 2971#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2636#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2984#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2612#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2936#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2937#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 3095#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 3509#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2652#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 2653#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3422#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3283#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3284#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 3009#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3010#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 3394#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3395#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 2849#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2850#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3368#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 3308#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3309#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 3565#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3496#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 3497#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3374#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 3248#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3249#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2700#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2701#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3239#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 3050#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3051#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 3307#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 3322#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 3425#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 2958#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 2959#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 2611#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 2613#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 3026#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 3027#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 2940#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 2941#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 3205#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 3206#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2790#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 2791#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 3489#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 3490#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 3342#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 3200#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3201#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 3570#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 2905#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 2906#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 3423#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 3537#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3042#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 3043#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 3183#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 3324#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 2900#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 2901#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 3173#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 3174#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 3568#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 3463#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 3464#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 3522#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 3546#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 3152#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 2915#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 2852#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 2853#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 3226#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 3260#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 3088#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 3089#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 3543#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 3034#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 3035#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 3439#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 3535#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 3158#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 3159#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 3202#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 3410#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 3372#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 3373#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 3446#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 3310#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 3311#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 3403#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 3228#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 2666#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 2667#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 3251#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 3367#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 3274#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 3275#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 3128#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 3129#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 2929#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 2930#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 2736#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 2737#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 3108#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 3510#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 3020#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 2686#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 2687#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 3344#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 3172#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 3036#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 2903#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 2904#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 3419#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 3330#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 3331#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 3564#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 2671#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 2672#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 2650#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 2651#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 3166#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 3184#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 3071#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 3072#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 3529#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2670#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2635#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2637#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3407#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2921#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3127#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3321#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3397#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 2920#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2922#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2795#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2796#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3133#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3134#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3014#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3015#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3058#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3059#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3558#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2631#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2679#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2680#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3444#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3196#forwarding_0.applyENTRY_T1_init [2129] forwarding_0.applyENTRY_T1_init-->L401_T1_init: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_18))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_18}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_18}  AuxVars[]  AssignedVars[] 3016#L401_T1_init [1993] L401_T1_init-->L401-1_T1_init: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_16))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_16}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_16}  AuxVars[]  AssignedVars[] 3017#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3096#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3006#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2630#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2632#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3375#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2554#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3054#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3055#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 3440#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 2860#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3428#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3004#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 3005#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 3474#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 3199#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 2931#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 2932#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 3427#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 3495#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 2859#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2861#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2818#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2609#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 2586#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 2588#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 3530#L342_T1_init [2695] L342_T1_init-->L342-2_T1_init: Formula: (not (<= v_meta.codel.drop_time_26 v_meta.codel.time_now_24))  InVars {meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  OutVars{meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  AuxVars[]  AssignedVars[] 2555#L342-2_T1_init [2159] L342-2_T1_init-->L363_T1_init: Formula: (not (= v_meta.codel.state_dropping_18 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_18}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_18}  AuxVars[]  AssignedVars[] 3230#L363_T1_init [2666] L363_T1_init-->L324_T1_init: Formula: (not (= v_meta.codel.ok_to_drop_22 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  AuxVars[]  AssignedVars[] 3091#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 3355#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 3255#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3256#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3109#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3106#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3107#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3345#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3551#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3181#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3182#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 3386#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 3287#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 2960#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 2961#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 3569#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 3567#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 3533#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3534#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3523#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 2983#L564-1_accept_S3 
[2023-02-07 22:02:01,452 INFO  L754   eck$LassoCheckResult]: Loop: 2983#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2808#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3178#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2561#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3207#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3399#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 3560#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 3521#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2726#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 2727#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3132#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3554#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3362#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 3363#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3465#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 3466#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3295#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 2987#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2988#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2757#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 2758#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3566#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 3487#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2865#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 2866#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3001#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2943#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2702#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2703#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2891#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2892#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3025#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2744#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 2745#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 3561#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 3549#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 2810#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 2811#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 3271#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 3272#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2668#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 2669#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3450#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 2628#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2629#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 3555#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 3341#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 2974#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 2975#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 2560#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 2562#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 3379#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3477#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 3472#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 3473#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 3220#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 3221#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 3448#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3449#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 3276#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2641#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 2642#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 3053#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 3085#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 3157#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 2740#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 2633#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 2634#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 2881#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 2942#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 3329#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 3023#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 3024#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 3161#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 2945#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 2946#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 2966#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 3061#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 2842#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 2843#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 3456#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 3571#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 3156#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 3007#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 3008#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 2902#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 2732#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 2733#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 3170#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 2812#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 2813#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 3151#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 3433#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 2998#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 2777#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 2778#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 3011#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 3468#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 3469#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 3552#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 2734#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 2735#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 3093#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 2972#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 2973#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 3125#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 3126#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 3187#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 3188#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 2566#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 2567#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 2749#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 3277#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 3028#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 3029#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 3539#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 3227#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 3116#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 3021#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 3022#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 3213#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 3525#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 3094#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 2696#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 2697#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 2916#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 2917#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 3208#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 3209#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 2814#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2815#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3392#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3377#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3538#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2747#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2746#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2748#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3485#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 3236#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3237#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3380#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3381#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3376#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3378#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3018#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3019#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3092#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3250#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3040#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3041#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3396#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2993#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3540#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3437#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 3438#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 3269#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3270#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3281#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3282#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3492#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3500#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2557#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3364#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3335#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 3336#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 2597#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3305#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3418#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 2596#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 2598#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 3350#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 3467#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 2771#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 2730#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 2731#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 3077#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2999#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3000#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3401#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 2617#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 2618#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 2832#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 2776#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 2896#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 3198#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 2754#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 2935#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3223#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3264#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2742#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3313#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3405#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2741#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2743#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2878#L548_accept_S3 [2127] L548_accept_S3-->L549-1_accept_S3: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 3193#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 3318#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 3319#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 3191#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 2887#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 2888#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 2807#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2809#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2982#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 2983#L564-1_accept_S3 
[2023-02-07 22:02:01,452 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:01,453 INFO  L85        PathProgramCache]: Analyzing trace with hash 680788050, now seen corresponding path program 1 times
[2023-02-07 22:02:01,453 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:01,453 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [447401115]
[2023-02-07 22:02:01,453 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:01,453 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:01,475 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,560 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:01,576 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,634 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:01,641 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,664 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:01,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,674 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:01,675 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,676 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:01,677 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,683 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:01,684 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,698 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:01,700 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,713 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-07 22:02:01,717 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,728 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:01,729 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,731 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 187
[2023-02-07 22:02:01,733 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:01,734 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:01,735 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:01,735 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [447401115]
[2023-02-07 22:02:01,735 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [447401115] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:01,735 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:01,735 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-07 22:02:01,736 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1133786414]
[2023-02-07 22:02:01,736 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:01,737 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:01,737 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:01,737 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-07 22:02:01,738 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=75, Unknown=0, NotChecked=0, Total=110
[2023-02-07 22:02:01,738 INFO  L87              Difference]: Start difference. First operand 1022 states and 1103 transitions. cyclomatic complexity: 84 Second operand  has 11 states, 11 states have (on average 16.818181818181817) internal successors, (185), 4 states have internal predecessors, (185), 3 states have call successors, (11), 8 states have call predecessors, (11), 4 states have return successors, (10), 4 states have call predecessors, (10), 3 states have call successors, (10)
[2023-02-07 22:02:03,826 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:03,826 INFO  L93              Difference]: Finished difference Result 1504 states and 1671 transitions.
[2023-02-07 22:02:03,826 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 23 states. 
[2023-02-07 22:02:03,827 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1504 states and 1671 transitions.
[2023-02-07 22:02:03,833 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-07 22:02:03,839 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1504 states to 1504 states and 1671 transitions.
[2023-02-07 22:02:03,839 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 135
[2023-02-07 22:02:03,839 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 135
[2023-02-07 22:02:03,839 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1504 states and 1671 transitions.
[2023-02-07 22:02:03,841 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:03,841 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1504 states and 1671 transitions.
[2023-02-07 22:02:03,842 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1504 states and 1671 transitions.
[2023-02-07 22:02:03,859 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1504 to 1394.
[2023-02-07 22:02:03,860 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1394 states, 1126 states have (on average 1.0905861456483126) internal successors, (1228), 1092 states have internal predecessors, (1228), 148 states have call successors, (148), 148 states have call predecessors, (148), 120 states have return successors, (153), 153 states have call predecessors, (153), 147 states have call successors, (153)
[2023-02-07 22:02:03,862 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1394 states to 1394 states and 1529 transitions.
[2023-02-07 22:02:03,862 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1394 states and 1529 transitions.
[2023-02-07 22:02:03,862 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1394 states and 1529 transitions.
[2023-02-07 22:02:03,863 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-07 22:02:03,863 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1394 states and 1529 transitions.
[2023-02-07 22:02:03,867 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:03,867 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:03,867 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:03,869 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:03,869 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:03,870 INFO  L752   eck$LassoCheckResult]: Stem: 5740#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5741#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 5970#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5625#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5984#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5603#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5935#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5936#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 6100#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 6560#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5641#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 5642#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6454#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6299#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6300#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 6009#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6010#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 6419#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6420#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 5844#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5845#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6393#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 6324#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6325#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 6637#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6546#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 6547#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6399#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6264#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6265#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5690#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5691#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6254#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6051#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6052#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6323#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 6340#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 6457#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 5959#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 5960#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 5602#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 5604#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6026#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 6027#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 5939#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 5940#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6219#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 6220#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 5783#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 5784#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6534#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 6535#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6365#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 6214#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6215#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 6644#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 5904#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 5905#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6455#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 6598#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6042#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 6043#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6193#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 6343#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 5898#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 5899#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6183#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 6184#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 6642#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 6504#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 6505#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 6578#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 6611#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 6161#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 5915#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 5847#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 5848#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 6241#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 6276#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 6091#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 6092#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 6606#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 6035#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 6036#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 6477#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 6597#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 6167#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 6168#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 6216#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 6440#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 6397#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 6398#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 6485#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 6326#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 6327#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 6431#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 6245#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 5658#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 5659#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 6267#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 6391#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 6291#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 6292#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 6134#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 6135#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 5927#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 5928#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 5726#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 5727#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 6112#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6562#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 6020#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 5676#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 5677#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 6366#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 6181#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 6034#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 5901#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 5902#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 6450#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 6351#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 6352#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 6636#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 5661#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 5662#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 5639#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 5640#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 6176#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 6194#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 6071#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 6072#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 6586#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5660#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5624#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5626#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6437#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5919#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6133#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6339#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6422#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 5918#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5920#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5785#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5786#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6139#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6140#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6014#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6015#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6059#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6060#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6627#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5620#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5669#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5670#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6482#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6209#forwarding_0.applyENTRY_T1_init [2129] forwarding_0.applyENTRY_T1_init-->L401_T1_init: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_18))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_18}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_18}  AuxVars[]  AssignedVars[] 6016#L401_T1_init [1993] L401_T1_init-->L401-1_T1_init: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_16))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_16}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_16}  AuxVars[]  AssignedVars[] 6017#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6743#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6742#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6741#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6740#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6738#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5539#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6055#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6056#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 6478#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 5855#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6572#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6004#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 6005#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 6517#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 6212#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 6213#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 6458#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 6459#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 6561#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 5854#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5856#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5806#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5807#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 5571#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 5573#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 6591#L342_T1_init [2695] L342_T1_init-->L342-2_T1_init: Formula: (not (<= v_meta.codel.drop_time_26 v_meta.codel.time_now_24))  InVars {meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  OutVars{meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  AuxVars[]  AssignedVars[] 5540#L342-2_T1_init [2159] L342-2_T1_init-->L363_T1_init: Formula: (not (= v_meta.codel.state_dropping_18 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_18}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_18}  AuxVars[]  AssignedVars[] 6244#L363_T1_init [2666] L363_T1_init-->L324_T1_init: Formula: (not (= v_meta.codel.ok_to_drop_22 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  AuxVars[]  AssignedVars[] 6754#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 6739#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 6737#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6736#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6113#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6110#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6111#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6367#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6617#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6191#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6192#L548_T1_init [2606] L548_T1_init-->L550_T1_init: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 6474#L550_T1_init [2392] L550_T1_init-->L549-1_T1_init: Formula: v_drop_35  InVars {}  OutVars{drop=v_drop_35}  AuxVars[]  AssignedVars[drop] 6411#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 6301#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 5957#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 5958#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 6643#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 6641#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 6593#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6594#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6579#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 5983#L564-1_accept_S3 
[2023-02-07 22:02:03,871 INFO  L754   eck$LassoCheckResult]: Loop: 5983#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5798#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6188#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5542#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6221#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6425#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 6630#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 6577#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5716#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 5717#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6138#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6620#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6386#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 6387#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6506#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 6507#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6310#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 5987#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5988#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5747#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 5748#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6638#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 6532#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5860#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 5861#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5999#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 5942#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5692#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5693#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5889#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 5890#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 6025#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5734#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 5735#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 6631#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 6614#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 5800#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 5801#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 6285#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 6286#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5656#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 5657#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6489#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 5617#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 5618#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 6622#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6364#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 5973#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 5974#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 5541#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 5543#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 6404#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6520#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 6515#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6516#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 6231#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6232#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 6487#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6488#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 6290#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 5630#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 5631#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6054#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 6086#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6166#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 5728#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 5622#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 5623#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 5879#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 5941#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 6350#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 6023#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 6024#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 6170#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 5944#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 5945#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 5965#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 6062#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 5835#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 5836#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 6495#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 6648#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 6165#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 6007#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 6008#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 5900#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 5722#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 5723#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 6180#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 5802#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 5803#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 6158#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 6468#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 5998#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 5767#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 5768#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 6011#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 6510#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 6511#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 6618#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 5724#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 5725#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 6095#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 5971#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 5972#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 6130#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 6131#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 6199#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6200#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 5551#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 5552#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 5739#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 6293#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 6028#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 6029#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 6601#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 6242#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 6120#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 6021#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 6022#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 6227#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 6582#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 6096#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 5686#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 5687#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 5911#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 5912#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 6222#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 6223#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 5804#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5805#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6417#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6402#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6600#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5737#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5736#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5738#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6530#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 6251#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6252#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6405#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6406#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6401#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6403#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6018#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6019#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6097#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6266#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6040#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6041#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6421#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5993#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6602#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6475#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 6476#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 6580#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6663#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6662#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6661#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6660#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6551#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6152#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6388#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6701#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 6700#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 6698#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6699#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6712#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 6711#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 6710#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 6709#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 6706#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 6705#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 6704#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 6703#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 6702#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6697#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6696#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6694#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 6692#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 6693#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 6680#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 6674#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 6669#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 6664#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 6659#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 6237#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6238#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6280#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5732#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6330#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6433#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5731#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5733#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6204#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 6205#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 6484#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 6336#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 6337#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 6203#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 5885#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 5886#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 5797#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5799#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5982#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 5983#L564-1_accept_S3 
[2023-02-07 22:02:03,871 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:03,872 INFO  L85        PathProgramCache]: Analyzing trace with hash 1235864575, now seen corresponding path program 1 times
[2023-02-07 22:02:03,872 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:03,872 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [525222650]
[2023-02-07 22:02:03,872 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:03,872 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:03,885 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:03,957 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:03,970 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,032 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:04,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,053 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:04,055 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:04,063 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,064 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:04,064 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,069 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:04,071 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:04,072 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,079 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 159
[2023-02-07 22:02:04,081 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,086 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:04,087 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,088 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 187
[2023-02-07 22:02:04,089 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:04,090 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:04,090 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:04,090 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [525222650]
[2023-02-07 22:02:04,090 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [525222650] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:04,090 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:04,090 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-07 22:02:04,091 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1632576011]
[2023-02-07 22:02:04,091 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:04,091 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:04,091 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:04,091 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-07 22:02:04,091 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=29, Invalid=61, Unknown=0, NotChecked=0, Total=90
[2023-02-07 22:02:04,091 INFO  L87              Difference]: Start difference. First operand 1394 states and 1529 transitions. cyclomatic complexity: 138 Second operand  has 10 states, 9 states have (on average 20.666666666666668) internal successors, (186), 3 states have internal predecessors, (186), 1 states have call successors, (11), 8 states have call predecessors, (11), 2 states have return successors, (10), 2 states have call predecessors, (10), 1 states have call successors, (10)
[2023-02-07 22:02:05,573 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:05,574 INFO  L93              Difference]: Finished difference Result 1567 states and 1729 transitions.
[2023-02-07 22:02:05,574 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. 
[2023-02-07 22:02:05,574 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1567 states and 1729 transitions.
[2023-02-07 22:02:05,580 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-07 22:02:05,587 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1567 states to 1567 states and 1729 transitions.
[2023-02-07 22:02:05,587 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 154
[2023-02-07 22:02:05,587 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 164
[2023-02-07 22:02:05,587 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1567 states and 1729 transitions.
[2023-02-07 22:02:05,589 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:05,589 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1567 states and 1729 transitions.
[2023-02-07 22:02:05,590 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1567 states and 1729 transitions.
[2023-02-07 22:02:05,607 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1567 to 1456.
[2023-02-07 22:02:05,608 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1456 states, 1174 states have (on average 1.0928449744463373) internal successors, (1283), 1146 states have internal predecessors, (1283), 150 states have call successors, (150), 150 states have call predecessors, (150), 132 states have return successors, (159), 159 states have call predecessors, (159), 149 states have call successors, (159)
[2023-02-07 22:02:05,611 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1456 states to 1456 states and 1592 transitions.
[2023-02-07 22:02:05,611 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1456 states and 1592 transitions.
[2023-02-07 22:02:05,611 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1456 states and 1592 transitions.
[2023-02-07 22:02:05,612 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-07 22:02:05,612 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1456 states and 1592 transitions.
[2023-02-07 22:02:05,615 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:05,615 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:05,615 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:05,617 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:05,617 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:05,619 INFO  L752   eck$LassoCheckResult]: Stem: 9147#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9148#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 9375#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9031#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9388#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9006#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9342#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9343#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 9503#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 9977#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 9048#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 9049#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9874#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9713#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9714#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 9415#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9416#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 9840#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9841#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 9253#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9254#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9812#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 9743#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9744#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 10052#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9962#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 9963#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9819#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 9673#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9674#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9096#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9097#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9662#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 9456#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9457#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 9742#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 9760#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 9877#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 9362#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 9363#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 9005#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 9007#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 9432#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 9433#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 9346#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 9347#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 9623#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 9624#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 9190#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 9191#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 9953#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 9954#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 9781#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 9618#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 9619#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 10060#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 9310#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 9311#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 9875#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 10011#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 9448#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 9449#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 9600#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 9762#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 9305#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 9306#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 9590#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 9591#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 10057#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 9923#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 9924#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 9994#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 10023#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 9567#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 9321#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 9257#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 9258#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 9646#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 9686#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 9496#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 9497#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 10018#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 9440#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 9441#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 9895#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 10009#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 9574#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 9575#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 9620#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 9862#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 9817#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 9818#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 9904#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 9745#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 9746#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 9853#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 9648#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 9062#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 9063#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 9676#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 9810#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 9703#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 9704#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 9540#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 9541#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 9335#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 9336#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 9133#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 9134#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 9518#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 9978#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 9426#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 9082#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 9083#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 9783#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 9589#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 9442#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 9308#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 9309#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 9871#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 9769#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 9770#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 10051#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 9067#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 9068#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 9046#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 9047#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 9582#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 9601#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 9478#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 9479#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 10003#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9066#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9030#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9032#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9859#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9327#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9539#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9759#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9843#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 9326#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9328#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9195#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9196#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9545#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9546#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9420#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9421#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9464#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9465#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10041#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9026#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9075#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9076#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9901#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9614#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 9009#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 10017#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9008#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9010#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 9958#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 9959#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 9593#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9224#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 9225#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9813#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10270#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10269#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10268#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10267#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10266#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8996#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10264#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10317#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 10316#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 10314#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10315#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10326#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 10325#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 10324#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 10323#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 10322#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 10321#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 10320#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 10319#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 10318#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10313#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10312#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10311#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 10309#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 10304#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 10301#L342_T1_init [2695] L342_T1_init-->L342-2_T1_init: Formula: (not (<= v_meta.codel.drop_time_26 v_meta.codel.time_now_24))  InVars {meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  OutVars{meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  AuxVars[]  AssignedVars[] 10298#L342-2_T1_init [2159] L342-2_T1_init-->L363_T1_init: Formula: (not (= v_meta.codel.state_dropping_18 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_18}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_18}  AuxVars[]  AssignedVars[] 10297#L363_T1_init [2666] L363_T1_init-->L324_T1_init: Formula: (not (= v_meta.codel.ok_to_drop_22 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_22}  AuxVars[]  AssignedVars[] 9697#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 10382#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 10381#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10380#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10372#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10370#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10371#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10379#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10369#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10368#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10367#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 9832#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 9715#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 9716#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 10243#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 10242#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 10241#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 10240#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10235#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10231#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 9387#L564-1_accept_S3 
[2023-02-07 22:02:05,621 INFO  L754   eck$LassoCheckResult]: Loop: 9387#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9208#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9595#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8956#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9625#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9845#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 10045#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 9993#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 9123#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 9124#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9544#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10036#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9805#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 9806#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9925#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 9926#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9730#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 9391#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9392#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9155#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 9156#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10053#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 9951#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9270#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 9271#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9406#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 9349#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9098#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9099#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9296#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 9297#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 9431#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9141#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 9142#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 10047#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 10026#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 9210#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 9211#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 9700#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 9701#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 9064#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 9065#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 9908#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 9023#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 9024#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 10037#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 9780#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 9378#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 9379#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 8955#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8957#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 9824#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 9940#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 9934#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 9935#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 9639#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 9640#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 9906#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 9907#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 9705#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 9036#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 9037#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 9459#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 9491#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 9573#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 9137#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 9028#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 9029#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 9286#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 9348#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 9767#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 9429#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 9430#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 9577#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 9351#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 9352#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 9370#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 9467#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 9245#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 9246#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 9914#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 10068#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 9572#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 9413#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 9414#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 9307#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 9129#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 9130#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 9586#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 9212#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 9213#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 9566#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 9885#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 9402#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 9175#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 9176#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 9417#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 9928#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 9929#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 10032#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 9131#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 9132#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 9501#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 9376#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 9377#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 9537#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 9538#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 9606#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 9607#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 8961#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 8962#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 9146#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 9706#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 9434#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 9435#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 10014#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 9647#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 9527#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 9427#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 9428#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 9632#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 9999#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 9502#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 9092#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 9093#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 9322#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 9323#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 9626#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 9627#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 9214#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9215#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9838#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9822#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10013#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9144#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9143#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9145#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9949#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 9659#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9660#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9825#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9826#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9821#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9823#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9424#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9425#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9500#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9675#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9446#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9447#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9842#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9397#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10015#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9893#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 9894#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 9997#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10043#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10044#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9956#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9957#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9967#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9150#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9807#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10012#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 10151#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 8990#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10046#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9870#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 8989#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 8991#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 9792#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 9927#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 9169#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 9127#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 9128#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 9484#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9569#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10111#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10109#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 10106#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 10105#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 9683#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 9174#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 9301#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 9616#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 9152#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 9341#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9642#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9692#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9139#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9749#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9855#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9138#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9140#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9283#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 9611#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 9903#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 9756#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 9757#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 9610#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 9292#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 9293#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 9207#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9209#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9386#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 9387#L564-1_accept_S3 
[2023-02-07 22:02:05,622 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:05,622 INFO  L85        PathProgramCache]: Analyzing trace with hash 240537764, now seen corresponding path program 1 times
[2023-02-07 22:02:05,622 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:05,622 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [845412862]
[2023-02-07 22:02:05,622 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:05,622 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:05,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,742 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:05,757 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,853 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:05,860 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,874 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:05,875 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,881 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:05,882 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,883 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:05,883 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,888 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:05,889 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,890 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:05,891 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,892 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:05,893 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,902 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:05,905 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:05,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,933 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 195
[2023-02-07 22:02:05,935 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:05,936 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:05,936 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:05,936 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [845412862]
[2023-02-07 22:02:05,936 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [845412862] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:05,937 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:05,937 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-02-07 22:02:05,937 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1904728644]
[2023-02-07 22:02:05,937 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:05,937 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:05,937 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:05,938 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants.
[2023-02-07 22:02:05,938 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=45, Invalid=227, Unknown=0, NotChecked=0, Total=272
[2023-02-07 22:02:05,938 INFO  L87              Difference]: Start difference. First operand 1456 states and 1592 transitions. cyclomatic complexity: 139 Second operand  has 17 states, 16 states have (on average 11.9375) internal successors, (191), 10 states have internal predecessors, (191), 4 states have call successors, (12), 8 states have call predecessors, (12), 5 states have return successors, (11), 5 states have call predecessors, (11), 4 states have call successors, (11)
[2023-02-07 22:02:11,981 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:11,981 INFO  L93              Difference]: Finished difference Result 5098 states and 5628 transitions.
[2023-02-07 22:02:11,981 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 95 states. 
[2023-02-07 22:02:11,982 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5098 states and 5628 transitions.
[2023-02-07 22:02:11,999 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-02-07 22:02:12,015 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5098 states to 5098 states and 5628 transitions.
[2023-02-07 22:02:12,016 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 568
[2023-02-07 22:02:12,016 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 604
[2023-02-07 22:02:12,016 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5098 states and 5628 transitions.
[2023-02-07 22:02:12,020 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:12,020 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5098 states and 5628 transitions.
[2023-02-07 22:02:12,021 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5098 states and 5628 transitions.
[2023-02-07 22:02:12,048 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5098 to 1636.
[2023-02-07 22:02:12,050 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1636 states, 1299 states have (on average 1.0969976905311778) internal successors, (1425), 1283 states have internal predecessors, (1425), 170 states have call successors, (170), 170 states have call predecessors, (170), 167 states have return successors, (182), 182 states have call predecessors, (182), 169 states have call successors, (182)
[2023-02-07 22:02:12,052 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1636 states to 1636 states and 1777 transitions.
[2023-02-07 22:02:12,052 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1636 states and 1777 transitions.
[2023-02-07 22:02:12,052 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1636 states and 1777 transitions.
[2023-02-07 22:02:12,052 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-07 22:02:12,052 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1636 states and 1777 transitions.
[2023-02-07 22:02:12,056 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:12,056 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:12,056 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:12,058 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:12,058 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:12,059 INFO  L752   eck$LassoCheckResult]: Stem: 16377#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16378#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 16612#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16263#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16625#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16239#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16581#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16582#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 16745#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 17274#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 16279#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 16280#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 17150#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 16965#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 16966#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 16653#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 16654#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 17108#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 17109#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 16488#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 16489#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 17075#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 16988#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 16989#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 17375#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 17253#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 17254#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 17085#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 16924#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 16925#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 16327#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 16328#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 16913#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 16694#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 16695#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 16987#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 17005#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 17152#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 16599#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 16600#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 16238#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 16240#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 16670#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 16671#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 16583#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 16584#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 16873#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 16874#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 16421#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 16422#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 17244#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 17245#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 17033#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 16870#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 16871#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 17383#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 16548#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 16549#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 17151#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 17319#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 16684#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 16685#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 16849#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 17006#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 16536#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 16537#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 16836#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 16837#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 17380#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 17202#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 17203#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 17296#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 17336#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 16812#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 16556#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 16490#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 16491#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 16899#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 16938#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 16738#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 16739#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 17330#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 16678#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 16679#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 17172#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 17315#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 16819#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 16820#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 16872#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 17132#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 17083#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 17084#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 17182#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 16990#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 16991#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 17124#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 16901#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 16293#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 16294#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 16927#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 17072#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 16955#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 16956#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 16785#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 16786#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 16573#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 16574#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 16363#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 16364#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 16761#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 17276#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 16664#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 16313#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 16314#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 17034#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 16834#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 16680#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 16546#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 16547#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 17144#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 17018#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 17019#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 17374#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 16298#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 16299#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 16277#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 16278#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 16829#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 16850#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 16717#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 16718#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 17306#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16297#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16262#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16264#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17130#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16565#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16784#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17004#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 17112#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 16564#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16566#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16426#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16427#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16790#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16791#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16658#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16659#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16705#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16706#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17358#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16258#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16306#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16307#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17179#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16864#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 16242#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 17329#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16241#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 16243#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 17250#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 17251#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 16842#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16457#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 16458#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17079#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17212#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17213#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16257#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16259#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17342#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16228#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16700#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16701#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 17246#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 16500#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17156#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16647#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 16648#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 17221#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 16869#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 16575#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 16576#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 17154#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 17252#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 16499#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16501#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16447#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16448#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 17484#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 17308#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 17309#L342_T1_init [2695] L342_T1_init-->L342-2_T1_init: Formula: (not (<= v_meta.codel.drop_time_26 v_meta.codel.time_now_24))  InVars {meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  OutVars{meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  AuxVars[]  AssignedVars[] 16902#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 16903#L348_T1_init [2436] L348_T1_init-->L353_T1_init: Formula: (not (= 0 v_meta.codel.ok_to_drop_20))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_20}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_20}  AuxVars[]  AssignedVars[] 17482#L353_T1_init [2201] L353_T1_init-->L324_T1_init: Formula: (not (<= v_meta.codel.drop_next_32 v_meta.codel.time_now_32))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_32, meta.codel.time_now=v_meta.codel.time_now_32}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_32, meta.codel.time_now=v_meta.codel.time_now_32}  AuxVars[]  AssignedVars[] 17479#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 17477#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 17475#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17473#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17470#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17468#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17469#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17474#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17467#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17464#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17460#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 17455#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 17452#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 17448#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 17447#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 17446#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 17445#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 17444#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17443#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17441#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 16624#L564-1_accept_S3 
[2023-02-07 22:02:12,060 INFO  L754   eck$LassoCheckResult]: Loop: 16624#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16439#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16844#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16184#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16877#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17115#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 17365#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 17295#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 16353#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 16354#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 16789#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 17353#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 17065#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 17066#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 17205#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 17206#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 16974#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 16628#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 16629#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 16384#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 16385#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 17377#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 17242#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 16505#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 16506#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 16640#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 16588#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 16329#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 16330#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 16532#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 16533#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 16669#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 16371#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 16372#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 17366#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 17340#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 16441#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 16442#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 16949#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 16950#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 16295#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 16296#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 17186#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 16255#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 16256#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 17355#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 17032#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 16615#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 16616#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 16183#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 16185#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 17092#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 17225#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 17219#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 17220#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 16888#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 16889#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 17184#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 17185#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 16957#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 16268#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 16269#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 16699#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 16733#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 16818#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 16365#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 16260#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 16261#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 16522#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 16587#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 17014#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 16667#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 16668#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 16822#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 16590#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 16591#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 16607#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 16708#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 16480#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 16481#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 17192#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 17394#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 16817#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 16651#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 16652#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 16545#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 16359#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 16360#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 16833#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 16443#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 16444#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 16809#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 17162#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 16639#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 16408#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 16409#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 16655#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 17208#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 17209#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 17349#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 16361#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 16362#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 16742#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 16613#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 16614#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 16782#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 16783#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 16855#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 16856#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 16193#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 16194#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 16376#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 16958#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 16672#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 16673#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 17324#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 16900#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 16770#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 16665#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 16666#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 16884#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 17302#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 16743#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 16323#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 16324#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 16560#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 16561#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 16878#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 16879#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 16445#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16446#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17107#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17090#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17323#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16374#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16373#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16375#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 17240#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 16910#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16911#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17093#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17094#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17089#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17091#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16662#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16663#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16744#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16926#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16686#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16687#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17111#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16634#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17325#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17170#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 17171#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 16951#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16952#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16963#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16964#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17346#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17347#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16454#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17067#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17023#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 17024#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 16400#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 17782#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17788#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 17787#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 17786#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 17785#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 17784#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 16399#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 16401#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 16725#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 16726#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17781#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17780#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17778#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 17777#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 16466#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 16468#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 16538#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 16540#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 16868#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 16579#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 16580#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16894#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16943#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16369#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 16994#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 17127#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16368#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16370#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16860#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 16861#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 17181#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 17000#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 17001#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 16859#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 16528#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 16529#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 16438#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16440#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16623#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 16624#L564-1_accept_S3 
[2023-02-07 22:02:12,061 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:12,061 INFO  L85        PathProgramCache]: Analyzing trace with hash -1172272882, now seen corresponding path program 1 times
[2023-02-07 22:02:12,061 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:12,061 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [344205086]
[2023-02-07 22:02:12,061 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:12,061 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:12,071 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,119 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:12,128 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,166 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:12,170 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,178 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:12,179 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,184 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:12,184 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,185 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:12,185 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,189 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:12,190 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,191 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:12,192 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,192 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:12,193 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,200 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:12,202 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,231 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:12,233 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-07 22:02:12,237 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:12,238 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:12,238 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:12,239 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [344205086]
[2023-02-07 22:02:12,239 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [344205086] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:12,239 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:12,239 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-07 22:02:12,239 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2119002477]
[2023-02-07 22:02:12,239 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:12,239 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:12,239 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:12,240 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-07 22:02:12,240 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=29, Invalid=61, Unknown=0, NotChecked=0, Total=90
[2023-02-07 22:02:12,240 INFO  L87              Difference]: Start difference. First operand 1636 states and 1777 transitions. cyclomatic complexity: 144 Second operand  has 10 states, 10 states have (on average 19.2) internal successors, (192), 3 states have internal predecessors, (192), 2 states have call successors, (12), 8 states have call predecessors, (12), 3 states have return successors, (11), 3 states have call predecessors, (11), 2 states have call successors, (11)
[2023-02-07 22:02:14,100 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:14,100 INFO  L93              Difference]: Finished difference Result 2217 states and 2421 transitions.
[2023-02-07 22:02:14,100 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. 
[2023-02-07 22:02:14,101 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2217 states and 2421 transitions.
[2023-02-07 22:02:14,106 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-07 22:02:14,112 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2217 states to 2217 states and 2421 transitions.
[2023-02-07 22:02:14,112 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 238
[2023-02-07 22:02:14,112 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 264
[2023-02-07 22:02:14,112 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2217 states and 2421 transitions.
[2023-02-07 22:02:14,115 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:14,115 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2217 states and 2421 transitions.
[2023-02-07 22:02:14,116 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2217 states and 2421 transitions.
[2023-02-07 22:02:14,148 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2217 to 1654.
[2023-02-07 22:02:14,149 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1654 states, 1317 states have (on average 1.1002277904328017) internal successors, (1449), 1301 states have internal predecessors, (1449), 170 states have call successors, (170), 170 states have call predecessors, (170), 167 states have return successors, (182), 182 states have call predecessors, (182), 169 states have call successors, (182)
[2023-02-07 22:02:14,150 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1654 states to 1654 states and 1801 transitions.
[2023-02-07 22:02:14,150 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1654 states and 1801 transitions.
[2023-02-07 22:02:14,150 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1654 states and 1801 transitions.
[2023-02-07 22:02:14,150 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-07 22:02:14,150 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1654 states and 1801 transitions.
[2023-02-07 22:02:14,152 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:14,152 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:14,152 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:14,153 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:14,153 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:14,159 INFO  L752   eck$LassoCheckResult]: Stem: 20717#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20718#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 20948#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20600#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20961#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20576#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20916#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20917#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 21079#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 21591#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 20618#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 20619#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21460#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21293#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21294#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 20989#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 20990#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 21423#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21424#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 20823#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 20824#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21392#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 21319#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21320#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 21682#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21568#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 21569#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21400#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 21254#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21255#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 20667#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 20668#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 21244#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 21029#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21030#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 21318#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 21335#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 21462#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 20935#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 20936#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 20575#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 20577#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 21006#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 21007#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 20918#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 20919#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 21204#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 21205#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 20759#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 20760#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 21558#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 21559#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 21358#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 21201#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 21202#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 21691#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 20884#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 20885#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 21461#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 21637#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 21020#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 21021#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 21180#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 21336#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 20871#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 20872#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 21167#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 21168#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 21689#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 21519#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 21520#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 21615#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 21651#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 21142#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 20892#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 20825#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 20826#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 21230#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 21267#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 21072#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 21073#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 21646#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 21014#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 21015#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 21488#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 21634#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 21148#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 21149#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 21203#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 21446#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 21398#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 21399#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 21499#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 21321#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 21322#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 21438#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 21232#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 20633#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 20634#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 21257#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 21390#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 21284#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 21285#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 21115#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 21116#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 20909#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 20910#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 20702#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 20703#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 21092#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 21596#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 21000#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 20653#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 20654#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 21359#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 21164#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 21016#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 20882#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 20883#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 21456#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 21345#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 21346#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 21681#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 20638#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 20639#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 20616#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 20617#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 21159#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 21181#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 21052#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 21053#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 21626#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20637#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20599#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20601#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21444#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20901#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21114#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21334#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21428#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 20900#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20902#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20764#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20765#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21120#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21121#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20994#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20995#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21039#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21040#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21672#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20595#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20646#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20647#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21496#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21194#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 20579#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 21645#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20578#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 20580#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21564#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 21565#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 21173#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20794#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 20795#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21394#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21531#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20986#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20594#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20596#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21753#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20566#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21752#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21781#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 21492#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 20984#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21608#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20983#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 20985#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 21782#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 21199#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 21200#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 21464#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 21465#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 21566#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 21567#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21780#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21779#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21778#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 21775#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 21772#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 21769#L342_T1_init [2694] L342_T1_init-->L343_T1_init: Formula: (<= v_meta.codel.drop_time_25 v_meta.codel.time_now_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_23, meta.codel.drop_time=v_meta.codel.drop_time_25}  OutVars{meta.codel.time_now=v_meta.codel.time_now_23, meta.codel.drop_time=v_meta.codel.drop_time_25}  AuxVars[]  AssignedVars[] 21597#L343_T1_init [2528] L343_T1_init-->L342-2_T1_init: Formula: (= v_meta.codel.ok_to_drop_27 1)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_27}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 21598#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 21719#L348_T1_init [2436] L348_T1_init-->L353_T1_init: Formula: (not (= 0 v_meta.codel.ok_to_drop_20))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_20}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_20}  AuxVars[]  AssignedVars[] 21720#L353_T1_init [2201] L353_T1_init-->L324_T1_init: Formula: (not (<= v_meta.codel.drop_next_32 v_meta.codel.time_now_32))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_32, meta.codel.time_now=v_meta.codel.time_now_32}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_32, meta.codel.time_now=v_meta.codel.time_now_32}  AuxVars[]  AssignedVars[] 21759#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 21757#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 21756#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21751#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21750#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21745#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21746#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21921#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21744#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21742#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21739#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 21737#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 21735#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 21733#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 21731#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 21729#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 21727#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 21725#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21724#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21721#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 20960#L564-1_accept_S3 
[2023-02-07 22:02:14,160 INFO  L754   eck$LassoCheckResult]: Loop: 20960#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20777#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21175#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20522#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21208#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21431#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 21674#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 21614#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 20692#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 20693#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21119#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21667#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21384#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 21385#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21522#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 21523#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21305#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 20964#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 20965#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 20724#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 20725#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21683#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 21556#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 20841#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 20842#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 20976#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 20923#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 20669#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 20670#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 20867#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 20868#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 21005#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 20711#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 20712#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 21675#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 21657#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 20779#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 20780#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 21279#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 21280#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 20635#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 20636#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 21503#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 20592#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 20593#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 21669#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 21357#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 20951#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 20952#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 20521#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 20523#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 21407#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 21542#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 21536#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 21537#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 21220#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 21221#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 21501#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 21502#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 21286#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 20605#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 20606#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 21034#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 21067#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 21147#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 20704#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 20597#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 20598#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 20857#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 20922#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 21343#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 21003#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 21004#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 21151#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 20925#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 20926#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 20943#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 21043#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 20816#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 20817#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 21509#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 21695#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 21146#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 20987#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 20988#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 20881#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 20698#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 20699#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 21163#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 20781#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 20782#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 21139#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 21476#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 20975#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 20746#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 20747#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 20991#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 21526#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 21527#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 21663#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 20700#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 20701#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 21076#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 20949#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 20950#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 21112#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 21113#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 21185#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 21186#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 20531#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 20532#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 20716#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 21287#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 21008#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 21009#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 21640#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 21231#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 21102#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 21001#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 21002#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 21216#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 21622#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 21077#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 20663#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 20664#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 20896#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 20897#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 21209#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 21210#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 20783#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20784#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21422#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21405#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21639#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20714#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20713#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20715#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21554#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 21241#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21242#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21408#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21409#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21404#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21406#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20998#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20999#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21078#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21256#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21022#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21023#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21427#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20970#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21642#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21486#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 21487#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 21619#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21860#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21859#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21562#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21563#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21578#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20525#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21386#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21964#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 21963#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 21961#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21962#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21973#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 21972#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 21971#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 21970#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 21969#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 21968#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 21967#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 21966#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 21965#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21960#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21959#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21957#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 21955#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 21956#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 21936#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 21933#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 21484#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 21198#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 20723#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 20915#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21226#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21272#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20709#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21325#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21442#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20708#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20710#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20856#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 21190#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 21498#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 21331#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 21332#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 21189#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 20863#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 20864#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 20776#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20778#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20959#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 20960#L564-1_accept_S3 
[2023-02-07 22:02:14,160 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:14,160 INFO  L85        PathProgramCache]: Analyzing trace with hash 1324005035, now seen corresponding path program 1 times
[2023-02-07 22:02:14,160 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:14,160 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [870222910]
[2023-02-07 22:02:14,160 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:14,160 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:14,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:14,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,304 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:14,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,319 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:14,321 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:14,326 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:14,327 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,330 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:14,331 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,332 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:14,332 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,333 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:14,333 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:14,342 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,348 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:14,349 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,350 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 197
[2023-02-07 22:02:14,351 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:14,352 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:14,352 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:14,352 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [870222910]
[2023-02-07 22:02:14,352 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [870222910] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:14,352 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:14,352 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-07 22:02:14,352 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [710432859]
[2023-02-07 22:02:14,352 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:14,352 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:14,352 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:14,352 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-07 22:02:14,353 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-02-07 22:02:14,353 INFO  L87              Difference]: Start difference. First operand 1654 states and 1801 transitions. cyclomatic complexity: 150 Second operand  has 11 states, 10 states have (on average 19.3) internal successors, (193), 4 states have internal predecessors, (193), 2 states have call successors, (12), 8 states have call predecessors, (12), 3 states have return successors, (11), 3 states have call predecessors, (11), 2 states have call successors, (11)
[2023-02-07 22:02:18,033 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:18,034 INFO  L93              Difference]: Finished difference Result 3609 states and 3971 transitions.
[2023-02-07 22:02:18,034 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 36 states. 
[2023-02-07 22:02:18,034 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3609 states and 3971 transitions.
[2023-02-07 22:02:18,039 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-07 22:02:18,047 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3609 states to 3609 states and 3971 transitions.
[2023-02-07 22:02:18,047 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 510
[2023-02-07 22:02:18,047 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 510
[2023-02-07 22:02:18,047 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3609 states and 3971 transitions.
[2023-02-07 22:02:18,049 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:18,050 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3609 states and 3971 transitions.
[2023-02-07 22:02:18,051 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3609 states and 3971 transitions.
[2023-02-07 22:02:18,068 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3609 to 1654.
[2023-02-07 22:02:18,069 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1654 states, 1317 states have (on average 1.1002277904328017) internal successors, (1449), 1301 states have internal predecessors, (1449), 170 states have call successors, (170), 170 states have call predecessors, (170), 167 states have return successors, (182), 182 states have call predecessors, (182), 169 states have call successors, (182)
[2023-02-07 22:02:18,071 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1654 states to 1654 states and 1801 transitions.
[2023-02-07 22:02:18,071 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1654 states and 1801 transitions.
[2023-02-07 22:02:18,071 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1654 states and 1801 transitions.
[2023-02-07 22:02:18,072 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-07 22:02:18,072 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1654 states and 1801 transitions.
[2023-02-07 22:02:18,074 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:18,074 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:18,074 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:18,075 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:18,075 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:18,076 INFO  L752   eck$LassoCheckResult]: Stem: 26500#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26501#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 26736#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26386#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26750#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26362#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26703#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26704#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 26865#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 27374#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26402#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 26403#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 27253#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27075#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 27076#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 26775#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 26776#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 27217#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 27218#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 26606#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26607#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 27187#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 27099#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 27100#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 27469#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 27356#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 27357#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 27195#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 27035#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 27036#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26451#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26452#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 27026#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 26818#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26819#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 27098#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 27115#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 27256#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 26723#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 26724#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 26361#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 26363#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 26792#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 26793#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 26705#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 26706#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 26990#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 26991#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 26541#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 26542#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 27346#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 27347#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 27145#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 26985#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 26986#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 27479#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 26671#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 26672#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 27254#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 27421#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 26808#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 26809#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 26965#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 27116#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 26665#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 26666#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 26952#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 26953#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 27477#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 27307#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 27308#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 27399#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 27433#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 26930#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 26683#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 26610#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 26611#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 27013#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 27049#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 26858#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 26859#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 27430#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 26800#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 26801#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 27278#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 27418#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 26936#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 26937#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 26987#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 27239#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 27192#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 27193#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 27288#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 27101#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 27102#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 27231#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 27015#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 26419#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 26420#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 27038#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 27182#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 27066#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 27067#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 26902#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 26903#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 26695#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 26696#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 26486#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 26487#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 26878#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 27379#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 26788#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 26437#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 26438#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 27152#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 26951#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 26802#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 26668#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 26669#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 27249#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 27128#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 27129#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 27468#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 26422#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 26423#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 26400#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 26401#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 26948#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 26966#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 26841#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 26842#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 27412#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26421#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26385#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26387#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27236#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26687#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26901#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27114#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27220#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 26686#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26688#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26546#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26547#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26907#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26908#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26780#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26781#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26827#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26828#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27456#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26381#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26430#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26431#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27286#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26981#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 26365#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 27429#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26364#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26366#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27352#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 27353#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 26958#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26576#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 26577#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27188#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27515#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27514#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27513#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27510#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27509#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26305#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26822#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26823#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 27281#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 26698#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27259#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26770#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 26771#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 27323#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 26984#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 26697#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 26699#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 27258#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 27354#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 27355#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26919#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26570#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26359#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 26335#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 26337#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 27413#L342_T1_init [2695] L342_T1_init-->L342-2_T1_init: Formula: (not (<= v_meta.codel.drop_time_26 v_meta.codel.time_now_24))  InVars {meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  OutVars{meta.codel.time_now=v_meta.codel.time_now_24, meta.codel.drop_time=v_meta.codel.drop_time_26}  AuxVars[]  AssignedVars[] 26306#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 27016#L348_T1_init [2435] L348_T1_init-->L350_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_19)  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  AuxVars[]  AssignedVars[] 27574#L350_T1_init [1891] L350_T1_init-->L350_T1_init-D48: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value]< 27575#L350_T1_init-D48 [2256] L350_T1_init-D48-->r_state_dropping.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27583#r_state_dropping.writeENTRY_T1_init [2162] r_state_dropping.writeENTRY_T1_init-->r_state_dropping.writeFINAL_T1_init: Formula: (= v_r_state_dropping_23 (store v_r_state_dropping_24 v_r_state_dropping.write_index_2 v_r_state_dropping.write_value_2))  InVars {r_state_dropping=v_r_state_dropping_24, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  OutVars{r_state_dropping=v_r_state_dropping_23, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  AuxVars[]  AssignedVars[r_state_dropping] 27580#r_state_dropping.writeFINAL_T1_init [1866] r_state_dropping.writeFINAL_T1_init-->r_state_dropping.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27573#r_state_dropping.writeEXIT_T1_init >[2905] r_state_dropping.writeEXIT_T1_init-->L324-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value] 27569#L324-D117 [2418] L324-D117-->L324_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27562#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 27559#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 27556#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27554#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27551#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27545#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27546#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27550#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27544#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27542#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27540#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 27538#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 27536#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 27534#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 27532#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 27530#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 27528#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 27526#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27524#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27522#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 26749#L564-1_accept_S3 
[2023-02-07 22:02:18,077 INFO  L754   eck$LassoCheckResult]: Loop: 26749#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26560#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26960#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26312#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26992#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27222#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 27462#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 27398#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26474#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 26475#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26906#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27451#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 27176#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 27177#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 27309#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 27310#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 27085#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 26753#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26754#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26507#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 26508#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 27470#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 27344#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26625#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 26626#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26767#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 26710#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26453#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26454#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26651#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 26652#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 26791#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26494#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 26495#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 27463#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 27437#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 26562#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 26563#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 27060#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 27061#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 26417#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 26418#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 27292#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 26378#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 26379#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 27452#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 27144#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 26739#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 26740#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 26311#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 26313#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 27200#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 27328#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 27321#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 27322#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 27006#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 27007#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 27290#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 27291#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 27065#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 26391#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 26392#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 26821#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 26854#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 26935#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 26490#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 26383#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 26384#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 26643#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 26709#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 27126#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 26789#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 26790#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 26939#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 26711#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 26712#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 26731#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 26830#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 26600#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 26601#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 27298#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 27486#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 26934#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 26773#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 26774#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 26667#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 26482#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 26483#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 26949#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 26564#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 26565#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 26929#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 27266#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 26764#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 26528#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 26529#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 26777#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 27313#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 27314#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 27449#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 26484#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 26485#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 26862#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 26737#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 26738#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 26899#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 26900#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 26972#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 26973#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 26317#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 26318#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 26499#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 27068#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 26794#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 26795#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 27425#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 27014#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 26888#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 26786#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 26787#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 26999#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 27405#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 26863#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 26447#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 26448#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 26681#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 26682#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 26993#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 26994#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 26566#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26567#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27215#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27198#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27424#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26497#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26496#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26498#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27342#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 27023#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27024#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27201#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27202#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27197#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27199#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26784#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26785#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26864#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27037#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26806#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26807#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27219#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26759#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27427#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27276#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 27277#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 27403#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27460#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27461#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27350#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27351#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27363#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26597#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27423#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27134#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 27135#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 27481#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27851#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27862#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 27861#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 27860#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 27859#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 27858#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 27857#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 27856#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 27855#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 27854#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27850#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27849#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27847#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 27845#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 27843#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 27841#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 27842#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 27274#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 26983#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 27731#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 27730#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27729#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27728#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27726#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27727#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27732#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27725#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27724#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26977#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 26978#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 27287#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 27110#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 27111#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 26976#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 26649#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 26650#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 26559#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26561#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26748#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 26749#L564-1_accept_S3 
[2023-02-07 22:02:18,078 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:18,078 INFO  L85        PathProgramCache]: Analyzing trace with hash 1984809020, now seen corresponding path program 1 times
[2023-02-07 22:02:18,078 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:18,078 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1047091354]
[2023-02-07 22:02:18,078 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:18,079 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:18,094 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:18,173 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,224 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:18,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,241 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:18,243 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,249 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:18,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:18,251 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,254 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:18,255 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,256 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:18,257 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,258 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:18,259 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,270 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:18,273 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,279 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:18,280 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,285 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-02-07 22:02:18,286 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,286 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 201
[2023-02-07 22:02:18,287 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:18,289 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:18,289 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:18,289 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1047091354]
[2023-02-07 22:02:18,289 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1047091354] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:18,289 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:18,289 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-07 22:02:18,289 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [331924977]
[2023-02-07 22:02:18,289 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:18,290 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:18,290 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:18,290 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-07 22:02:18,290 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=37, Invalid=119, Unknown=0, NotChecked=0, Total=156
[2023-02-07 22:02:18,291 INFO  L87              Difference]: Start difference. First operand 1654 states and 1801 transitions. cyclomatic complexity: 150 Second operand  has 13 states, 12 states have (on average 16.25) internal successors, (195), 5 states have internal predecessors, (195), 2 states have call successors, (13), 9 states have call predecessors, (13), 3 states have return successors, (12), 3 states have call predecessors, (12), 2 states have call successors, (12)
[2023-02-07 22:02:21,574 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:21,574 INFO  L93              Difference]: Finished difference Result 4159 states and 4693 transitions.
[2023-02-07 22:02:21,574 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 61 states. 
[2023-02-07 22:02:21,575 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 4159 states and 4693 transitions.
[2023-02-07 22:02:21,581 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-07 22:02:21,586 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 4159 states to 4159 states and 4693 transitions.
[2023-02-07 22:02:21,587 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 672
[2023-02-07 22:02:21,587 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 672
[2023-02-07 22:02:21,588 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4159 states and 4693 transitions.
[2023-02-07 22:02:21,590 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:21,590 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4159 states and 4693 transitions.
[2023-02-07 22:02:21,591 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4159 states and 4693 transitions.
[2023-02-07 22:02:21,616 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4159 to 1671.
[2023-02-07 22:02:21,617 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1671 states, 1330 states have (on average 1.1007518796992481) internal successors, (1464), 1314 states have internal predecessors, (1464), 172 states have call successors, (172), 172 states have call predecessors, (172), 169 states have return successors, (184), 184 states have call predecessors, (184), 171 states have call successors, (184)
[2023-02-07 22:02:21,619 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1671 states to 1671 states and 1820 transitions.
[2023-02-07 22:02:21,619 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1671 states and 1820 transitions.
[2023-02-07 22:02:21,619 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1671 states and 1820 transitions.
[2023-02-07 22:02:21,620 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-07 22:02:21,620 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1671 states and 1820 transitions.
[2023-02-07 22:02:21,622 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:21,622 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:21,622 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:21,623 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:21,623 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:21,625 INFO  L752   eck$LassoCheckResult]: Stem: 32907#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32908#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 33141#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32793#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33154#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32769#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33108#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33109#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 33271#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 33802#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 32810#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 32811#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 33674#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 33493#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 33494#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 33181#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 33182#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 33634#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 33635#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 33012#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 33013#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 33602#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 33521#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 33522#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 33902#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 33777#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 33778#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 33611#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 33452#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 33453#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 32858#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 32859#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 33442#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 33222#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 33223#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 33520#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 33537#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 33676#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 33128#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 33129#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 32768#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 32770#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 33198#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 33199#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 33110#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 33111#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 33406#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 33407#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 32949#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 32950#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 33768#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 33769#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 33562#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 33403#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 33404#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 33917#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 33075#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 33076#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 33675#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 33851#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 33212#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 33213#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 33380#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 33538#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 33061#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 33062#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 33368#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 33369#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 33913#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 33730#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 33731#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 33826#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 33863#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 33340#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 33083#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 33014#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 33015#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 33429#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 33464#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 33264#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 33265#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 33859#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 33206#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 33207#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 33704#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 33847#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 33350#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 33351#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 33405#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 33658#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 33609#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 33610#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 33713#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 33523#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 33524#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 33647#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 33431#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 32824#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 32825#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 33455#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 33601#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 33483#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 33484#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 33314#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 33315#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 33099#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 33100#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 32893#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 32894#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 33287#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 33803#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 33192#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 32844#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 32845#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 33563#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 33365#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 33208#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 33073#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 33074#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 33669#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 33547#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 33548#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 33901#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 32829#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 32830#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 32808#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 32809#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 33360#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 33381#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 33242#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 33243#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 33837#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32828#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32792#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32794#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33656#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33091#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33313#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33536#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 33638#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 33090#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33092#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32954#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32955#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33319#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33320#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33186#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33187#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33231#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33232#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33886#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32788#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32837#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32838#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33710#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33395#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 32772#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 33858#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32771#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 32773#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 33774#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 33775#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 33373#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32984#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 32985#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33605#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33997#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33177#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33178#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33613#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33614#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32743#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33227#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33228#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 34018#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 33102#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33818#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33819#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 34021#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 33905#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 33906#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 33101#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 33103#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 34020#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 34019#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 34017#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34016#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34015#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32766#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 32742#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 32745#L336_T1_init [2572] L336_T1_init-->L342_T1_init: Formula: (not (= v_meta.codel.drop_time_33 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_33}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_33}  AuxVars[]  AssignedVars[] 33899#L342_T1_init [2694] L342_T1_init-->L343_T1_init: Formula: (<= v_meta.codel.drop_time_25 v_meta.codel.time_now_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_23, meta.codel.drop_time=v_meta.codel.drop_time_25}  OutVars{meta.codel.time_now=v_meta.codel.time_now_23, meta.codel.drop_time=v_meta.codel.drop_time_25}  AuxVars[]  AssignedVars[] 33804#L343_T1_init [2528] L343_T1_init-->L342-2_T1_init: Formula: (= v_meta.codel.ok_to_drop_27 1)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_27}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 33805#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 34000#L348_T1_init [2435] L348_T1_init-->L350_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_19)  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  AuxVars[]  AssignedVars[] 33995#L350_T1_init [1891] L350_T1_init-->L350_T1_init-D48: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value]< 33996#L350_T1_init-D48 [2256] L350_T1_init-D48-->r_state_dropping.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34002#r_state_dropping.writeENTRY_T1_init [2162] r_state_dropping.writeENTRY_T1_init-->r_state_dropping.writeFINAL_T1_init: Formula: (= v_r_state_dropping_23 (store v_r_state_dropping_24 v_r_state_dropping.write_index_2 v_r_state_dropping.write_value_2))  InVars {r_state_dropping=v_r_state_dropping_24, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  OutVars{r_state_dropping=v_r_state_dropping_23, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  AuxVars[]  AssignedVars[r_state_dropping] 33998#r_state_dropping.writeFINAL_T1_init [1866] r_state_dropping.writeFINAL_T1_init-->r_state_dropping.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33994#r_state_dropping.writeEXIT_T1_init >[2905] r_state_dropping.writeEXIT_T1_init-->L324-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value] 33993#L324-D117 [2418] L324-D117-->L324_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33990#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 33989#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 33988#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33986#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33984#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33980#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33981#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33983#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33979#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33977#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33975#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 33973#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 33971#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 33970#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 33969#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 33968#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 33967#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 33966#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33965#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33963#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 33153#L564-1_accept_S3 
[2023-02-07 22:02:21,626 INFO  L754   eck$LassoCheckResult]: Loop: 33153#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32967#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33375#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32715#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33410#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33641#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 33893#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 33825#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 32883#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 32884#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 33318#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 33881#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 33594#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 33595#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 33733#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 33734#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 33507#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 33157#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 33158#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 32914#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 32915#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 33904#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 33766#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 33029#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 33030#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 33169#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 33115#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 32860#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 32861#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 33057#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 33058#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 33197#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 32901#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 32902#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 33894#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 33866#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 32969#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 32970#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 33477#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 33478#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 32826#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 32827#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 33717#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 32785#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 32786#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 33883#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 33561#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 33144#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 33145#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 32714#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 32716#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 33618#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 33749#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 33742#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 33743#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 33420#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 33421#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 33715#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 33716#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 33485#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 32798#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 32799#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 33226#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 33259#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 33349#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 32895#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 32790#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 32791#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 33047#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 33114#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 33546#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 33195#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 33196#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 33353#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 33117#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 33118#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 33136#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 33234#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 33004#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 33005#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 33723#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 33931#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 33348#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 33179#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 33180#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 33072#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 32889#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 32890#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 33364#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 32971#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 32972#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 33337#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 33688#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 33168#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 32936#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 32937#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 33183#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 33736#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 33737#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 33878#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 32891#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 32892#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 33268#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 33142#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 33143#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 33311#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 33312#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 33387#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 33388#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 32724#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 32725#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 32906#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 33486#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 33200#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 33201#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 33853#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 33430#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 33298#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 33193#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 33194#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 33416#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 33833#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 33269#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 32854#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 32855#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 33086#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 33087#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 33411#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 33412#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 32973#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32974#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33633#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33616#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33852#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32904#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32903#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32905#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 33764#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 33439#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33440#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33619#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33620#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33615#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33617#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33190#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33191#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33270#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33454#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33214#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33215#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33637#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33163#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33854#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33702#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 33703#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 33479#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33480#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33491#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33492#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33873#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33874#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32718#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33596#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33555#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 33556#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 33251#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34316#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34325#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 34324#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 34323#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 34322#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 34321#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 34320#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 34319#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 33250#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 33252#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33342#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34315#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34312#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 34311#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 34310#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 34309#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 33504#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 33700#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 33399#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 33106#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 33107#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33426#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33470#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32899#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33527#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34234#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32898#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32900#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33046#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 33392#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 33712#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 33533#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 33534#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 33391#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 33053#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 33054#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 32966#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32968#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 33152#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 33153#L564-1_accept_S3 
[2023-02-07 22:02:21,627 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:21,627 INFO  L85        PathProgramCache]: Analyzing trace with hash 633377983, now seen corresponding path program 1 times
[2023-02-07 22:02:21,627 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:21,627 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [805747409]
[2023-02-07 22:02:21,627 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:21,628 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:21,645 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,740 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:21,754 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:21,823 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:21,837 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,843 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:21,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,845 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:21,846 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,850 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:21,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,852 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:21,853 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,854 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:21,854 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,886 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:21,889 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,900 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:21,901 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,906 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 23
[2023-02-07 22:02:21,907 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,907 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 202
[2023-02-07 22:02:21,908 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:21,909 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:21,909 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:21,909 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [805747409]
[2023-02-07 22:02:21,909 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [805747409] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:21,910 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:21,910 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-07 22:02:21,910 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [954355009]
[2023-02-07 22:02:21,910 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:21,910 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:21,910 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:21,910 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-07 22:02:21,911 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=33, Invalid=77, Unknown=0, NotChecked=0, Total=110
[2023-02-07 22:02:21,911 INFO  L87              Difference]: Start difference. First operand 1671 states and 1820 transitions. cyclomatic complexity: 152 Second operand  has 11 states, 11 states have (on average 17.818181818181817) internal successors, (196), 3 states have internal predecessors, (196), 2 states have call successors, (13), 9 states have call predecessors, (13), 2 states have return successors, (12), 2 states have call predecessors, (12), 2 states have call successors, (12)
[2023-02-07 22:02:25,167 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:25,167 INFO  L93              Difference]: Finished difference Result 2369 states and 2626 transitions.
[2023-02-07 22:02:25,167 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 31 states. 
[2023-02-07 22:02:25,168 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2369 states and 2626 transitions.
[2023-02-07 22:02:25,172 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-07 22:02:25,177 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2369 states to 2369 states and 2626 transitions.
[2023-02-07 22:02:25,177 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 328
[2023-02-07 22:02:25,178 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 328
[2023-02-07 22:02:25,178 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2369 states and 2626 transitions.
[2023-02-07 22:02:25,179 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:25,179 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2369 states and 2626 transitions.
[2023-02-07 22:02:25,180 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2369 states and 2626 transitions.
[2023-02-07 22:02:25,195 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2369 to 1671.
[2023-02-07 22:02:25,196 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1671 states, 1330 states have (on average 1.0917293233082708) internal successors, (1452), 1314 states have internal predecessors, (1452), 172 states have call successors, (172), 172 states have call predecessors, (172), 169 states have return successors, (184), 184 states have call predecessors, (184), 171 states have call successors, (184)
[2023-02-07 22:02:25,198 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1671 states to 1671 states and 1808 transitions.
[2023-02-07 22:02:25,198 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1671 states and 1808 transitions.
[2023-02-07 22:02:25,198 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1671 states and 1808 transitions.
[2023-02-07 22:02:25,198 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-07 22:02:25,199 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1671 states and 1808 transitions.
[2023-02-07 22:02:25,201 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:25,201 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:25,201 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:25,202 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:25,202 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:25,204 INFO  L752   eck$LassoCheckResult]: Stem: 37474#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37475#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 37714#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37360#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37728#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37335#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37683#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37684#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 37847#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 38389#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37376#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 37377#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 38253#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 38069#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 38070#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 37756#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37757#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 38212#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 38213#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 37586#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37587#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 38178#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 38094#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 38095#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 38495#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 38367#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 38368#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 38189#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 38030#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 38031#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37425#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37426#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 38020#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 37798#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37799#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 38093#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 38111#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 38256#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 37701#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 37702#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 37334#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 37336#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37773#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 37774#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 37685#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 37686#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 37983#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 37984#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 37518#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 37519#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 38354#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 38355#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 38137#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 37978#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 37979#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 38507#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 37651#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 37652#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 38254#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 38436#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 37787#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 37788#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 37953#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 38112#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 37640#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 37641#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37943#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 37944#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 38503#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 38311#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 38312#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 38416#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 38450#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 37920#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 37659#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 37591#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 37592#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 38004#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 38043#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 37840#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 37841#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 38444#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 37781#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 37782#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 38282#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 38434#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 37926#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 37927#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 37980#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 38238#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 38186#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 38187#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 38291#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 38096#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 38097#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 38226#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 38006#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 37393#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 37394#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 38033#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 38176#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 38061#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 38062#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 37889#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 37890#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 37676#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 37677#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 37460#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 37461#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 37862#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 38393#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 37767#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 37411#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 37412#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 38141#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 37941#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 37783#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 37649#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 37650#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 38248#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 38122#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 38123#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 38494#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 37396#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 37397#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 37374#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 37375#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 37936#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 37954#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 37819#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 37820#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 38427#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37395#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37359#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37361#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38234#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37668#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37888#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38110#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 38216#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 37667#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37669#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37523#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37524#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37894#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37895#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37761#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37762#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37807#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37808#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38477#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37355#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37404#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37405#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38288#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37970#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 37338#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 38443#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37337#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37339#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 38363#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 38364#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 37946#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37554#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 37555#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38182#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38322#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38323#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37354#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37356#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38458#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37331#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38658#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38356#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 38357#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 37907#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38261#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38409#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 38330#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 38331#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 37974#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 37975#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 38259#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 38260#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 38365#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 38366#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37906#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37908#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37330#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 37333#L327-1_T1_init [1776] L327-1_T1_init-->L332_T1_init: Formula: (= v_meta.codel.reset_drop_time_19 1)  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_19}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_19}  AuxVars[]  AssignedVars[] 37569#L332_T1_init [2454] L332_T1_init-->L332_T1_init-D57: Formula: (and (= v_r_drop_time.write_indexInParam_1 v_meta.codel.queue_id_26) (= v_r_drop_time.write_valueInParam_1 0))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_26}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_26, r_drop_time.write_index=v_r_drop_time.write_indexInParam_1}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value]< 37700#L332_T1_init-D57 [1958] L332_T1_init-D57-->r_drop_time.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37568#r_drop_time.writeENTRY_T1_init [1889] r_drop_time.writeENTRY_T1_init-->r_drop_time.writeFINAL_T1_init: Formula: (= (store v_r_drop_time_22 v_r_drop_time.write_index_4 v_r_drop_time.write_value_4) v_r_drop_time_21)  InVars {r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_22, r_drop_time.write_index=v_r_drop_time.write_index_4}  OutVars{r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_21, r_drop_time.write_index=v_r_drop_time.write_index_4}  AuxVars[]  AssignedVars[r_drop_time] 37571#r_drop_time.writeFINAL_T1_init [2341] r_drop_time.writeFINAL_T1_init-->r_drop_time.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38224#r_drop_time.writeEXIT_T1_init >[2946] r_drop_time.writeEXIT_T1_init-->L332-1-D183: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_drop_time.write_indexInParam_1 v_meta.codel.queue_id_26) (= v_r_drop_time.write_valueInParam_1 0))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_26}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_26, r_drop_time.write_index=v_r_drop_time.write_indexInParam_1}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value] 38345#L332-1-D183 [2457] L332-1-D183-->L332-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38346#L332-1_T1_init [1883] L332-1_T1_init-->L342-2_T1_init: Formula: (= v_meta.codel.drop_time_34 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_34}  AuxVars[]  AssignedVars[meta.codel.drop_time] 38671#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 38669#L348_T1_init [2435] L348_T1_init-->L350_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_19)  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  AuxVars[]  AssignedVars[] 38666#L350_T1_init [1891] L350_T1_init-->L350_T1_init-D48: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value]< 38667#L350_T1_init-D48 [2256] L350_T1_init-D48-->r_state_dropping.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38670#r_state_dropping.writeENTRY_T1_init [2162] r_state_dropping.writeENTRY_T1_init-->r_state_dropping.writeFINAL_T1_init: Formula: (= v_r_state_dropping_23 (store v_r_state_dropping_24 v_r_state_dropping.write_index_2 v_r_state_dropping.write_value_2))  InVars {r_state_dropping=v_r_state_dropping_24, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  OutVars{r_state_dropping=v_r_state_dropping_23, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  AuxVars[]  AssignedVars[r_state_dropping] 38668#r_state_dropping.writeFINAL_T1_init [1866] r_state_dropping.writeFINAL_T1_init-->r_state_dropping.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38665#r_state_dropping.writeEXIT_T1_init >[2905] r_state_dropping.writeEXIT_T1_init-->L324-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value] 38664#L324-D117 [2418] L324-D117-->L324_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38661#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 38660#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 38659#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38657#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38656#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38653#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38654#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38655#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38652#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38651#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38650#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 38649#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 38648#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 38647#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 38646#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 38645#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 38644#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 38643#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38642#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38640#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 37727#L564-1_accept_S3 
[2023-02-07 22:02:25,205 INFO  L754   eck$LassoCheckResult]: Loop: 37727#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37537#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37948#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37283#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37985#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38219#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 38484#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 38415#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37448#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 37449#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37893#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 38472#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 38169#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 38170#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 38314#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 38315#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 38080#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 37731#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37732#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37481#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 37482#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 38497#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 38352#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37606#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 37607#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37743#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 37690#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37427#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37428#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37631#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 37632#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 37772#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37468#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 37469#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 38485#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 38456#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 37539#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 37540#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 38055#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 38056#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 37391#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 37392#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 38295#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 37352#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 37353#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 38474#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 38136#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 37717#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 37718#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 37282#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 37284#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 38195#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 38335#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 38328#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 38329#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 37998#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 37999#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 38293#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 38294#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 38060#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 37365#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 37366#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 37801#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 37834#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 37925#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 37462#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 37357#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 37358#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 37623#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 37689#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 38120#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 37770#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 37771#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 37929#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 37691#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 37692#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 37709#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 37810#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 37577#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 37578#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 38301#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 38520#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 37924#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 37754#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 37755#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 37648#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 37456#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 37457#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 37940#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 37541#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 37542#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 37917#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 38268#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 37742#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 37503#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 37504#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 37758#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 38317#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 38318#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 38466#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 37458#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 37459#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 37844#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 37715#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 37716#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 37884#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 37885#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 37962#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 37963#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 37288#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 37289#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 37473#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 38063#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 37775#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 37776#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 38438#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 38005#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 37872#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 37768#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 37769#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 37991#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 38420#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 37845#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 37421#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 37422#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 37663#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 37664#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 37986#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 37987#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 37543#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37544#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38211#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38193#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38437#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37471#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37470#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37472#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 38350#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 38017#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38018#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38196#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38197#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38192#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38194#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37765#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37766#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37846#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38032#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37789#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37790#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38215#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37737#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38439#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38280#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 38281#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 38057#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38058#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38067#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38068#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38463#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38464#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37279#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38171#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38128#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 38129#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 38512#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38827#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38838#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 38837#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 38836#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 38835#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 38834#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 38833#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 38832#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 38831#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 38830#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38826#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38825#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38822#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 38821#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 37564#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 37566#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 38815#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 38279#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 37973#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 37478#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 37682#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38001#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38049#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37466#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38100#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38609#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37465#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37467#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37620#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 37967#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 38290#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 38106#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 38107#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 37966#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 37629#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 37630#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 37536#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37538#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37726#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 37727#L564-1_accept_S3 
[2023-02-07 22:02:25,206 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:25,206 INFO  L85        PathProgramCache]: Analyzing trace with hash -728835862, now seen corresponding path program 1 times
[2023-02-07 22:02:25,206 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:25,206 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [688748048]
[2023-02-07 22:02:25,206 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:25,206 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:25,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,316 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:25,328 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,397 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:25,403 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,436 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:25,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,441 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:25,441 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,442 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:25,442 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,447 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:25,448 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,450 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:25,450 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,451 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:25,452 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,465 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:25,468 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,487 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:25,488 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,493 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 18
[2023-02-07 22:02:25,495 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,500 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-02-07 22:02:25,501 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,502 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 206
[2023-02-07 22:02:25,503 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:25,504 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:25,504 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:25,504 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [688748048]
[2023-02-07 22:02:25,504 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [688748048] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:25,505 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:25,505 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-07 22:02:25,505 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1064757255]
[2023-02-07 22:02:25,505 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:25,505 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:25,505 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:25,505 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-07 22:02:25,506 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=47, Invalid=163, Unknown=0, NotChecked=0, Total=210
[2023-02-07 22:02:25,506 INFO  L87              Difference]: Start difference. First operand 1671 states and 1808 transitions. cyclomatic complexity: 140 Second operand  has 15 states, 15 states have (on average 13.2) internal successors, (198), 6 states have internal predecessors, (198), 5 states have call successors, (14), 10 states have call predecessors, (14), 4 states have return successors, (13), 5 states have call predecessors, (13), 5 states have call successors, (13)
[2023-02-07 22:02:29,529 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:29,530 INFO  L93              Difference]: Finished difference Result 4365 states and 5197 transitions.
[2023-02-07 22:02:29,530 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 67 states. 
[2023-02-07 22:02:29,530 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 4365 states and 5197 transitions.
[2023-02-07 22:02:29,540 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-02-07 22:02:29,552 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 4365 states to 4365 states and 5197 transitions.
[2023-02-07 22:02:29,553 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 754
[2023-02-07 22:02:29,553 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 754
[2023-02-07 22:02:29,553 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4365 states and 5197 transitions.
[2023-02-07 22:02:29,556 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:29,556 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4365 states and 5197 transitions.
[2023-02-07 22:02:29,558 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4365 states and 5197 transitions.
[2023-02-07 22:02:29,585 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4365 to 1695.
[2023-02-07 22:02:29,587 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1695 states, 1348 states have (on average 1.0905044510385757) internal successors, (1470), 1338 states have internal predecessors, (1470), 172 states have call successors, (172), 172 states have call predecessors, (172), 175 states have return successors, (184), 184 states have call predecessors, (184), 171 states have call successors, (184)
[2023-02-07 22:02:29,589 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1695 states to 1695 states and 1826 transitions.
[2023-02-07 22:02:29,589 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1695 states and 1826 transitions.
[2023-02-07 22:02:29,589 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1695 states and 1826 transitions.
[2023-02-07 22:02:29,589 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-02-07 22:02:29,589 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1695 states and 1826 transitions.
[2023-02-07 22:02:29,592 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:29,592 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:29,592 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:29,593 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:29,593 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:29,595 INFO  L752   eck$LassoCheckResult]: Stem: 44137#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44138#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 44378#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44021#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44392#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43997#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44343#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44344#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 44515#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 45079#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 44039#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 44040#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 44936#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 44737#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44738#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 44421#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44422#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 44887#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44888#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 44246#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44247#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44851#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 44766#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44767#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 45194#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 45057#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 45058#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44862#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 44698#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44699#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 44088#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 44089#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 44689#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 44464#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 44465#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 44763#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 44781#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 44939#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 44365#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 44366#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 43996#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 43998#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 44438#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 44439#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 44345#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 44346#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 44648#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 44649#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 44179#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 44180#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 45043#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 45044#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 44810#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 44645#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 44646#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 45208#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 44311#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 44312#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 44937#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 45134#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 44452#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 44453#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 44623#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 44782#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 44298#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 44299#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 44611#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 44612#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 45204#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 44994#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 44995#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 45107#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 45148#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 44586#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 44319#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 44248#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 44249#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 44674#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 44710#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 44508#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 44509#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 45143#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 44446#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 44447#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 44964#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 45130#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 44593#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 44594#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 44647#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 44918#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 44859#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 44860#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 44974#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 44764#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 44765#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 44906#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 44676#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 44056#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 44057#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 44701#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 44848#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 44729#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 44730#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 44556#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 44557#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 44336#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 44337#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 44122#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 44123#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 44530#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 45083#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 44432#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 44074#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 44075#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 44811#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 44608#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 44448#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 44309#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 44310#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 44931#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 44793#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 44794#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 45193#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 44061#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 44062#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 44037#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 44038#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 44603#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 44624#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 44490#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 44491#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 45121#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44058#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44020#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44022#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44916#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44330#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44555#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44780#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 44891#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 44329#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44331#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44184#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44185#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44561#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44562#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44426#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44427#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44473#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44474#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45178#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44016#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44067#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44068#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44970#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44637#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 44000#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 45142#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43999#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 44001#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45051#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 45052#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 44616#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44214#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 44215#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44855#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45005#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45006#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44015#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44017#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45155#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43986#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45297#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45046#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 45047#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 44573#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44943#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45100#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 45012#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 45013#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 44641#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 44642#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 44941#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 44942#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 45053#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 45054#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44572#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44574#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43993#L326-1_T1_init [1786] L326-1_T1_init-->L328_T1_init: Formula: (< v_standard_metadata.deq_timedelta_21 5000)  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_21}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_21}  AuxVars[]  AssignedVars[] 43994#L328_T1_init [1953] L328_T1_init-->L327-1_T1_init: Formula: (= v_meta.codel.reset_drop_time_16 1)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_16}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 45233#L327-1_T1_init [1776] L327-1_T1_init-->L332_T1_init: Formula: (= v_meta.codel.reset_drop_time_19 1)  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_19}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_19}  AuxVars[]  AssignedVars[] 44363#L332_T1_init [2454] L332_T1_init-->L332_T1_init-D57: Formula: (and (= v_r_drop_time.write_indexInParam_1 v_meta.codel.queue_id_26) (= v_r_drop_time.write_valueInParam_1 0))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_26}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_26, r_drop_time.write_index=v_r_drop_time.write_indexInParam_1}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value]< 44362#L332_T1_init-D57 [1958] L332_T1_init-D57-->r_drop_time.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44364#r_drop_time.writeENTRY_T1_init [1889] r_drop_time.writeENTRY_T1_init-->r_drop_time.writeFINAL_T1_init: Formula: (= (store v_r_drop_time_22 v_r_drop_time.write_index_4 v_r_drop_time.write_value_4) v_r_drop_time_21)  InVars {r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_22, r_drop_time.write_index=v_r_drop_time.write_index_4}  OutVars{r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_21, r_drop_time.write_index=v_r_drop_time.write_index_4}  AuxVars[]  AssignedVars[r_drop_time] 45236#r_drop_time.writeFINAL_T1_init [2341] r_drop_time.writeFINAL_T1_init-->r_drop_time.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45237#r_drop_time.writeEXIT_T1_init >[2946] r_drop_time.writeEXIT_T1_init-->L332-1-D183: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_drop_time.write_indexInParam_1 v_meta.codel.queue_id_26) (= v_r_drop_time.write_valueInParam_1 0))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_26}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_26, r_drop_time.write_index=v_r_drop_time.write_indexInParam_1}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value] 45029#L332-1-D183 [2457] L332-1-D183-->L332-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45030#L332-1_T1_init [1883] L332-1_T1_init-->L342-2_T1_init: Formula: (= v_meta.codel.drop_time_34 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_34}  AuxVars[]  AssignedVars[meta.codel.drop_time] 45310#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 45308#L348_T1_init [2435] L348_T1_init-->L350_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_19)  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  AuxVars[]  AssignedVars[] 45305#L350_T1_init [1891] L350_T1_init-->L350_T1_init-D48: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value]< 45306#L350_T1_init-D48 [2256] L350_T1_init-D48-->r_state_dropping.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45309#r_state_dropping.writeENTRY_T1_init [2162] r_state_dropping.writeENTRY_T1_init-->r_state_dropping.writeFINAL_T1_init: Formula: (= v_r_state_dropping_23 (store v_r_state_dropping_24 v_r_state_dropping.write_index_2 v_r_state_dropping.write_value_2))  InVars {r_state_dropping=v_r_state_dropping_24, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  OutVars{r_state_dropping=v_r_state_dropping_23, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  AuxVars[]  AssignedVars[r_state_dropping] 45307#r_state_dropping.writeFINAL_T1_init [1866] r_state_dropping.writeFINAL_T1_init-->r_state_dropping.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45304#r_state_dropping.writeEXIT_T1_init >[2905] r_state_dropping.writeEXIT_T1_init-->L324-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value] 45303#L324-D117 [2418] L324-D117-->L324_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45300#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 45299#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 45298#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45296#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45295#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45292#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45293#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45294#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45291#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45290#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45288#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 45287#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 45286#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 45285#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 45284#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 45283#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 45282#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 45281#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45280#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45278#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 44391#L564-1_accept_S3 
[2023-02-07 22:02:29,596 INFO  L754   eck$LassoCheckResult]: Loop: 44391#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44198#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44618#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43943#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44654#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44894#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 45184#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 45106#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 44112#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 44113#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 44560#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 45171#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44841#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 44842#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44997#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 44998#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44750#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 44395#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44396#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44144#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 44145#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 45196#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 45039#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44265#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 44266#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44407#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 44352#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44090#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 44091#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 44292#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 44293#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 44437#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 44131#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 44132#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 45186#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 45152#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 44200#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 44201#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 44723#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 44724#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 44054#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 44055#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 44978#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 44013#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 44014#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 45173#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 44809#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 44381#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 44382#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 43942#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 43944#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 44868#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 45018#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 45010#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 45011#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 44665#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 44666#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 44976#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 44977#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 44728#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 44026#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 44027#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 44467#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 44503#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 44592#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 44124#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 44018#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 44019#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 44284#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 44349#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 44792#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 44435#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 44436#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 44596#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 44354#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 44355#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 44373#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 44476#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 44236#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 44237#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 44984#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 45223#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 44591#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 44419#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 44420#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 44308#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 44118#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 44119#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 44607#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 44202#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 44203#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 44582#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 44951#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 44406#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 44166#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 44167#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 44423#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 45001#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 45002#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 45166#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 44120#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 44121#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 44512#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 44379#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 44380#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 44551#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 44552#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 44629#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 44630#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 43952#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 43953#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 44136#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 44731#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 44440#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 44441#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 45138#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 44675#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 44540#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 44433#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 44434#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 44659#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 45114#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 44513#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 44084#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 44085#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 44320#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 44321#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 44652#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 44653#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 44204#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44205#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44886#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44866#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45137#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44134#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44133#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44135#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 45037#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 44686#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44687#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44869#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44870#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44865#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44867#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44430#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44431#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44514#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44700#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44454#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44455#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44890#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44401#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 45139#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44962#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 44963#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 44725#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44726#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44735#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44736#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45157#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45158#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44029#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44843#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44800#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 44801#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 44409#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44761#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45587#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 45586#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 45585#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 45584#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 45583#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 45582#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 45581#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 45580#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 45579#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44408#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44410#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45041#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 45042#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 45577#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 45576#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 44746#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 44961#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 44639#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 44141#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 44342#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44671#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44716#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44129#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44770#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45154#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44128#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44130#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44283#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 44634#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 44973#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 44776#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 44777#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 44633#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 44290#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 44291#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 44197#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44199#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44390#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 44391#L564-1_accept_S3 
[2023-02-07 22:02:29,596 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:29,597 INFO  L85        PathProgramCache]: Analyzing trace with hash -156323438, now seen corresponding path program 1 times
[2023-02-07 22:02:29,597 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:29,597 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1964075691]
[2023-02-07 22:02:29,597 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:29,597 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:29,612 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,715 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:29,729 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,797 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:29,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,813 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:29,814 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,820 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:29,821 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,822 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:29,823 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,828 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:29,829 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,830 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:29,830 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,831 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:29,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,840 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:29,842 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,850 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:29,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,856 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-07 22:02:29,857 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,862 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 28
[2023-02-07 22:02:29,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,866 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 207
[2023-02-07 22:02:29,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:29,869 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:29,869 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:29,869 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1964075691]
[2023-02-07 22:02:29,869 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1964075691] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:29,869 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:29,869 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-07 22:02:29,869 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [786041991]
[2023-02-07 22:02:29,869 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:29,870 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:29,870 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:29,870 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-07 22:02:29,870 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=39, Invalid=117, Unknown=0, NotChecked=0, Total=156
[2023-02-07 22:02:29,870 INFO  L87              Difference]: Start difference. First operand 1695 states and 1826 transitions. cyclomatic complexity: 134 Second operand  has 13 states, 12 states have (on average 16.583333333333332) internal successors, (199), 4 states have internal predecessors, (199), 2 states have call successors, (14), 10 states have call predecessors, (14), 3 states have return successors, (13), 3 states have call predecessors, (13), 2 states have call successors, (13)
[2023-02-07 22:02:34,131 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:34,132 INFO  L93              Difference]: Finished difference Result 5411 states and 6260 transitions.
[2023-02-07 22:02:34,132 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 94 states. 
[2023-02-07 22:02:34,132 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5411 states and 6260 transitions.
[2023-02-07 22:02:34,143 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-07 22:02:34,156 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5411 states to 4986 states and 5761 transitions.
[2023-02-07 22:02:34,156 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1264
[2023-02-07 22:02:34,157 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1264
[2023-02-07 22:02:34,157 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4986 states and 5761 transitions.
[2023-02-07 22:02:34,159 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:34,160 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4986 states and 5761 transitions.
[2023-02-07 22:02:34,161 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4986 states and 5761 transitions.
[2023-02-07 22:02:34,190 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4986 to 1783.
[2023-02-07 22:02:34,192 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1783 states, 1412 states have (on average 1.093484419263456) internal successors, (1544), 1402 states have internal predecessors, (1544), 184 states have call successors, (184), 184 states have call predecessors, (184), 187 states have return successors, (196), 196 states have call predecessors, (196), 183 states have call successors, (196)
[2023-02-07 22:02:34,194 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1783 states to 1783 states and 1924 transitions.
[2023-02-07 22:02:34,194 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1783 states and 1924 transitions.
[2023-02-07 22:02:34,194 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1783 states and 1924 transitions.
[2023-02-07 22:02:34,194 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-02-07 22:02:34,194 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1783 states and 1924 transitions.
[2023-02-07 22:02:34,197 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-07 22:02:34,197 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-07 22:02:34,197 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-07 22:02:34,198 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:34,198 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-07 22:02:34,200 INFO  L752   eck$LassoCheckResult]: Stem: 51925#ULTIMATE.startENTRY_NONWA [1846] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51926#mainProcedureENTRY_T1_init [1966] mainProcedureENTRY_T1_init-->L564-1_T1_init: Formula: (and (< v__p4ltl_free_a_16 512) (<= 0 v__p4ltl_free_a_16))  InVars {_p4ltl_free_a=v__p4ltl_free_a_16}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_16}  AuxVars[]  AssignedVars[] 52163#L564-1_T1_init [2148] L564-1_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51810#L564_T1_init [2205] L564_T1_init-->L564_T1_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52177#L564_T1_init-D63 [1974] L564_T1_init-D63-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51787#mainENTRY_T1_init [2685] mainENTRY_T1_init-->mainENTRY_T1_init-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52128#mainENTRY_T1_init-D54 [1950] mainENTRY_T1_init-D54-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52129#havocProcedureENTRY_T1_init [2046] havocProcedureENTRY_T1_init-->L409_T1_init: Formula: (not v_drop_32)  InVars {}  OutVars{drop=v_drop_32}  AuxVars[]  AssignedVars[drop] 52297#L409_T1_init [2767] L409_T1_init-->L410_T1_init: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 52862#L410_T1_init [2522] L410_T1_init-->L411_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 51828#L411_T1_init [1807] L411_T1_init-->L412_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_23) (< v_standard_metadata.ingress_port_23 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23}  AuxVars[]  AssignedVars[] 51829#L412_T1_init [2369] L412_T1_init-->L413_T1_init: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 52719#L413_T1_init [2775] L413_T1_init-->L414_T1_init: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 52525#L414_T1_init [2217] L414_T1_init-->L415_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 52526#L415_T1_init [2461] L415_T1_init-->L416_T1_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 52206#L416_T1_init [1987] L416_T1_init-->L417_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 52207#L417_T1_init [2642] L417_T1_init-->L418_T1_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 52676#L418_T1_init [2330] L418_T1_init-->L419_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 52677#L419_T1_init [2390] L419_T1_init-->L420_T1_init: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 52034#L420_T1_init [1897] L420_T1_init-->L421_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 52035#L421_T1_init [2305] L421_T1_init-->L422_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_27}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 52641#L422_T1_init [2421] L422_T1_init-->L423_T1_init: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_24) (< v_standard_metadata.deq_timedelta_24 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_24}  AuxVars[]  AssignedVars[] 52552#L423_T1_init [2236] L423_T1_init-->L424_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 52553#L424_T1_init [2701] L424_T1_init-->L425_T1_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 52978#L425_T1_init [2710] L425_T1_init-->L426_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 52838#L426_T1_init [2487] L426_T1_init-->L427_T1_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_12) (< v_standard_metadata.ingress_global_timestamp_12 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 52839#L427_T1_init [2493] L427_T1_init-->L428_T1_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 52649#L428_T1_init [2313] L428_T1_init-->L429_T1_init: Formula: (and (< v_standard_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_10))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 52485#L429_T1_init [2176] L429_T1_init-->L430_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 52486#L430_T1_init [2689] L430_T1_init-->L431_T1_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 51876#L431_T1_init [1826] L431_T1_init-->L432_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 51877#L432_T1_init [2167] L432_T1_init-->L433_T1_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 52473#L433_T1_init [2583] L433_T1_init-->L434_T1_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 52248#L434_T1_init [2011] L434_T1_init-->L435_T1_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 52249#L435_T1_init [2235] L435_T1_init-->L436_T1_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.ethernet_2 false))  InVars {emit=v_emit_26, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_25, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 52551#L436_T1_init [2250] L436_T1_init-->L437_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_20}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 52569#L437_T1_init [2649] L437_T1_init-->L438_T1_init: Formula: (and (< v_hdr.ethernet.dst_addr_17 281474976710656) (<= 0 v_hdr.ethernet.dst_addr_17))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_17}  AuxVars[]  AssignedVars[] 52722#L438_T1_init [2372] L438_T1_init-->L439_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_9}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 52152#L439_T1_init [1959] L439_T1_init-->L440_T1_init: Formula: (and (<= 0 v_hdr.ethernet.src_addr_12) (< v_hdr.ethernet.src_addr_12 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_12}  AuxVars[]  AssignedVars[] 52153#L440_T1_init [2431] L440_T1_init-->L441_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_11}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 51786#L441_T1_init [1788] L441_T1_init-->L442_T1_init: Formula: (and (<= 0 v_hdr.ethernet.ethertype_14) (< v_hdr.ethernet.ethertype_14 65536))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_14}  AuxVars[]  AssignedVars[] 51788#L442_T1_init [2077] L442_T1_init-->L443_T1_init: Formula: (not v_hdr.ipv4.valid_16)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_16}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 52223#L443_T1_init [2000] L443_T1_init-->L444_T1_init: Formula: (= v_emit_51 (store v_emit_52 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_52}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_51}  AuxVars[]  AssignedVars[emit] 52224#L444_T1_init [2261] L444_T1_init-->L445_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 52130#L445_T1_init [1951] L445_T1_init-->L446_T1_init: Formula: (and (< v_hdr.ipv4.version_11 16) (<= 0 v_hdr.ipv4.version_11))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 52131#L446_T1_init [2531] L446_T1_init-->L447_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 52432#L447_T1_init [2138] L447_T1_init-->L448_T1_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 52433#L448_T1_init [2702] L448_T1_init-->L449_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 51969#L449_T1_init [1869] L449_T1_init-->L450_T1_init: Formula: (and (< v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 51970#L450_T1_init [2631] L450_T1_init-->L451_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_23}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 52825#L451_T1_init [2472] L451_T1_init-->L452_T1_init: Formula: (and (< v_hdr.ipv4.totalLen_20 65536) (<= 0 v_hdr.ipv4.totalLen_20))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_20}  AuxVars[]  AssignedVars[] 52826#L452_T1_init [2541] L452_T1_init-->L453_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 52597#L453_T1_init [2272] L453_T1_init-->L454_T1_init: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 52427#L454_T1_init [2136] L454_T1_init-->L455_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 52428#L455_T1_init [2787] L455_T1_init-->L456_T1_init: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 52991#L456_T1_init [2725] L456_T1_init-->L457_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 52098#L457_T1_init [1932] L457_T1_init-->L458_T1_init: Formula: (and (< v_hdr.ipv4.fragOffset_11 8192) (<= 0 v_hdr.ipv4.fragOffset_11))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[] 52099#L458_T1_init [2370] L458_T1_init-->L459_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 52720#L459_T1_init [2586] L459_T1_init-->L460_T1_init: Formula: (and (< v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 52914#L460_T1_init [2785] L460_T1_init-->L461_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 52239#L461_T1_init [2008] L461_T1_init-->L462_T1_init: Formula: (and (< v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 52240#L462_T1_init [2119] L462_T1_init-->L463_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 52402#L463_T1_init [2251] L463_T1_init-->L464_T1_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_14 65536) (<= 0 v_hdr.ipv4.hdrChecksum_14))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[] 52570#L464_T1_init [2467] L464_T1_init-->L465_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 52092#L465_T1_init [1928] L465_T1_init-->L466_T1_init: Formula: (and (< v_hdr.ipv4.srcAddr_14 4294967296) (<= 0 v_hdr.ipv4.srcAddr_14))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_14}  AuxVars[]  AssignedVars[] 52093#L466_T1_init [2741] L466_T1_init-->L467_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_14}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 52391#L467_T1_init [2111] L467_T1_init-->L468_T1_init: Formula: (and (< v_hdr.ipv4.dstAddr_11 4294967296) (<= 0 v_hdr.ipv4.dstAddr_11))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_11}  AuxVars[]  AssignedVars[] 52392#L468_T1_init [2777] L468_T1_init-->L469_T1_init: Formula: (not v_hdr.queue_delay.valid_29)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_29}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 52988#L469_T1_init [2718] L469_T1_init-->L470_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.queue_delay_3 false))  InVars {emit=v_emit_34, hdr.queue_delay=v_hdr.queue_delay_3}  OutVars{emit=v_emit_33, hdr.queue_delay=v_hdr.queue_delay_3}  AuxVars[]  AssignedVars[emit] 52778#L470_T1_init [2426] L470_T1_init-->L471_T1_init: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_17}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 52779#L471_T1_init [2555] L471_T1_init-->L472_T1_init: Formula: (and (<= 0 v_hdr.queue_delay.delay_18) (< v_hdr.queue_delay.delay_18 4294967296))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_18}  AuxVars[]  AssignedVars[] 52891#L472_T1_init [2672] L472_T1_init-->L473_T1_init: Formula: (not v_hdr.tcp.valid_17)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_17}  AuxVars[]  AssignedVars[hdr.tcp.valid] 52929#L473_T1_init [2612] L473_T1_init-->L474_T1_init: Formula: (= v_emit_45 (store v_emit_46 v_hdr.tcp_4 false))  InVars {hdr.tcp=v_hdr.tcp_4, emit=v_emit_46}  OutVars{hdr.tcp=v_hdr.tcp_4, emit=v_emit_45}  AuxVars[]  AssignedVars[emit] 52369#L474_T1_init [2092] L474_T1_init-->L475_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_10}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 52109#L475_T1_init [1937] L475_T1_init-->L476_T1_init: Formula: (and (<= 0 v_hdr.tcp.srcPort_11) (< v_hdr.tcp.srcPort_11 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_11}  AuxVars[]  AssignedVars[] 52037#L476_T1_init [1898] L476_T1_init-->L477_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_11}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 52038#L477_T1_init [2155] L477_T1_init-->L478_T1_init: Formula: (and (< v_hdr.tcp.dstPort_13 65536) (<= 0 v_hdr.tcp.dstPort_13))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_13}  AuxVars[]  AssignedVars[] 52458#L478_T1_init [2315] L478_T1_init-->L479_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_12}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 52498#L479_T1_init [2189] L479_T1_init-->L480_T1_init: Formula: (and (< v_hdr.tcp.seqNo_14 4294967296) (<= 0 v_hdr.tcp.seqNo_14))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_14}  AuxVars[]  AssignedVars[] 52290#L480_T1_init [2041] L480_T1_init-->L481_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_10}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 52291#L481_T1_init [2603] L481_T1_init-->L482_T1_init: Formula: (and (<= 0 v_hdr.tcp.ackNo_14) (< v_hdr.tcp.ackNo_14 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_14}  AuxVars[]  AssignedVars[] 52924#L482_T1_init [2740] L482_T1_init-->L483_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_11}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 52231#L483_T1_init [2004] L483_T1_init-->L484_T1_init: Formula: (and (< v_hdr.tcp.dataOffset_13 16) (<= 0 v_hdr.tcp.dataOffset_13))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_13}  AuxVars[]  AssignedVars[] 52232#L484_T1_init [2397] L484_T1_init-->L485_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_9}  AuxVars[]  AssignedVars[hdr.tcp.res] 52746#L485_T1_init [2580] L485_T1_init-->L486_T1_init: Formula: (and (< v_hdr.tcp.res_11 16) (<= 0 v_hdr.tcp.res_11))  InVars {hdr.tcp.res=v_hdr.tcp.res_11}  OutVars{hdr.tcp.res=v_hdr.tcp.res_11}  AuxVars[]  AssignedVars[] 52912#L486_T1_init [2696] L486_T1_init-->L487_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_10}  AuxVars[]  AssignedVars[hdr.tcp.flags] 52376#L487_T1_init [2098] L487_T1_init-->L488_T1_init: Formula: (and (<= 0 v_hdr.tcp.flags_13) (< v_hdr.tcp.flags_13 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_13}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_13}  AuxVars[]  AssignedVars[] 52377#L488_T1_init [2137] L488_T1_init-->L489_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_13}  AuxVars[]  AssignedVars[hdr.tcp.window] 52429#L489_T1_init [2353] L489_T1_init-->L490_T1_init: Formula: (and (< v_hdr.tcp.window_9 65536) (<= 0 v_hdr.tcp.window_9))  InVars {hdr.tcp.window=v_hdr.tcp.window_9}  OutVars{hdr.tcp.window=v_hdr.tcp.window_9}  AuxVars[]  AssignedVars[] 52703#L490_T1_init [2746] L490_T1_init-->L491_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_11}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 52646#L491_T1_init [2310] L491_T1_init-->L492_T1_init: Formula: (and (< v_hdr.tcp.checksum_14 65536) (<= 0 v_hdr.tcp.checksum_14))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_14}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_14}  AuxVars[]  AssignedVars[] 52647#L492_T1_init [2719] L492_T1_init-->L493_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_11}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 52756#L493_T1_init [2406] L493_T1_init-->L494_T1_init: Formula: (and (< v_hdr.tcp.urgentPtr_14 65536) (<= 0 v_hdr.tcp.urgentPtr_14))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_14}  AuxVars[]  AssignedVars[] 52554#L494_T1_init [2237] L494_T1_init-->L495_T1_init: Formula: (not v_hdr.tcp_options.valid_21)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_21}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 52555#L495_T1_init [2544] L495_T1_init-->L496_T1_init: Formula: (= v_emit_49 (store v_emit_50 v_hdr.tcp_options_4 false))  InVars {emit=v_emit_50, hdr.tcp_options=v_hdr.tcp_options_4}  OutVars{emit=v_emit_49, hdr.tcp_options=v_hdr.tcp_options_4}  AuxVars[]  AssignedVars[emit] 52692#L496_T1_init [2344] L496_T1_init-->L497_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_13}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 52460#L497_T1_init [2157] L497_T1_init-->L498_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.a_10) (< v_hdr.tcp_options.a_10 4294967296))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_10}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_10}  AuxVars[]  AssignedVars[] 51844#L498_T1_init [1814] L498_T1_init-->L499_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_14}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 51845#L499_T1_init [2178] L499_T1_init-->L500_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.b_13) (< v_hdr.tcp_options.b_13 4294967296))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_13}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_13}  AuxVars[]  AssignedVars[] 52488#L500_T1_init [2302] L500_T1_init-->L501_T1_init: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_11}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 52635#L501_T1_init [2328] L501_T1_init-->L502_T1_init: Formula: (and (<= 0 v_hdr.tcp_options.c_12) (< v_hdr.tcp_options.c_12 4294967296))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_12}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_12}  AuxVars[]  AssignedVars[] 52517#L502_T1_init [2207] L502_T1_init-->L503_T1_init: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 52518#L503_T1_init [2534] L503_T1_init-->L504_T1_init: Formula: (= v_emit_27 (store v_emit_28 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_28}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_27}  AuxVars[]  AssignedVars[emit] 52340#L504_T1_init [2074] L504_T1_init-->L505_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_10}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 52341#L505_T1_init [2663] L505_T1_init-->L506_T1_init: Formula: (and (< v_hdr.udp.sourcePort_11 65536) (<= 0 v_hdr.udp.sourcePort_11))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_11}  AuxVars[]  AssignedVars[] 52121#L506_T1_init [1946] L506_T1_init-->L507_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_13}  AuxVars[]  AssignedVars[hdr.udp.destPort] 52122#L507_T1_init [2636] L507_T1_init-->L508_T1_init: Formula: (and (<= 0 v_hdr.udp.destPort_11) (< v_hdr.udp.destPort_11 65536))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_11}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_11}  AuxVars[]  AssignedVars[] 51910#L508_T1_init [1840] L508_T1_init-->L509_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[hdr.udp.length_] 51911#L509_T1_init [2056] L509_T1_init-->L510_T1_init: Formula: (and (<= 0 v_hdr.udp.length__13) (< v_hdr.udp.length__13 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__13}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[] 52314#L510_T1_init [2530] L510_T1_init-->L511_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 52867#L511_T1_init [2526] L511_T1_init-->L512_T1_init: Formula: (and (< v_hdr.udp.checksum_11 65536) (<= 0 v_hdr.udp.checksum_11))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 52219#L512_T1_init [1995] L512_T1_init-->L513_T1_init: Formula: (= v_meta.codel.drop_time_39 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_39}  AuxVars[]  AssignedVars[meta.codel.drop_time] 51862#L513_T1_init [1822] L513_T1_init-->L514_T1_init: Formula: (= v_meta.codel.time_now_33 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_33}  AuxVars[]  AssignedVars[meta.codel.time_now] 51863#L514_T1_init [2784] L514_T1_init-->L515_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_35)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_35}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 52605#L515_T1_init [2273] L515_T1_init-->L516_T1_init: Formula: (= v_meta.codel.state_dropping_23 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_23}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 52390#L516_T1_init [2109] L516_T1_init-->L517_T1_init: Formula: (= 0 v_meta.codel.delta_28)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_28}  AuxVars[]  AssignedVars[meta.codel.delta] 52233#L517_T1_init [2005] L517_T1_init-->L518_T1_init: Formula: (= v_meta.codel.time_since_last_dropping_22 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_22}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 52095#L518_T1_init [1930] L518_T1_init-->L519_T1_init: Formula: (= v_meta.codel.drop_next_34 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_34}  AuxVars[]  AssignedVars[meta.codel.drop_next] 52096#L519_T1_init [2366] L519_T1_init-->L520_T1_init: Formula: (= v_meta.codel.drop_cnt_33 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_33}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 52714#L520_T1_init [2667] L520_T1_init-->L521_T1_init: Formula: (= v_meta.codel.last_drop_cnt_15 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_15}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 52582#L521_T1_init [2257] L521_T1_init-->L522_T1_init: Formula: (= v_meta.codel.reset_drop_time_24 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_24}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 52583#L522_T1_init [2786] L522_T1_init-->L523_T1_init: Formula: (= v_meta.codel.new_drop_time_21 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_21}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 52977#L523_T1_init [2697] L523_T1_init-->L524_T1_init: Formula: (= v_meta.codel.new_drop_time_helper_9 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_9}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 51847#L524_T1_init [1815] L524_T1_init-->L525_T1_init: Formula: (= v_meta.codel.queue_id_38 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_38}  AuxVars[]  AssignedVars[meta.codel.queue_id] 51848#L525_T1_init [2145] L525_T1_init-->L526_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_25 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_25}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 51826#L526_T1_init [1806] L526_T1_init-->L527_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_11}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 51827#L527_T1_init [2106] L527_T1_init-->L528_T1_init: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_13}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 52388#L528_T1_init [2576] L528_T1_init-->L529_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_12}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 52403#L529_T1_init [2120] L529_T1_init-->L530_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_12}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 52272#L530_T1_init [2027] L530_T1_init-->L531_T1_init: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_13}  AuxVars[]  AssignedVars[forwarding_0.action_run] 52273#L531_T1_init [2570] L531_T1_init-->havocProcedureFINAL_T1_init: Formula: (= v__old_r_state_dropping_12 (store v__old_r_state_dropping_13 v__p4ltl_free_a_6 (select v_r_state_dropping_18 v__p4ltl_free_a_6)))  InVars {r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_13, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{r_state_dropping=v_r_state_dropping_18, _old_r_state_dropping=v__old_r_state_dropping_12, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_old_r_state_dropping] 52903#havocProcedureFINAL_T1_init [2781] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51846#havocProcedureEXIT_T1_init >[2931] havocProcedureEXIT_T1_init-->L543-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51809#L543-D99 [1799] L543-D99-->L543_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51811#L543_T1_init [2350] L543_T1_init-->L543_T1_init-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52699#L543_T1_init-D81 [2378] L543_T1_init-D81-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52113#_parser_ParserImplENTRY_T1_init [2073] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52339#_parser_ParserImplENTRY_T1_init-D51 [2249] _parser_ParserImplENTRY_T1_init-D51-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52568#startENTRY_T1_init [2335] startENTRY_T1_init-->L654_T1_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 52679#L654_T1_init [2755] L654_T1_init-->L654-1_T1_init: Formula: (not (= 2048 v_hdr.ethernet.ethertype_18))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_18}  AuxVars[]  AssignedVars[] 52112#L654-1_T1_init [1941] L654-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52114#startEXIT_T1_init >[2930] startEXIT_T1_init-->_parser_ParserImplFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51974#_parser_ParserImplFINAL-D111 [1870] _parser_ParserImplFINAL-D111-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51975#_parser_ParserImplFINAL_T1_init [2289] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52345#_parser_ParserImplEXIT_T1_init >[2808] _parser_ParserImplEXIT_T1_init-->L544-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52346#L544-D150 [2190] L544-D150-->L544_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52211#L544_T1_init [1991] L544_T1_init-->L544_T1_init-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52212#L544_T1_init-D18 [2613] L544_T1_init-D18-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52256#verifyChecksumFINAL_T1_init [2019] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52257#verifyChecksumEXIT_T1_init >[2823] verifyChecksumEXIT_T1_init-->L545-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52961#L545-D147 [2669] L545-D147-->L545_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51805#L545_T1_init [2643] L545_T1_init-->L545_T1_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51855#L545_T1_init-D45 [1819] L545_T1_init-D45-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51856#ingressENTRY_T1_init [2402] ingressENTRY_T1_init-->ingressENTRY_T1_init-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52754#ingressENTRY_T1_init-D75 [2423] ingressENTRY_T1_init-D75-->forwarding_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52418#forwarding_0.applyENTRY_T1_init [2128] forwarding_0.applyENTRY_T1_init-->L399_T1_init: Formula: (= forwarding_0.action.forward v_forwarding_0.action_run_17)  InVars {forwarding_0.action_run=v_forwarding_0.action_run_17}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_17}  AuxVars[]  AssignedVars[] 51790#L399_T1_init [2602] L399_T1_init-->L399_T1_init-D93: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec]< 52923#L399_T1_init-D93 [2657] L399_T1_init-D93-->forwardENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51789#forwardENTRY_T1_init [1789] forwardENTRY_T1_init-->L389_T1_init: Formula: (= v_forward_egress_spec_5 v_standard_metadata.egress_spec_18)  InVars {forward_egress_spec=v_forward_egress_spec_5}  OutVars{forward_egress_spec=v_forward_egress_spec_5, standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 51791#L389_T1_init [2668] L389_T1_init-->L390_T1_init: Formula: (= v_forward_egress_spec_7 v_standard_metadata.egress_port_24)  InVars {forward_egress_spec=v_forward_egress_spec_7}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, forward_egress_spec=v_forward_egress_spec_7}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 52833#L390_T1_init [2484] L390_T1_init-->L391_T1_init: Formula: v_forward_28  InVars {}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[forward] 52834#L391_T1_init [2598] L391_T1_init-->forwardFINAL_T1_init: Formula: (= v_forward_dst_mac_2 v_hdr.ethernet.dst_addr_22)  InVars {forward_dst_mac=v_forward_dst_mac_2}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_22, forward_dst_mac=v_forward_dst_mac_2}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 52395#forwardFINAL_T1_init [2114] forwardFINAL_T1_init-->forwardEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52003#forwardEXIT_T1_init >[3062] forwardEXIT_T1_init-->L401-1-D114: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forwarding_0.forward.dst_mac_9 v_forward_dst_macInParam_1) (= v_forwarding_0.forward.egress_spec_9 v_forward_egress_specInParam_1))  InVars {forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9}  OutVars{forward_egress_spec=v_forward_egress_specInParam_1, forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_9, forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_9, forward_dst_mac=v_forward_dst_macInParam_1}  AuxVars[]  AssignedVars[forward_dst_mac, forward_egress_spec] 52004#L401-1-D114 [2306] L401-1-D114-->L401-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52642#L401-1_T1_init [2047] L401-1_T1_init-->forwarding_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52789#forwarding_0.applyEXIT_T1_init >[3071] forwarding_0.applyEXIT_T1_init-->ingressFINAL-D177: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52790#ingressFINAL-D177 [1984] ingressFINAL-D177-->ingressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51804#ingressFINAL_T1_init [1797] ingressFINAL_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51806#ingressEXIT_T1_init >[2800] ingressEXIT_T1_init-->L546-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52938#L546-D144 [2627] L546-D144-->L546_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51776#L546_T1_init [2565] L546_T1_init-->L546_T1_init-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52252#L546_T1_init-D60 [2015] L546_T1_init-D60-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52253#egressENTRY_T1_init [2477] egressENTRY_T1_init-->L325_T1_init: Formula: (= v_standard_metadata.ingress_port_16 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_16}  AuxVars[]  AssignedVars[] 52749#L325_T1_init [2399] L325_T1_init-->L326_T1_init: Formula: (= v_meta.codel.queue_id_36 v_standard_metadata.egress_port_17)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_17}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17, meta.codel.queue_id=v_meta.codel.queue_id_36}  AuxVars[]  AssignedVars[meta.codel.queue_id] 52045#L326_T1_init [2376] L326_T1_init-->L326_T1_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53156#L326_T1_init-D33 [2548] L326_T1_init-D33-->c_codel_0_a_codel_init_0ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52200#c_codel_0_a_codel_init_0ENTRY_T1_init [1983] c_codel_0_a_codel_init_0ENTRY_T1_init-->L273_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_38)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_38}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 52201#L273_T1_init [2443] L273_T1_init-->L274_T1_init: Formula: (= v_meta.codel.time_now_36 (mod (+ (mod v_standard_metadata.enq_timestamp_16 281474976710656) (mod v_standard_metadata.deq_timedelta_29 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_29, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_16, meta.codel.time_now=v_meta.codel.time_now_36}  AuxVars[]  AssignedVars[meta.codel.time_now] 52982#L274_T1_init [2706] L274_T1_init-->L276_T1_init: Formula: (= (mod (+ 100000 (mod v_meta.codel.time_now_39 281474976710656)) 281474976710656) v_meta.codel.new_drop_time_23)  InVars {meta.codel.time_now=v_meta.codel.time_now_39}  OutVars{meta.codel.time_now=v_meta.codel.time_now_39, meta.codel.new_drop_time=v_meta.codel.new_drop_time_23}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 52983#L276_T1_init [2132] L276_T1_init-->L278_T1_init: Formula: (= (select v_r_state_dropping_22 v_meta.codel.queue_id_55) v_meta.codel.state_dropping_26)  InVars {r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55}  OutVars{r_state_dropping=v_r_state_dropping_22, meta.codel.queue_id=v_meta.codel.queue_id_55, meta.codel.state_dropping=v_meta.codel.state_dropping_26}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 52123#L278_T1_init [1947] L278_T1_init-->L280_T1_init: Formula: (= (select v_r_drop_count_19 v_meta.codel.queue_id_47) v_meta.codel.drop_cnt_37)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_37, meta.codel.queue_id=v_meta.codel.queue_id_47, r_drop_count=v_r_drop_count_19}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 52124#L280_T1_init [2373] L280_T1_init-->L282_T1_init: Formula: (= (select v_r_last_drop_count_12 v_meta.codel.queue_id_45) v_meta.codel.last_drop_cnt_17)  InVars {r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45}  OutVars{r_last_drop_count=v_r_last_drop_count_12, meta.codel.queue_id=v_meta.codel.queue_id_45, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_17}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 52863#L282_T1_init [2524] L282_T1_init-->L284_T1_init: Formula: (= (select v_r_next_drop_18 v_meta.codel.queue_id_42) v_meta.codel.drop_next_36)  InVars {r_next_drop=v_r_next_drop_18, meta.codel.queue_id=v_meta.codel.queue_id_42}  OutVars{r_next_drop=v_r_next_drop_18, meta.codel.drop_next=v_meta.codel.drop_next_36, meta.codel.queue_id=v_meta.codel.queue_id_42}  AuxVars[]  AssignedVars[meta.codel.drop_next] 52864#L284_T1_init [2485] L284_T1_init-->c_codel_0_a_codel_init_0FINAL_T1_init: Formula: (= v_meta.codel.drop_time_43 (select v_r_drop_time_16 v_meta.codel.queue_id_52))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_52, r_drop_time=v_r_drop_time_16}  OutVars{r_drop_time=v_r_drop_time_16, meta.codel.queue_id=v_meta.codel.queue_id_52, meta.codel.drop_time=v_meta.codel.drop_time_43}  AuxVars[]  AssignedVars[meta.codel.drop_time] 52044#c_codel_0_a_codel_init_0FINAL_T1_init [1902] c_codel_0_a_codel_init_0FINAL_T1_init-->c_codel_0_a_codel_init_0EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52046#c_codel_0_a_codel_init_0EXIT_T1_init >[2992] c_codel_0_a_codel_init_0EXIT_T1_init-->L326-1-D126: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51997#L326-1-D126 [1882] L326-1-D126-->L326-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51998#L326-1_T1_init [1787] L326-1_T1_init-->L327-1_T1_init: Formula: (not (< v_standard_metadata.deq_timedelta_22 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_22}  AuxVars[]  AssignedVars[] 53155#L327-1_T1_init [1777] L327-1_T1_init-->L336_T1_init: Formula: (not (= v_meta.codel.reset_drop_time_20 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_20}  AuxVars[]  AssignedVars[] 53152#L336_T1_init [2571] L336_T1_init-->L338_T1_init: Formula: (= v_meta.codel.drop_time_32 0)  InVars {meta.codel.drop_time=v_meta.codel.drop_time_32}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_32}  AuxVars[]  AssignedVars[] 53149#L338_T1_init [2079] L338_T1_init-->L338_T1_init-D90: Formula: (and (= v_meta.codel.new_drop_time_15 v_r_drop_time.write_valueInParam_2) (= v_r_drop_time.write_indexInParam_2 v_meta.codel.queue_id_27))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_27, meta.codel.new_drop_time=v_meta.codel.new_drop_time_15}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_2, meta.codel.queue_id=v_meta.codel.queue_id_27, r_drop_time.write_index=v_r_drop_time.write_indexInParam_2, meta.codel.new_drop_time=v_meta.codel.new_drop_time_15}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value]< 53150#L338_T1_init-D90 [2445] L338_T1_init-D90-->r_drop_time.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53154#r_drop_time.writeENTRY_T1_init [1889] r_drop_time.writeENTRY_T1_init-->r_drop_time.writeFINAL_T1_init: Formula: (= (store v_r_drop_time_22 v_r_drop_time.write_index_4 v_r_drop_time.write_value_4) v_r_drop_time_21)  InVars {r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_22, r_drop_time.write_index=v_r_drop_time.write_index_4}  OutVars{r_drop_time.write_value=v_r_drop_time.write_value_4, r_drop_time=v_r_drop_time_21, r_drop_time.write_index=v_r_drop_time.write_index_4}  AuxVars[]  AssignedVars[r_drop_time] 53151#r_drop_time.writeFINAL_T1_init [2341] r_drop_time.writeFINAL_T1_init-->r_drop_time.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53148#r_drop_time.writeEXIT_T1_init >[2934] r_drop_time.writeEXIT_T1_init-->L338-1-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_meta.codel.new_drop_time_15 v_r_drop_time.write_valueInParam_2) (= v_r_drop_time.write_indexInParam_2 v_meta.codel.queue_id_27))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_27, meta.codel.new_drop_time=v_meta.codel.new_drop_time_15}  OutVars{r_drop_time.write_value=v_r_drop_time.write_valueInParam_2, meta.codel.queue_id=v_meta.codel.queue_id_27, r_drop_time.write_index=v_r_drop_time.write_indexInParam_2, meta.codel.new_drop_time=v_meta.codel.new_drop_time_15}  AuxVars[]  AssignedVars[r_drop_time.write_index, r_drop_time.write_value] 53147#L338-1-D186 [2537] L338-1-D186-->L338-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53146#L338-1_T1_init [1765] L338-1_T1_init-->L342-2_T1_init: Formula: (= v_meta.codel.drop_time_28 v_meta.codel.new_drop_time_16)  InVars {meta.codel.new_drop_time=v_meta.codel.new_drop_time_16}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_28, meta.codel.new_drop_time=v_meta.codel.new_drop_time_16}  AuxVars[]  AssignedVars[meta.codel.drop_time] 53143#L342-2_T1_init [2158] L342-2_T1_init-->L348_T1_init: Formula: (= v_meta.codel.state_dropping_17 1)  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_17}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_17}  AuxVars[]  AssignedVars[] 53131#L348_T1_init [2435] L348_T1_init-->L350_T1_init: Formula: (= 0 v_meta.codel.ok_to_drop_19)  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_19}  AuxVars[]  AssignedVars[] 53129#L350_T1_init [1891] L350_T1_init-->L350_T1_init-D48: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value]< 53130#L350_T1_init-D48 [2256] L350_T1_init-D48-->r_state_dropping.writeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53145#r_state_dropping.writeENTRY_T1_init [2162] r_state_dropping.writeENTRY_T1_init-->r_state_dropping.writeFINAL_T1_init: Formula: (= v_r_state_dropping_23 (store v_r_state_dropping_24 v_r_state_dropping.write_index_2 v_r_state_dropping.write_value_2))  InVars {r_state_dropping=v_r_state_dropping_24, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  OutVars{r_state_dropping=v_r_state_dropping_23, r_state_dropping.write_index=v_r_state_dropping.write_index_2, r_state_dropping.write_value=v_r_state_dropping.write_value_2}  AuxVars[]  AssignedVars[r_state_dropping] 53142#r_state_dropping.writeFINAL_T1_init [1866] r_state_dropping.writeFINAL_T1_init-->r_state_dropping.writeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53128#r_state_dropping.writeEXIT_T1_init >[2905] r_state_dropping.writeEXIT_T1_init-->L324-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_r_state_dropping.write_valueInParam_1 0) (= v_r_state_dropping.write_indexInParam_1 v_meta.codel.queue_id_28))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_28}  OutVars{r_state_dropping.write_index=v_r_state_dropping.write_indexInParam_1, meta.codel.queue_id=v_meta.codel.queue_id_28, r_state_dropping.write_value=v_r_state_dropping.write_valueInParam_1}  AuxVars[]  AssignedVars[r_state_dropping.write_index, r_state_dropping.write_value] 53127#L324-D117 [2418] L324-D117-->L324_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53121#L324_T1_init [2596] L324_T1_init-->L376_T1_init: Formula: (not (< 500 v_hdr.ipv4.totalLen_17))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_17}  AuxVars[]  AssignedVars[] 53119#L376_T1_init [2633] L376_T1_init-->egressFINAL_T1_init: Formula: (= v_meta.routing_metadata.tcpLength_19 (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_20 65536)) 65536))  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_20}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_19}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 53117#egressFINAL_T1_init [2181] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53104#egressEXIT_T1_init >[2874] egressEXIT_T1_init-->L547-D174: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53102#L547-D174 [2057] L547-D174-->L547_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53098#L547_T1_init [2055] L547_T1_init-->L547_T1_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 53099#L547_T1_init-D15 [2274] L547_T1_init-D15-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53101#computeChecksumFINAL_T1_init [2640] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53097#computeChecksumEXIT_T1_init >[2856] computeChecksumEXIT_T1_init-->L548-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53095#L548-D105 [2118] L548-D105-->L548_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53092#L548_T1_init [2607] L548_T1_init-->L549-1_T1_init: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 53090#L549-1_T1_init [2325] L549-1_T1_init-->L553_T1_init: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_34 5000))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_34, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 53089#L553_T1_init [2218] L553_T1_init-->L554_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_41 v_meta.codel.time_now_43))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  OutVars{_p4ltl_1=v__p4ltl_1_7, meta.codel.drop_next=v_meta.codel.drop_next_41, meta.codel.time_now=v_meta.codel.time_now_43}  AuxVars[]  AssignedVars[_p4ltl_1] 53088#L554_T1_init [1960] L554_T1_init-->L555_T1_init: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_17 v__p4ltl_free_a_10) 1))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  OutVars{_p4ltl_2=v__p4ltl_2_7, _old_r_state_dropping=v__old_r_state_dropping_17, _p4ltl_free_a=v__p4ltl_free_a_10}  AuxVars[]  AssignedVars[_p4ltl_2] 53087#L555_T1_init [2728] L555_T1_init-->L556_T1_init: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_44 v_meta.codel.drop_next_39))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.codel.drop_next=v_meta.codel.drop_next_39, meta.codel.drop_time=v_meta.codel.drop_time_44}  AuxVars[]  AssignedVars[_p4ltl_3] 53086#L556_T1_init [2720] L556_T1_init-->L557_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_8 v_meta.codel.queue_id_56))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_free_a=v__p4ltl_free_a_8}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_56, _p4ltl_4=v__p4ltl_4_6, _p4ltl_free_a=v__p4ltl_free_a_8}  AuxVars[]  AssignedVars[_p4ltl_4] 53085#L557_T1_init [2707] L557_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_25 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 53084#mainFINAL_T1_init [2577] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53083#mainEXIT_T1_init >[3078] mainEXIT_T1_init-->L564-1-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53081#L564-1-D129 [2562] L564-1-D129-->L564-1_accept_S3: Formula: (and v__p4ltl_5_14 v__p4ltl_4_14 v__p4ltl_3_14 v__p4ltl_2_10 v__p4ltl_1_10 (not v__p4ltl_0_12) (not v_drop_38))  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_14, _p4ltl_0=v__p4ltl_0_12, _p4ltl_1=v__p4ltl_1_10, drop=v_drop_38, _p4ltl_4=v__p4ltl_4_14, _p4ltl_5=v__p4ltl_5_14}  AuxVars[]  AssignedVars[] 52176#L564-1_accept_S3 
[2023-02-07 22:02:34,201 INFO  L754   eck$LassoCheckResult]: Loop: 52176#L564-1_accept_S3 [2195] L564-1_accept_S3-->L564_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51987#L564_accept_S3 [2116] L564_accept_S3-->L564_accept_S3-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52397#L564_accept_S3-D61 [2684] L564_accept_S3-D61-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51737#mainENTRY_accept_S3 [2140] mainENTRY_accept_S3-->mainENTRY_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52434#mainENTRY_accept_S3-D52 [2336] mainENTRY_accept_S3-D52-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52682#havocProcedureENTRY_accept_S3 [2753] havocProcedureENTRY_accept_S3-->L409_accept_S3: Formula: (not v_drop_31)  InVars {}  OutVars{drop=v_drop_31}  AuxVars[]  AssignedVars[drop] 52968#L409_accept_S3 [2674] L409_accept_S3-->L410_accept_S3: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 52890#L410_accept_S3 [2554] L410_accept_S3-->L411_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 51898#L411_accept_S3 [1834] L411_accept_S3-->L412_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_22) (< v_standard_metadata.ingress_port_22 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 51899#L412_accept_S3 [2076] L412_accept_S3-->L413_accept_S3: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 52344#L413_accept_S3 [2680] L413_accept_S3-->L414_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 52956#L414_accept_S3 [2651] L414_accept_S3-->L415_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 52629#L415_accept_S3 [2297] L415_accept_S3-->L416_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 52630#L416_accept_S3 [2620] L416_accept_S3-->L417_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 52781#L417_accept_S3 [2428] L417_accept_S3-->L418_accept_S3: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 52782#L418_accept_S3 [2661] L418_accept_S3-->L419_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 52537#L419_accept_S3 [2224] L419_accept_S3-->L420_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 52180#L420_accept_S3 [1976] L420_accept_S3-->L421_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 52181#L421_accept_S3 [2233] L421_accept_S3-->L422_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_28}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 51932#L422_accept_S3 [1850] L422_accept_S3-->L423_accept_S3: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_23) (< v_standard_metadata.deq_timedelta_23 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_23}  AuxVars[]  AssignedVars[] 51933#L423_accept_S3 [2705] L423_accept_S3-->L424_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 52980#L424_accept_S3 [2727] L424_accept_S3-->L425_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 52821#L425_accept_S3 [2466] L425_accept_S3-->L426_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 52052#L426_accept_S3 [1905] L426_accept_S3-->L427_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 52053#L427_accept_S3 [1980] L427_accept_S3-->L428_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 52192#L428_accept_S3 [2247] L428_accept_S3-->L429_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 52137#L429_accept_S3 [1954] L429_accept_S3-->L430_accept_S3: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 51878#L430_accept_S3 [1827] L430_accept_S3-->L431_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 51879#L431_accept_S3 [2543] L431_accept_S3-->L432_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 52077#L432_accept_S3 [1921] L432_accept_S3-->L433_accept_S3: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 52078#L433_accept_S3 [2447] L433_accept_S3-->L434_accept_S3: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 52222#L434_accept_S3 [1999] L434_accept_S3-->L435_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 51919#L435_accept_S3 [1844] L435_accept_S3-->L436_accept_S3: Formula: (= v_emit_53 (store v_emit_54 v_hdr.ethernet_4 false))  InVars {emit=v_emit_54, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_53, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 51920#L436_accept_S3 [2782] L436_accept_S3-->L437_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_19}  AuxVars[]  AssignedVars[hdr.ethernet.dst_addr] 52970#L437_accept_S3 [2677] L437_accept_S3-->L438_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.dst_addr_18) (< v_hdr.ethernet.dst_addr_18 281474976710656))  InVars {hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  OutVars{hdr.ethernet.dst_addr=v_hdr.ethernet.dst_addr_18}  AuxVars[]  AssignedVars[] 52935#L438_accept_S3 [2624] L438_accept_S3-->L439_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_11}  AuxVars[]  AssignedVars[hdr.ethernet.src_addr] 51989#L439_accept_S3 [1878] L439_accept_S3-->L440_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.src_addr_10) (< v_hdr.ethernet.src_addr_10 281474976710656))  InVars {hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  OutVars{hdr.ethernet.src_addr=v_hdr.ethernet.src_addr_10}  AuxVars[]  AssignedVars[] 51990#L440_accept_S3 [2409] L440_accept_S3-->L441_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_12}  AuxVars[]  AssignedVars[hdr.ethernet.ethertype] 52511#L441_accept_S3 [2203] L441_accept_S3-->L442_accept_S3: Formula: (and (< v_hdr.ethernet.ethertype_16 65536) (<= 0 v_hdr.ethernet.ethertype_16))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_16}  AuxVars[]  AssignedVars[] 52512#L442_accept_S3 [2722] L442_accept_S3-->L443_accept_S3: Formula: (not v_hdr.ipv4.valid_15)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_15}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 51842#L443_accept_S3 [1813] L443_accept_S3-->L444_accept_S3: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 51843#L444_accept_S3 [2468] L444_accept_S3-->L445_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[hdr.ipv4.version] 52760#L445_accept_S3 [2410] L445_accept_S3-->L446_accept_S3: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 51802#L446_accept_S3 [1796] L446_accept_S3-->L447_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 51803#L447_accept_S3 [2776] L447_accept_S3-->L448_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (< v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 52958#L448_accept_S3 [2653] L448_accept_S3-->L449_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 52596#L449_accept_S3 [2271] L449_accept_S3-->L450_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (< v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 52166#L450_accept_S3 [1968] L450_accept_S3-->L451_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_19}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 52167#L451_accept_S3 [2276] L451_accept_S3-->L452_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.totalLen_21) (< v_hdr.ipv4.totalLen_21 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_21}  AuxVars[]  AssignedVars[] 51736#L452_accept_S3 [1768] L452_accept_S3-->L453_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 51738#L453_accept_S3 [2316] L453_accept_S3-->L454_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (< v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 52655#L454_accept_S3 [2614] L454_accept_S3-->L455_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 52803#L455_accept_S3 [2450] L455_accept_S3-->L456_accept_S3: Formula: (and (< v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 52795#L456_accept_S3 [2441] L456_accept_S3-->L457_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 52796#L457_accept_S3 [2691] L457_accept_S3-->L458_accept_S3: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 52450#L458_accept_S3 [2150] L458_accept_S3-->L459_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 52451#L459_accept_S3 [2783] L459_accept_S3-->L460_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (< v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 52758#L460_accept_S3 [2408] L460_accept_S3-->L461_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 52759#L461_accept_S3 [2589] L461_accept_S3-->L462_accept_S3: Formula: (and (< v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 52516#L462_accept_S3 [2206] L462_accept_S3-->L463_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 51815#L463_accept_S3 [1801] L463_accept_S3-->L464_accept_S3: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 51816#L464_accept_S3 [2014] L464_accept_S3-->L465_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 52251#L465_accept_S3 [2037] L465_accept_S3-->L466_accept_S3: Formula: (and (<= 0 v_hdr.ipv4.srcAddr_9) (< v_hdr.ipv4.srcAddr_9 4294967296))  InVars {hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[] 52285#L466_accept_S3 [2096] L466_accept_S3-->L467_accept_S3: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_13}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 52375#L467_accept_S3 [2391] L467_accept_S3-->L468_accept_S3: Formula: (and (< v_hdr.ipv4.dstAddr_12 4294967296) (<= 0 v_hdr.ipv4.dstAddr_12))  InVars {hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_12}  AuxVars[]  AssignedVars[] 51915#L468_accept_S3 [1841] L468_accept_S3-->L469_accept_S3: Formula: (not v_hdr.queue_delay.valid_27)  InVars {}  OutVars{hdr.queue_delay.valid=v_hdr.queue_delay.valid_27}  AuxVars[]  AssignedVars[hdr.queue_delay.valid] 51807#L469_accept_S3 [1798] L469_accept_S3-->L470_accept_S3: Formula: (= v_emit_43 (store v_emit_44 v_hdr.queue_delay_4 false))  InVars {emit=v_emit_44, hdr.queue_delay=v_hdr.queue_delay_4}  OutVars{emit=v_emit_43, hdr.queue_delay=v_hdr.queue_delay_4}  AuxVars[]  AssignedVars[emit] 51808#L470_accept_S3 [1916] L470_accept_S3-->L471_accept_S3: Formula: true  InVars {}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_16}  AuxVars[]  AssignedVars[hdr.queue_delay.delay] 52069#L471_accept_S3 [1952] L471_accept_S3-->L472_accept_S3: Formula: (and (< v_hdr.queue_delay.delay_20 4294967296) (<= 0 v_hdr.queue_delay.delay_20))  InVars {hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  OutVars{hdr.queue_delay.delay=v_hdr.queue_delay.delay_20}  AuxVars[]  AssignedVars[] 52134#L472_accept_S3 [2255] L472_accept_S3-->L473_accept_S3: Formula: (not v_hdr.tcp.valid_19)  InVars {}  OutVars{hdr.tcp.valid=v_hdr.tcp.valid_19}  AuxVars[]  AssignedVars[hdr.tcp.valid] 52581#L473_accept_S3 [2324] L473_accept_S3-->L474_accept_S3: Formula: (= v_emit_31 (store v_emit_32 v_hdr.tcp_2 false))  InVars {hdr.tcp=v_hdr.tcp_2, emit=v_emit_32}  OutVars{hdr.tcp=v_hdr.tcp_2, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 52220#L474_accept_S3 [1998] L474_accept_S3-->L475_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_9}  AuxVars[]  AssignedVars[hdr.tcp.srcPort] 52221#L475_accept_S3 [2100] L475_accept_S3-->L476_accept_S3: Formula: (and (<= 0 v_hdr.tcp.srcPort_12) (< v_hdr.tcp.srcPort_12 65536))  InVars {hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  OutVars{hdr.tcp.srcPort=v_hdr.tcp.srcPort_12}  AuxVars[]  AssignedVars[] 52379#L476_accept_S3 [2451] L476_accept_S3-->L477_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_12}  AuxVars[]  AssignedVars[hdr.tcp.dstPort] 52138#L477_accept_S3 [1955] L477_accept_S3-->L478_accept_S3: Formula: (and (< v_hdr.tcp.dstPort_10 65536) (<= 0 v_hdr.tcp.dstPort_10))  InVars {hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  OutVars{hdr.tcp.dstPort=v_hdr.tcp.dstPort_10}  AuxVars[]  AssignedVars[] 52139#L478_accept_S3 [1963] L478_accept_S3-->L479_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_13}  AuxVars[]  AssignedVars[hdr.tcp.seqNo] 52158#L479_accept_S3 [2021] L479_accept_S3-->L480_accept_S3: Formula: (and (< v_hdr.tcp.seqNo_11 4294967296) (<= 0 v_hdr.tcp.seqNo_11))  InVars {hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  OutVars{hdr.tcp.seqNo=v_hdr.tcp.seqNo_11}  AuxVars[]  AssignedVars[] 52259#L480_accept_S3 [2494] L480_accept_S3-->L481_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_11}  AuxVars[]  AssignedVars[hdr.tcp.ackNo] 52027#L481_accept_S3 [1895] L481_accept_S3-->L482_accept_S3: Formula: (and (<= 0 v_hdr.tcp.ackNo_13) (< v_hdr.tcp.ackNo_13 4294967296))  InVars {hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  OutVars{hdr.tcp.ackNo=v_hdr.tcp.ackNo_13}  AuxVars[]  AssignedVars[] 52028#L482_accept_S3 [2416] L482_accept_S3-->L483_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_12}  AuxVars[]  AssignedVars[hdr.tcp.dataOffset] 52766#L483_accept_S3 [2780] L483_accept_S3-->L484_accept_S3: Formula: (and (<= 0 v_hdr.tcp.dataOffset_14) (< v_hdr.tcp.dataOffset_14 16))  InVars {hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  OutVars{hdr.tcp.dataOffset=v_hdr.tcp.dataOffset_14}  AuxVars[]  AssignedVars[] 53007#L484_accept_S3 [2762] L484_accept_S3-->L485_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.res=v_hdr.tcp.res_14}  AuxVars[]  AssignedVars[hdr.tcp.res] 52374#L485_accept_S3 [2095] L485_accept_S3-->L486_accept_S3: Formula: (and (<= 0 v_hdr.tcp.res_10) (< v_hdr.tcp.res_10 16))  InVars {hdr.tcp.res=v_hdr.tcp.res_10}  OutVars{hdr.tcp.res=v_hdr.tcp.res_10}  AuxVars[]  AssignedVars[] 52204#L486_accept_S3 [1985] L486_accept_S3-->L487_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_9}  AuxVars[]  AssignedVars[hdr.tcp.flags] 52205#L487_accept_S3 [2664] L487_accept_S3-->L488_accept_S3: Formula: (and (<= 0 v_hdr.tcp.flags_11) (< v_hdr.tcp.flags_11 256))  InVars {hdr.tcp.flags=v_hdr.tcp.flags_11}  OutVars{hdr.tcp.flags=v_hdr.tcp.flags_11}  AuxVars[]  AssignedVars[] 52094#L488_accept_S3 [1929] L488_accept_S3-->L489_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.window=v_hdr.tcp.window_14}  AuxVars[]  AssignedVars[hdr.tcp.window] 51906#L489_accept_S3 [1838] L489_accept_S3-->L490_accept_S3: Formula: (and (<= 0 v_hdr.tcp.window_11) (< v_hdr.tcp.window_11 65536))  InVars {hdr.tcp.window=v_hdr.tcp.window_11}  OutVars{hdr.tcp.window=v_hdr.tcp.window_11}  AuxVars[]  AssignedVars[] 51907#L490_accept_S3 [2387] L490_accept_S3-->L491_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_13}  AuxVars[]  AssignedVars[hdr.tcp.checksum] 52389#L491_accept_S3 [2108] L491_accept_S3-->L492_accept_S3: Formula: (and (<= 0 v_hdr.tcp.checksum_12) (< v_hdr.tcp.checksum_12 65536))  InVars {hdr.tcp.checksum=v_hdr.tcp.checksum_12}  OutVars{hdr.tcp.checksum=v_hdr.tcp.checksum_12}  AuxVars[]  AssignedVars[] 51991#L492_accept_S3 [1879] L492_accept_S3-->L493_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_9}  AuxVars[]  AssignedVars[hdr.tcp.urgentPtr] 51992#L493_accept_S3 [2090] L493_accept_S3-->L494_accept_S3: Formula: (and (<= 0 v_hdr.tcp.urgentPtr_10) (< v_hdr.tcp.urgentPtr_10 65536))  InVars {hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  OutVars{hdr.tcp.urgentPtr=v_hdr.tcp.urgentPtr_10}  AuxVars[]  AssignedVars[] 52368#L494_accept_S3 [2498] L494_accept_S3-->L495_accept_S3: Formula: (not v_hdr.tcp_options.valid_20)  InVars {}  OutVars{hdr.tcp_options.valid=v_hdr.tcp_options.valid_20}  AuxVars[]  AssignedVars[hdr.tcp_options.valid] 52734#L495_accept_S3 [2382] L495_accept_S3-->L496_accept_S3: Formula: (= v_emit_41 (store v_emit_42 v_hdr.tcp_options_3 false))  InVars {emit=v_emit_42, hdr.tcp_options=v_hdr.tcp_options_3}  OutVars{emit=v_emit_41, hdr.tcp_options=v_hdr.tcp_options_3}  AuxVars[]  AssignedVars[emit] 52191#L496_accept_S3 [1979] L496_accept_S3-->L497_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_14}  AuxVars[]  AssignedVars[hdr.tcp_options.a] 51954#L497_accept_S3 [1861] L497_accept_S3-->L498_accept_S3: Formula: (and (< v_hdr.tcp_options.a_9 4294967296) (<= 0 v_hdr.tcp_options.a_9))  InVars {hdr.tcp_options.a=v_hdr.tcp_options.a_9}  OutVars{hdr.tcp_options.a=v_hdr.tcp_options.a_9}  AuxVars[]  AssignedVars[] 51955#L498_accept_S3 [1988] L498_accept_S3-->L499_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_11}  AuxVars[]  AssignedVars[hdr.tcp_options.b] 52208#L499_accept_S3 [2615] L499_accept_S3-->L500_accept_S3: Formula: (and (< v_hdr.tcp_options.b_12 4294967296) (<= 0 v_hdr.tcp_options.b_12))  InVars {hdr.tcp_options.b=v_hdr.tcp_options.b_12}  OutVars{hdr.tcp_options.b=v_hdr.tcp_options.b_12}  AuxVars[]  AssignedVars[] 52785#L500_accept_S3 [2432] L500_accept_S3-->L501_accept_S3: Formula: true  InVars {}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_10}  AuxVars[]  AssignedVars[hdr.tcp_options.c] 52786#L501_accept_S3 [2641] L501_accept_S3-->L502_accept_S3: Formula: (and (< v_hdr.tcp_options.c_14 4294967296) (<= 0 v_hdr.tcp_options.c_14))  InVars {hdr.tcp_options.c=v_hdr.tcp_options.c_14}  OutVars{hdr.tcp_options.c=v_hdr.tcp_options.c_14}  AuxVars[]  AssignedVars[] 52948#L502_accept_S3 [2748] L502_accept_S3-->L503_accept_S3: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 51908#L503_accept_S3 [1839] L503_accept_S3-->L504_accept_S3: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 51909#L504_accept_S3 [2288] L504_accept_S3-->L505_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_14}  AuxVars[]  AssignedVars[hdr.udp.sourcePort] 52294#L505_accept_S3 [2044] L505_accept_S3-->L506_accept_S3: Formula: (and (<= 0 v_hdr.udp.sourcePort_9) (< v_hdr.udp.sourcePort_9 65536))  InVars {hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  OutVars{hdr.udp.sourcePort=v_hdr.udp.sourcePort_9}  AuxVars[]  AssignedVars[] 52164#L506_accept_S3 [1967] L506_accept_S3-->L507_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_14}  AuxVars[]  AssignedVars[hdr.udp.destPort] 52165#L507_accept_S3 [2656] L507_accept_S3-->L508_accept_S3: Formula: (and (< v_hdr.udp.destPort_9 65536) (<= 0 v_hdr.udp.destPort_9))  InVars {hdr.udp.destPort=v_hdr.udp.destPort_9}  OutVars{hdr.udp.destPort=v_hdr.udp.destPort_9}  AuxVars[]  AssignedVars[] 52337#L508_accept_S3 [2071] L508_accept_S3-->L509_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 52338#L509_accept_S3 [2331] L509_accept_S3-->L510_accept_S3: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 52410#L510_accept_S3 [2123] L510_accept_S3-->L511_accept_S3: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 52411#L511_accept_S3 [2135] L511_accept_S3-->L512_accept_S3: Formula: (and (<= 0 v_hdr.udp.checksum_14) (< v_hdr.udp.checksum_14 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 51742#L512_accept_S3 [1770] L512_accept_S3-->L513_accept_S3: Formula: (= v_meta.codel.drop_time_40 0)  InVars {}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_40}  AuxVars[]  AssignedVars[meta.codel.drop_time] 51743#L513_accept_S3 [1845] L513_accept_S3-->L514_accept_S3: Formula: (= v_meta.codel.time_now_35 0)  InVars {}  OutVars{meta.codel.time_now=v_meta.codel.time_now_35}  AuxVars[]  AssignedVars[meta.codel.time_now] 51924#L514_accept_S3 [2444] L514_accept_S3-->L515_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_34)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_34}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 52519#L515_accept_S3 [2208] L515_accept_S3-->L516_accept_S3: Formula: (= v_meta.codel.state_dropping_21 0)  InVars {}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_21}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 52225#L516_accept_S3 [2001] L516_accept_S3-->L517_accept_S3: Formula: (= 0 v_meta.codel.delta_29)  InVars {}  OutVars{meta.codel.delta=v_meta.codel.delta_29}  AuxVars[]  AssignedVars[meta.codel.delta] 52226#L517_accept_S3 [2730] L517_accept_S3-->L518_accept_S3: Formula: (= v_meta.codel.time_since_last_dropping_23 0)  InVars {}  OutVars{meta.codel.time_since_last_dropping=v_meta.codel.time_since_last_dropping_23}  AuxVars[]  AssignedVars[meta.codel.time_since_last_dropping] 52918#L518_accept_S3 [2591] L518_accept_S3-->L519_accept_S3: Formula: (= v_meta.codel.drop_next_35 0)  InVars {}  OutVars{meta.codel.drop_next=v_meta.codel.drop_next_35}  AuxVars[]  AssignedVars[meta.codel.drop_next] 52459#L519_accept_S3 [2156] L519_accept_S3-->L520_accept_S3: Formula: (= v_meta.codel.drop_cnt_34 0)  InVars {}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_34}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 52324#L520_accept_S3 [2062] L520_accept_S3-->L521_accept_S3: Formula: (= v_meta.codel.last_drop_cnt_14 0)  InVars {}  OutVars{meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_14}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 52217#L521_accept_S3 [1996] L521_accept_S3-->L522_accept_S3: Formula: (= v_meta.codel.reset_drop_time_22 0)  InVars {}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.reset_drop_time] 52218#L522_accept_S3 [2146] L522_accept_S3-->L523_accept_S3: Formula: (= v_meta.codel.new_drop_time_19 0)  InVars {}  OutVars{meta.codel.new_drop_time=v_meta.codel.new_drop_time_19}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 52441#L523_accept_S3 [2644] L523_accept_S3-->L524_accept_S3: Formula: (= v_meta.codel.new_drop_time_helper_8 0)  InVars {}  OutVars{meta.codel.new_drop_time_helper=v_meta.codel.new_drop_time_helper_8}  AuxVars[]  AssignedVars[meta.codel.new_drop_time_helper] 52896#L524_accept_S3 [2564] L524_accept_S3-->L525_accept_S3: Formula: (= v_meta.codel.queue_id_40 0)  InVars {}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_40}  AuxVars[]  AssignedVars[meta.codel.queue_id] 52295#L525_accept_S3 [2045] L525_accept_S3-->L526_accept_S3: Formula: (= v_meta.routing_metadata.tcpLength_26 0)  InVars {}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_26}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 51872#L526_accept_S3 [1824] L526_accept_S3-->L527_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value=v_c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.c_codel_0_a_codel_control_law_0.value] 51873#L527_accept_S3 [2540] L527_accept_S3-->L528_accept_S3: Formula: true  InVars {}  OutVars{c_codel_0_t_codel_control_law.action_run=v_c_codel_0_t_codel_control_law.action_run_12}  AuxVars[]  AssignedVars[c_codel_0_t_codel_control_law.action_run] 52107#L528_accept_S3 [1938] L528_accept_S3-->L529_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.egress_spec=v_forwarding_0.forward.egress_spec_10}  AuxVars[]  AssignedVars[forwarding_0.forward.egress_spec] 52108#L529_accept_S3 [2417] L529_accept_S3-->L530_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.forward.dst_mac=v_forwarding_0.forward.dst_mac_11}  AuxVars[]  AssignedVars[forwarding_0.forward.dst_mac] 52435#L530_accept_S3 [2141] L530_accept_S3-->L531_accept_S3: Formula: true  InVars {}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_14}  AuxVars[]  AssignedVars[forwarding_0.action_run] 52436#L531_accept_S3 [2556] L531_accept_S3-->havocProcedureFINAL_accept_S3: Formula: (= (store v__old_r_state_dropping_15 v__p4ltl_free_a_7 (select v_r_state_dropping_19 v__p4ltl_free_a_7)) v__old_r_state_dropping_14)  InVars {r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_15, _p4ltl_free_a=v__p4ltl_free_a_7}  OutVars{r_state_dropping=v_r_state_dropping_19, _old_r_state_dropping=v__old_r_state_dropping_14, _p4ltl_free_a=v__p4ltl_free_a_7}  AuxVars[]  AssignedVars[_old_r_state_dropping] 51993#havocProcedureFINAL_accept_S3 [1880] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51994#havocProcedureEXIT_accept_S3 >[2877] havocProcedureEXIT_accept_S3-->L543-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52674#L543-D97 [2659] L543-D97-->L543_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52653#L543_accept_S3 [2590] L543_accept_S3-->L543_accept_S3-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52917#L543_accept_S3-D79 [2751] L543_accept_S3-D79-->_parser_ParserImplENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51922#_parser_ParserImplENTRY_accept_S3 [2638] _parser_ParserImplENTRY_accept_S3-->_parser_ParserImplENTRY_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51921#_parser_ParserImplENTRY_accept_S3-D49 [1843] _parser_ParserImplENTRY_accept_S3-D49-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51923#startENTRY_accept_S3 [2700] startENTRY_accept_S3-->L654_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 52819#L654_accept_S3 [2464] L654_accept_S3-->L654-1_accept_S3: Formula: (not (= 2048 v_hdr.ethernet.ethertype_20))  InVars {hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  OutVars{hdr.ethernet.ethertype=v_hdr.ethernet.ethertype_20}  AuxVars[]  AssignedVars[] 52470#L654-1_accept_S3 [2165] L654-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52471#startEXIT_accept_S3 >[3009] startEXIT_accept_S3-->_parser_ParserImplFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52656#_parser_ParserImplFINAL-D109 [2319] _parser_ParserImplFINAL-D109-->_parser_ParserImplFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52657#_parser_ParserImplFINAL_accept_S3 [2629] _parser_ParserImplFINAL_accept_S3-->_parser_ParserImplEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52652#_parser_ParserImplEXIT_accept_S3 >[2790] _parser_ParserImplEXIT_accept_S3-->L544-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52654#L544-D148 [2497] L544-D148-->L544_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52215#L544_accept_S3 [1994] L544_accept_S3-->L544_accept_S3-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52216#L544_accept_S3-D16 [2043] L544_accept_S3-D16-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52296#verifyChecksumFINAL_accept_S3 [2177] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52487#verifyChecksumEXIT_accept_S3 >[2834] verifyChecksumEXIT_accept_S3-->L545-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52237#L545-D145 [2007] L545-D145-->L545_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52238#L545_accept_S3 [2604] L545_accept_S3-->L545_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52678#L545_accept_S3-D43 [2334] L545_accept_S3-D43-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52186#ingressENTRY_accept_S3 [2592] ingressENTRY_accept_S3-->ingressENTRY_accept_S3-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52920#ingressENTRY_accept_S3-D73 [2699] ingressENTRY_accept_S3-D73-->forwarding_0.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52744#forwarding_0.applyENTRY_accept_S3 [2396] forwarding_0.applyENTRY_accept_S3-->L401_accept_S3: Formula: (not (= forwarding_0.action.forward v_forwarding_0.action_run_24))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_24}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_24}  AuxVars[]  AssignedVars[] 52745#L401_accept_S3 [2770] L401_accept_S3-->L401-1_accept_S3: Formula: (not (= forwarding_0.action.NoAction_1 v_forwarding_0.action_run_20))  InVars {forwarding_0.action_run=v_forwarding_0.action_run_20}  OutVars{forwarding_0.action_run=v_forwarding_0.action_run_20}  AuxVars[]  AssignedVars[] 52894#L401-1_accept_S3 [2202] L401-1_accept_S3-->forwarding_0.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52966#forwarding_0.applyEXIT_accept_S3 >[2848] forwarding_0.applyEXIT_accept_S3-->ingressFINAL-D175: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52967#ingressFINAL-D175 [2216] ingressFINAL-D175-->ingressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52831#ingressFINAL_accept_S3 [2483] ingressFINAL_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52832#ingressEXIT_accept_S3 >[2890] ingressEXIT_accept_S3-->L546-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52848#L546-D142 [2506] L546-D142-->L546_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51733#L546_accept_S3 [2298] L546_accept_S3-->L546_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52915#L546_accept_S3-D58 [2588] L546_accept_S3-D58-->egressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52916#egressENTRY_accept_S3 [2263] egressENTRY_accept_S3-->L325_accept_S3: Formula: (= v_standard_metadata.ingress_port_12 1)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 52997#L325_accept_S3 [2738] L325_accept_S3-->L326_accept_S3: Formula: (= v_meta.codel.queue_id_35 v_standard_metadata.egress_port_16)  InVars {standard_metadata.egress_port=v_standard_metadata.egress_port_16}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16, meta.codel.queue_id=v_meta.codel.queue_id_35}  AuxVars[]  AssignedVars[meta.codel.queue_id] 51770#L326_accept_S3 [2232] L326_accept_S3-->L326_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52969#L326_accept_S3-D31 [2676] L326_accept_S3-D31-->c_codel_0_a_codel_init_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52713#c_codel_0_a_codel_init_0ENTRY_accept_S3 [2365] c_codel_0_a_codel_init_0ENTRY_accept_S3-->L273_accept_S3: Formula: (= 0 v_meta.codel.ok_to_drop_37)  InVars {}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_37}  AuxVars[]  AssignedVars[meta.codel.ok_to_drop] 51769#L273_accept_S3 [1781] L273_accept_S3-->L274_accept_S3: Formula: (= v_meta.codel.time_now_37 (mod (+ (mod v_standard_metadata.deq_timedelta_30 281474976710656) (mod v_standard_metadata.enq_timestamp_17 281474976710656)) 281474976710656))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_30, standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_17, meta.codel.time_now=v_meta.codel.time_now_37}  AuxVars[]  AssignedVars[meta.codel.time_now] 51771#L274_accept_S3 [2284] L274_accept_S3-->L276_accept_S3: Formula: (= v_meta.codel.new_drop_time_22 (mod (+ 100000 (mod v_meta.codel.time_now_38 281474976710656)) 281474976710656))  InVars {meta.codel.time_now=v_meta.codel.time_now_38}  OutVars{meta.codel.time_now=v_meta.codel.time_now_38, meta.codel.new_drop_time=v_meta.codel.new_drop_time_22}  AuxVars[]  AssignedVars[meta.codel.new_drop_time] 52614#L276_accept_S3 [2429] L276_accept_S3-->L278_accept_S3: Formula: (= v_meta.codel.state_dropping_24 (select v_r_state_dropping_20 v_meta.codel.queue_id_43))  InVars {r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43}  OutVars{r_state_dropping=v_r_state_dropping_20, meta.codel.queue_id=v_meta.codel.queue_id_43, meta.codel.state_dropping=v_meta.codel.state_dropping_24}  AuxVars[]  AssignedVars[meta.codel.state_dropping] 52784#L278_accept_S3 [2587] L278_accept_S3-->L280_accept_S3: Formula: (= (select v_r_drop_count_20 v_meta.codel.queue_id_51) v_meta.codel.drop_cnt_38)  InVars {meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  OutVars{meta.codel.drop_cnt=v_meta.codel.drop_cnt_38, meta.codel.queue_id=v_meta.codel.queue_id_51, r_drop_count=v_r_drop_count_20}  AuxVars[]  AssignedVars[meta.codel.drop_cnt] 51947#L280_accept_S3 [1857] L280_accept_S3-->L282_accept_S3: Formula: (= (select v_r_last_drop_count_14 v_meta.codel.queue_id_53) v_meta.codel.last_drop_cnt_19)  InVars {r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53}  OutVars{r_last_drop_count=v_r_last_drop_count_14, meta.codel.queue_id=v_meta.codel.queue_id_53, meta.codel.last_drop_cnt=v_meta.codel.last_drop_cnt_19}  AuxVars[]  AssignedVars[meta.codel.last_drop_cnt] 51904#L282_accept_S3 [1837] L282_accept_S3-->L284_accept_S3: Formula: (= (select v_r_next_drop_20 v_meta.codel.queue_id_54) v_meta.codel.drop_next_38)  InVars {r_next_drop=v_r_next_drop_20, meta.codel.queue_id=v_meta.codel.queue_id_54}  OutVars{r_next_drop=v_r_next_drop_20, meta.codel.drop_next=v_meta.codel.drop_next_38, meta.codel.queue_id=v_meta.codel.queue_id_54}  AuxVars[]  AssignedVars[meta.codel.drop_next] 51905#L284_accept_S3 [2032] L284_accept_S3-->c_codel_0_a_codel_init_0FINAL_accept_S3: Formula: (= v_meta.codel.drop_time_42 (select v_r_drop_time_15 v_meta.codel.queue_id_50))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_50, r_drop_time=v_r_drop_time_15}  OutVars{r_drop_time=v_r_drop_time_15, meta.codel.queue_id=v_meta.codel.queue_id_50, meta.codel.drop_time=v_meta.codel.drop_time_42}  AuxVars[]  AssignedVars[meta.codel.drop_time] 52278#c_codel_0_a_codel_init_0FINAL_accept_S3 [2094] c_codel_0_a_codel_init_0FINAL_accept_S3-->c_codel_0_a_codel_init_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52371#c_codel_0_a_codel_init_0EXIT_accept_S3 >[2853] c_codel_0_a_codel_init_0EXIT_accept_S3-->L326-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52686#L326-1-D124 [2340] L326-1-D124-->L326-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52687#L326-1_accept_S3 [2471] L326-1_accept_S3-->L327-1_accept_S3: Formula: (not (< v_standard_metadata.deq_timedelta_18 5000))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_18}  AuxVars[]  AssignedVars[] 51792#L327-1_accept_S3 [1791] L327-1_accept_S3-->L336_accept_S3: Formula: (not (= v_meta.codel.reset_drop_time_18 1))  InVars {meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  OutVars{meta.codel.reset_drop_time=v_meta.codel.reset_drop_time_18}  AuxVars[]  AssignedVars[] 51793#L336_accept_S3 [1887] L336_accept_S3-->L342_accept_S3: Formula: (not (= v_meta.codel.drop_time_30 0))  InVars {meta.codel.drop_time=v_meta.codel.drop_time_30}  OutVars{meta.codel.drop_time=v_meta.codel.drop_time_30}  AuxVars[]  AssignedVars[] 52013#L342_accept_S3 [2184] L342_accept_S3-->L342-2_accept_S3: Formula: (not (<= v_meta.codel.drop_time_37 v_meta.codel.time_now_30))  InVars {meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  OutVars{meta.codel.time_now=v_meta.codel.time_now_30, meta.codel.drop_time=v_meta.codel.drop_time_37}  AuxVars[]  AssignedVars[] 52495#L342-2_accept_S3 [1927] L342-2_accept_S3-->L363_accept_S3: Formula: (not (= v_meta.codel.state_dropping_16 1))  InVars {meta.codel.state_dropping=v_meta.codel.state_dropping_16}  OutVars{meta.codel.state_dropping=v_meta.codel.state_dropping_16}  AuxVars[]  AssignedVars[] 53450#L363_accept_S3 [2394] L363_accept_S3-->L324_accept_S3: Formula: (not (= v_meta.codel.ok_to_drop_32 1))  InVars {meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  OutVars{meta.codel.ok_to_drop=v_meta.codel.ok_to_drop_32}  AuxVars[]  AssignedVars[] 53396#L324_accept_S3 [2213] L324_accept_S3-->L376_accept_S3: Formula: (not (< 500 v_hdr.ipv4.totalLen_13))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 53393#L376_accept_S3 [1949] L376_accept_S3-->egressFINAL_accept_S3: Formula: (= (mod (+ 65516 (mod v_meta.routing_metadata.tcpLength_22 65536)) 65536) v_meta.routing_metadata.tcpLength_21)  InVars {meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_22}  OutVars{meta.routing_metadata.tcpLength=v_meta.routing_metadata.tcpLength_21}  AuxVars[]  AssignedVars[meta.routing_metadata.tcpLength] 52453#egressFINAL_accept_S3 [2152] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52454#egressEXIT_accept_S3 >[2973] egressEXIT_accept_S3-->L547-D172: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53392#L547-D172 [2527] L547-D172-->L547_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51917#L547_accept_S3 [2239] L547_accept_S3-->L547_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 52558#L547_accept_S3-D13 [2626] L547_accept_S3-D13-->computeChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52937#computeChecksumFINAL_accept_S3 [2348] computeChecksumFINAL_accept_S3-->computeChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51916#computeChecksumEXIT_accept_S3 >[3064] computeChecksumEXIT_accept_S3-->L548-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51918#L548-D103 [1915] L548-D103-->L548_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52066#L548_accept_S3 [2126] L548_accept_S3-->L550_accept_S3: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 52415#L550_accept_S3 [2404] L550_accept_S3-->L549-1_accept_S3: Formula: v_drop_36  InVars {}  OutVars{drop=v_drop_36}  AuxVars[]  AssignedVars[drop] 52755#L549-1_accept_S3 [2688] L549-1_accept_S3-->L553_accept_S3: Formula: (let ((.cse0 (< v_standard_metadata.deq_timedelta_32 5000))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_32, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 52564#L553_accept_S3 [2245] L553_accept_S3-->L554_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_next_43 v_meta.codel.time_now_44))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.codel.drop_next=v_meta.codel.drop_next_43, meta.codel.time_now=v_meta.codel.time_now_44}  AuxVars[]  AssignedVars[_p4ltl_1] 52565#L554_accept_S3 [2314] L554_accept_S3-->L555_accept_S3: Formula: (let ((.cse0 (= (select v__old_r_state_dropping_16 v__p4ltl_free_a_9) 1))) (or (and v__p4ltl_2_6 .cse0) (and (not v__p4ltl_2_6) (not .cse0))))  InVars {_old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  OutVars{_p4ltl_2=v__p4ltl_2_6, _old_r_state_dropping=v__old_r_state_dropping_16, _p4ltl_free_a=v__p4ltl_free_a_9}  AuxVars[]  AssignedVars[_p4ltl_2] 52414#L555_accept_S3 [2125] L555_accept_S3-->L556_accept_S3: Formula: (let ((.cse0 (<= v_meta.codel.drop_time_46 v_meta.codel.drop_next_44))) (or (and v__p4ltl_3_8 .cse0) (and (not v__p4ltl_3_8) (not .cse0))))  InVars {meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.codel.drop_next=v_meta.codel.drop_next_44, meta.codel.drop_time=v_meta.codel.drop_time_46}  AuxVars[]  AssignedVars[_p4ltl_3] 52075#L556_accept_S3 [1920] L556_accept_S3-->L557_accept_S3: Formula: (let ((.cse0 (= v__p4ltl_free_a_13 v_meta.codel.queue_id_58))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_free_a=v__p4ltl_free_a_13}  OutVars{meta.codel.queue_id=v_meta.codel.queue_id_58, _p4ltl_4=v__p4ltl_4_8, _p4ltl_free_a=v__p4ltl_free_a_13}  AuxVars[]  AssignedVars[_p4ltl_4] 52076#L557_accept_S3 [2442] L557_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_26 1))) (or (and (not v__p4ltl_5_8) (not .cse0)) (and .cse0 v__p4ltl_5_8)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, _p4ltl_5=v__p4ltl_5_8}  AuxVars[]  AssignedVars[_p4ltl_5] 51986#mainFINAL_accept_S3 [1877] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51988#mainEXIT_accept_S3 >[3058] mainEXIT_accept_S3-->L564-1-D127: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 52175#L564-1-D127 [1973] L564-1-D127-->L564-1_accept_S3: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_3_9)  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 52176#L564-1_accept_S3 
[2023-02-07 22:02:34,201 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-07 22:02:34,202 INFO  L85        PathProgramCache]: Analyzing trace with hash -1525017866, now seen corresponding path program 1 times
[2023-02-07 22:02:34,202 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-07 22:02:34,202 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [526463537]
[2023-02-07 22:02:34,202 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-07 22:02:34,202 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-07 22:02:34,221 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:34,345 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,488 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:34,497 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,531 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-07 22:02:34,534 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,543 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:34,544 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,545 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-02-07 22:02:34,545 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,550 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-02-07 22:02:34,552 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,553 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-07 22:02:34,554 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,554 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-07 22:02:34,555 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,566 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-02-07 22:02:34,570 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,690 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-07 22:02:34,692 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,777 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-07 22:02:34,780 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,793 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 28
[2023-02-07 22:02:34,795 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,797 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 207
[2023-02-07 22:02:34,798 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-07 22:02:34,801 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-07 22:02:34,801 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-07 22:02:34,801 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [526463537]
[2023-02-07 22:02:34,801 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [526463537] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-07 22:02:34,801 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-07 22:02:34,801 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [20] imperfect sequences [] total 20
[2023-02-07 22:02:34,801 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [28275957]
[2023-02-07 22:02:34,802 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-07 22:02:34,802 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-07 22:02:34,802 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-07 22:02:34,803 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 21 interpolants.
[2023-02-07 22:02:34,803 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=58, Invalid=362, Unknown=0, NotChecked=0, Total=420
[2023-02-07 22:02:34,803 INFO  L87              Difference]: Start difference. First operand 1783 states and 1924 transitions. cyclomatic complexity: 144 Second operand  has 21 states, 20 states have (on average 9.95) internal successors, (199), 12 states have internal predecessors, (199), 5 states have call successors, (14), 10 states have call predecessors, (14), 5 states have return successors, (13), 7 states have call predecessors, (13), 5 states have call successors, (13)
[2023-02-07 22:02:50,325 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-07 22:02:50,325 INFO  L93              Difference]: Finished difference Result 3554 states and 4094 transitions.
[2023-02-07 22:02:50,325 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 125 states. 
[2023-02-07 22:02:50,326 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3554 states and 4094 transitions.
[2023-02-07 22:02:50,330 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-07 22:02:50,330 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3554 states to 0 states and 0 transitions.
[2023-02-07 22:02:50,330 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-07 22:02:50,330 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-07 22:02:50,330 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-07 22:02:50,330 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-07 22:02:50,330 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-07 22:02:50,330 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-07 22:02:50,330 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-07 22:02:50,330 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 12 ============
[2023-02-07 22:02:50,331 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-07 22:02:50,331 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-07 22:02:50,331 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-07 22:02:50,334 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 07.02 10:02:50 BasicIcfg
[2023-02-07 22:02:50,334 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: Toolchain (without parser) took 52671.66ms. Allocated memory was 87.0MB in the beginning and 811.6MB in the end (delta: 724.6MB). Free memory was 65.9MB in the beginning and 262.6MB in the end (delta: -196.8MB). Peak memory consumption was 527.4MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.10ms. Allocated memory is still 87.0MB. Free memory was 68.8MB in the beginning and 68.7MB in the end (delta: 44.8kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: Boogie Preprocessor took 47.81ms. Allocated memory is still 87.0MB. Free memory was 65.8MB in the beginning and 62.3MB in the end (delta: 3.5MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: ThufvSpecLang took 29.68ms. Allocated memory is still 87.0MB. Free memory was 62.3MB in the beginning and 60.1MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: RCFGBuilder took 319.81ms. Allocated memory is still 87.0MB. Free memory was 60.0MB in the beginning and 48.3MB in the end (delta: 11.7MB). Peak memory consumption was 12.6MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,335 INFO  L158              Benchmark]: ThufvLTL2Aut took 123.86ms. Allocated memory is still 87.0MB. Free memory was 48.2MB in the beginning and 68.5MB in the end (delta: -20.4MB). Peak memory consumption was 6.1MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,336 INFO  L158              Benchmark]: Büchi Program Product took 353.39ms. Allocated memory was 87.0MB in the beginning and 140.5MB in the end (delta: 53.5MB). Free memory was 68.5MB in the beginning and 111.9MB in the end (delta: -43.4MB). Peak memory consumption was 35.4MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,336 INFO  L158              Benchmark]: BlockEncodingV2 took 93.29ms. Allocated memory is still 140.5MB. Free memory was 111.4MB in the beginning and 87.3MB in the end (delta: 24.1MB). Peak memory consumption was 24.1MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,336 INFO  L158              Benchmark]: BuchiAutomizer took 51696.29ms. Allocated memory was 140.5MB in the beginning and 811.6MB in the end (delta: 671.1MB). Free memory was 87.3MB in the beginning and 262.6MB in the end (delta: -175.4MB). Peak memory consumption was 496.2MB. Max. memory is 4.3GB.
[2023-02-07 22:02:50,337 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1033 locations, 1314 edges
  - StatisticsResult: Encoded RCFG
    1022 locations, 1298 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.10ms. Allocated memory is still 87.0MB. Free memory was 68.8MB in the beginning and 68.7MB in the end (delta: 44.8kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 47.81ms. Allocated memory is still 87.0MB. Free memory was 65.8MB in the beginning and 62.3MB in the end (delta: 3.5MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 29.68ms. Allocated memory is still 87.0MB. Free memory was 62.3MB in the beginning and 60.1MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 319.81ms. Allocated memory is still 87.0MB. Free memory was 60.0MB in the beginning and 48.3MB in the end (delta: 11.7MB). Peak memory consumption was 12.6MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 123.86ms. Allocated memory is still 87.0MB. Free memory was 48.2MB in the beginning and 68.5MB in the end (delta: -20.4MB). Peak memory consumption was 6.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 353.39ms. Allocated memory was 87.0MB in the beginning and 140.5MB in the end (delta: 53.5MB). Free memory was 68.5MB in the beginning and 111.9MB in the end (delta: -43.4MB). Peak memory consumption was 35.4MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 93.29ms. Allocated memory is still 140.5MB. Free memory was 111.4MB in the beginning and 87.3MB in the end (delta: 24.1MB). Peak memory consumption was 24.1MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 51696.29ms. Allocated memory was 140.5MB in the beginning and 811.6MB in the end (delta: 671.1MB). Free memory was 87.3MB in the beginning and 262.6MB in the end (delta: -175.4MB). Peak memory consumption was 496.2MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 6 edges
  - StatisticsResult: Initial RCFG
    282 locations, 342 edges
  - StatisticsResult: BuchiProgram size
    1033 locations, 1314 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 11 terminating modules (11 trivial, 0 deterministic, 0 nondeterministic). 11 modules have a trivial ranking function, the largest among these consists of 21 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 51.6s and 12 iterations.  TraceHistogramMax:1. Analysis of lassos took 3.4s. Construction of modules took 27.6s. Büchi inclusion checks took 19.9s. Highest rank in rank-based complementation 0. Minimization of det autom 11. Minimization of nondet autom 0. Automata minimization 0.3s AutomataMinimizationTime, 10 MinimizatonAttempts, 15310 StatesRemovedByMinimization, 10 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 49226 SdHoareTripleChecker+Valid, 30.4s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 49062 mSDsluCounter, 30840 SdHoareTripleChecker+Invalid, 27.7s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 15454 mSDsCounter, 15825 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 81159 IncrementalHoareTripleChecker+Invalid, 96984 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 15825 mSolverCounterUnsat, 15386 mSDtfsCounter, 81159 mSolverCounterSat, 0.5s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU11 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( [](((_p4ltl_5 == true && _p4ltl_4 == true) && _p4ltl_3 == true)) )) || ( ( [](( (_p4ltl_2 == true) ==> ( ( []((_p4ltl_1 == true ==> drop)) ) || ( (_p4ltl_1 == true ==> drop) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
