<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: WDT_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_w_d_t___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">WDT_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Watchdog Timer (WDT)  
 <a href="struct_w_d_t___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa802d9d2ae92175af3ab5446715a4e30"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a61051ab77b3253ee7c1fc30aadd89893"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a61051ab77b3253ee7c1fc30aadd89893">CFG</a></td></tr>
<tr class="separator:a61051ab77b3253ee7c1fc30aadd89893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730a48184bfbe43ee25d69a87c2d474f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf44aacc86ffc85ec99b671e6d1383a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acf44aacc86ffc85ec99b671e6d1383a4">WDTEN</a>: 1</td></tr>
<tr class="separator:acf44aacc86ffc85ec99b671e6d1383a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a>: 1</td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c19e114f9a7ac7a754e7506c980042"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a29c19e114f9a7ac7a754e7506c980042">RESEN</a>: 1</td></tr>
<tr class="separator:a29c19e114f9a7ac7a754e7506c980042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32170fb68657750990ffc02882540fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ae32170fb68657750990ffc02882540fb">DSPRESETINTEN</a>: 1</td></tr>
<tr class="separator:ae32170fb68657750990ffc02882540fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7660fb1cb6f2ff1aa849877e62d8565c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a7660fb1cb6f2ff1aa849877e62d8565c">RESVAL</a>: 8</td></tr>
<tr class="separator:a7660fb1cb6f2ff1aa849877e62d8565c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024e8283f4e352b964f4194fb3f34da0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a024e8283f4e352b964f4194fb3f34da0">INTVAL</a>: 8</td></tr>
<tr class="separator:a024e8283f4e352b964f4194fb3f34da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d6908e3b9c22edb52792d7b01d210"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a759d6908e3b9c22edb52792d7b01d210">CLKSEL</a>: 3</td></tr>
<tr class="separator:a759d6908e3b9c22edb52792d7b01d210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730a48184bfbe43ee25d69a87c2d474f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a730a48184bfbe43ee25d69a87c2d474f">CFG_b</a></td></tr>
<tr class="separator:a730a48184bfbe43ee25d69a87c2d474f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa802d9d2ae92175af3ab5446715a4e30"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa802d9d2ae92175af3ab5446715a4e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e42b960d11484f20376448bbfc7298d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a51af54a7ca6db76ff7a8302325f131c9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a51af54a7ca6db76ff7a8302325f131c9">RSTRT</a></td></tr>
<tr class="separator:a51af54a7ca6db76ff7a8302325f131c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329d42a00eab3ecc86b8a447babf126a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a51af54a7ca6db76ff7a8302325f131c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a51af54a7ca6db76ff7a8302325f131c9">RSTRT</a>: 8</td></tr>
<tr class="separator:a51af54a7ca6db76ff7a8302325f131c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329d42a00eab3ecc86b8a447babf126a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a329d42a00eab3ecc86b8a447babf126a">RSTRT_b</a></td></tr>
<tr class="separator:a329d42a00eab3ecc86b8a447babf126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e42b960d11484f20376448bbfc7298d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7e42b960d11484f20376448bbfc7298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a30e1b33c9518fda0436c5fb252907e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a656b08d7892022a48738c5bfbb24c6ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a656b08d7892022a48738c5bfbb24c6ad">LOCK</a></td></tr>
<tr class="separator:a656b08d7892022a48738c5bfbb24c6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adceb641695c14b76519ee8dfcb5503c2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a656b08d7892022a48738c5bfbb24c6ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a656b08d7892022a48738c5bfbb24c6ad">LOCK</a>: 8</td></tr>
<tr class="separator:a656b08d7892022a48738c5bfbb24c6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adceb641695c14b76519ee8dfcb5503c2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#adceb641695c14b76519ee8dfcb5503c2">LOCK_b</a></td></tr>
<tr class="separator:adceb641695c14b76519ee8dfcb5503c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a30e1b33c9518fda0436c5fb252907e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0a30e1b33c9518fda0436c5fb252907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5a88812961bff24181d170f0f8f5da"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a525045352e8de8c651f1b487e7b5cd1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a525045352e8de8c651f1b487e7b5cd1f">COUNT</a></td></tr>
<tr class="separator:a525045352e8de8c651f1b487e7b5cd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7d43c2ef41e8d44b146feb965d603c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a525045352e8de8c651f1b487e7b5cd1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a525045352e8de8c651f1b487e7b5cd1f">COUNT</a>: 8</td></tr>
<tr class="separator:a525045352e8de8c651f1b487e7b5cd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7d43c2ef41e8d44b146feb965d603c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aac7d43c2ef41e8d44b146feb965d603c">COUNT_b</a></td></tr>
<tr class="separator:aac7d43c2ef41e8d44b146feb965d603c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5a88812961bff24181d170f0f8f5da"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ace5a88812961bff24181d170f0f8f5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf33316d08ec8407426803614b241d09"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a28b194a8c7cddba79a68d47cb12f713d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a28b194a8c7cddba79a68d47cb12f713d">DSP0CFG</a></td></tr>
<tr class="separator:a28b194a8c7cddba79a68d47cb12f713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16df08865c88bd392c5c47048f04266"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9671f2856d972ab11fc3a6d1d2961872"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a9671f2856d972ab11fc3a6d1d2961872">DSP0WDTEN</a>: 1</td></tr>
<tr class="separator:a9671f2856d972ab11fc3a6d1d2961872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf236bc804a8f80439631ebf240513a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a9bf236bc804a8f80439631ebf240513a">DSP0INTEN</a>: 1</td></tr>
<tr class="separator:a9bf236bc804a8f80439631ebf240513a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba5c87537ff8019f93e9367111138b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aeba5c87537ff8019f93e9367111138b8">DSP0RESEN</a>: 1</td></tr>
<tr class="separator:aeba5c87537ff8019f93e9367111138b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06c04f3839c74e69dc6bc9a35cdc52b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ae06c04f3839c74e69dc6bc9a35cdc52b">DSP0PMRESEN</a>: 1</td></tr>
<tr class="separator:ae06c04f3839c74e69dc6bc9a35cdc52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977fa8c4dcf0a340b90d1435822af4f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a977fa8c4dcf0a340b90d1435822af4f9">DSP0RESVAL</a>: 8</td></tr>
<tr class="separator:a977fa8c4dcf0a340b90d1435822af4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fe12a64b629495db9384787737eaa0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aa4fe12a64b629495db9384787737eaa0">DSP0INTVAL</a>: 8</td></tr>
<tr class="separator:aa4fe12a64b629495db9384787737eaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ab3803d0e49e83d920f110e37c0101"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ae7ab3803d0e49e83d920f110e37c0101">DSP0PMRESVAL</a>: 8</td></tr>
<tr class="separator:ae7ab3803d0e49e83d920f110e37c0101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16df08865c88bd392c5c47048f04266"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac16df08865c88bd392c5c47048f04266">DSP0CFG_b</a></td></tr>
<tr class="separator:ac16df08865c88bd392c5c47048f04266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf33316d08ec8407426803614b241d09"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaf33316d08ec8407426803614b241d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1411dadbc9808016d0ecb2393686d7f0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4d113ce1c8a39fc7e76951f92406c098"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4d113ce1c8a39fc7e76951f92406c098">DSP0RSTRT</a></td></tr>
<tr class="separator:a4d113ce1c8a39fc7e76951f92406c098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3fc5bf7478483fc738f95ec1ef9242"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac9895b86544988df248f44078cab7ff6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac9895b86544988df248f44078cab7ff6">DSP0RSTART</a>: 8</td></tr>
<tr class="separator:ac9895b86544988df248f44078cab7ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3fc5bf7478483fc738f95ec1ef9242"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a6a3fc5bf7478483fc738f95ec1ef9242">DSP0RSTRT_b</a></td></tr>
<tr class="separator:a6a3fc5bf7478483fc738f95ec1ef9242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1411dadbc9808016d0ecb2393686d7f0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1411dadbc9808016d0ecb2393686d7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c988a1acb57954c481e62ba15223ca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a475b4ca1d5468cba8ebaf38369d67dfc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a475b4ca1d5468cba8ebaf38369d67dfc">DSP0TLOCK</a></td></tr>
<tr class="separator:a475b4ca1d5468cba8ebaf38369d67dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578df938f6751b27588bdab5ed7cae97"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4b929f6946c62510c30bf251172ae58e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4b929f6946c62510c30bf251172ae58e">DSP0LOCK</a>: 8</td></tr>
<tr class="separator:a4b929f6946c62510c30bf251172ae58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578df938f6751b27588bdab5ed7cae97"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a578df938f6751b27588bdab5ed7cae97">DSP0TLOCK_b</a></td></tr>
<tr class="separator:a578df938f6751b27588bdab5ed7cae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c988a1acb57954c481e62ba15223ca"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae5c988a1acb57954c481e62ba15223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01919699c08f792c33138fb63893c195"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7fd6e0e40267f54a39d46c01ef9f874a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a7fd6e0e40267f54a39d46c01ef9f874a">DSP0COUNT</a></td></tr>
<tr class="separator:a7fd6e0e40267f54a39d46c01ef9f874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408e81d4d3fd6c8632924d69f26499f0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7fd6e0e40267f54a39d46c01ef9f874a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a7fd6e0e40267f54a39d46c01ef9f874a">DSP0COUNT</a>: 8</td></tr>
<tr class="separator:a7fd6e0e40267f54a39d46c01ef9f874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408e81d4d3fd6c8632924d69f26499f0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a408e81d4d3fd6c8632924d69f26499f0">DSP0COUNT_b</a></td></tr>
<tr class="separator:a408e81d4d3fd6c8632924d69f26499f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01919699c08f792c33138fb63893c195"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a01919699c08f792c33138fb63893c195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1538f4052bbbb0a48d0f79a0c8dab497"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6ba060f8634146ebb33b09034aba2e0a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a6ba060f8634146ebb33b09034aba2e0a">DSP1CFG</a></td></tr>
<tr class="separator:a6ba060f8634146ebb33b09034aba2e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b8f3b2e1ffe646d2190769aa9d122b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad4ffccb6f79fb463992904ca5fb27d04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ad4ffccb6f79fb463992904ca5fb27d04">DSP1WDTEN</a>: 1</td></tr>
<tr class="separator:ad4ffccb6f79fb463992904ca5fb27d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ae26125418f746350551458e3fb379"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aa4ae26125418f746350551458e3fb379">DSP1INTEN</a>: 1</td></tr>
<tr class="separator:aa4ae26125418f746350551458e3fb379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d7870af5d93d4c9af77e49311cccec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a48d7870af5d93d4c9af77e49311cccec">DSP1RESEN</a>: 1</td></tr>
<tr class="separator:a48d7870af5d93d4c9af77e49311cccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f1afc6ef6e9a77ca1465a0bc49135b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aa2f1afc6ef6e9a77ca1465a0bc49135b">DSP1PMRESEN</a>: 1</td></tr>
<tr class="separator:aa2f1afc6ef6e9a77ca1465a0bc49135b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab531b34a5d2e67133040b0f3809a23cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ab531b34a5d2e67133040b0f3809a23cd">DSP1RESVAL</a>: 8</td></tr>
<tr class="separator:ab531b34a5d2e67133040b0f3809a23cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e78ce77ea10df65967c4a9ad272a43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a61e78ce77ea10df65967c4a9ad272a43">DSP1INTVAL</a>: 8</td></tr>
<tr class="separator:a61e78ce77ea10df65967c4a9ad272a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c751f4bb773ce73854a71317917cfb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4c751f4bb773ce73854a71317917cfb0">DSP1PMRESVAL</a>: 8</td></tr>
<tr class="separator:a4c751f4bb773ce73854a71317917cfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b8f3b2e1ffe646d2190769aa9d122b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a92b8f3b2e1ffe646d2190769aa9d122b">DSP1CFG_b</a></td></tr>
<tr class="separator:a92b8f3b2e1ffe646d2190769aa9d122b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1538f4052bbbb0a48d0f79a0c8dab497"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1538f4052bbbb0a48d0f79a0c8dab497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9d6180bab7137f06c27ff7b3fa5e79"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa2b6fdc36b481e8a26059a0c4725289c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aa2b6fdc36b481e8a26059a0c4725289c">DSP1RSTRT</a></td></tr>
<tr class="separator:aa2b6fdc36b481e8a26059a0c4725289c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52b0369783e8d684da5b7af11956bf2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a367903f5de653ef5ae56fa2d8a178f84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a367903f5de653ef5ae56fa2d8a178f84">DSP1RSTART</a>: 8</td></tr>
<tr class="separator:a367903f5de653ef5ae56fa2d8a178f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52b0369783e8d684da5b7af11956bf2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#af52b0369783e8d684da5b7af11956bf2">DSP1RSTRT_b</a></td></tr>
<tr class="separator:af52b0369783e8d684da5b7af11956bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9d6180bab7137f06c27ff7b3fa5e79"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4e9d6180bab7137f06c27ff7b3fa5e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3678c08e47b2dcb22f10cb92d7fc7b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af974449d6b0972bafbc51a3367119462"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#af974449d6b0972bafbc51a3367119462">DSP1TLOCK</a></td></tr>
<tr class="separator:af974449d6b0972bafbc51a3367119462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedfe189520f1685dbefa8d1fa1c8eda"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8c7bddb9a850fd2ce512ec913e699287"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a8c7bddb9a850fd2ce512ec913e699287">DSP1LOCK</a>: 8</td></tr>
<tr class="separator:a8c7bddb9a850fd2ce512ec913e699287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedfe189520f1685dbefa8d1fa1c8eda"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#afedfe189520f1685dbefa8d1fa1c8eda">DSP1TLOCK_b</a></td></tr>
<tr class="separator:afedfe189520f1685dbefa8d1fa1c8eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3678c08e47b2dcb22f10cb92d7fc7b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aec3678c08e47b2dcb22f10cb92d7fc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ca193a12dc9acab7b715fd734b281"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a122331fb3810090bc562a2b788d6bd34"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a122331fb3810090bc562a2b788d6bd34">DSP1COUNT</a></td></tr>
<tr class="separator:a122331fb3810090bc562a2b788d6bd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac602440704c105741905c26abb141485"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a122331fb3810090bc562a2b788d6bd34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a122331fb3810090bc562a2b788d6bd34">DSP1COUNT</a>: 8</td></tr>
<tr class="separator:a122331fb3810090bc562a2b788d6bd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac602440704c105741905c26abb141485"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac602440704c105741905c26abb141485">DSP1COUNT_b</a></td></tr>
<tr class="separator:ac602440704c105741905c26abb141485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5ca193a12dc9acab7b715fd734b281"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3a5ca193a12dc9acab7b715fd734b281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5763e1246b654f4864860abac6840273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___type.html#a5763e1246b654f4864860abac6840273">RESERVED</a> [116]</td></tr>
<tr class="separator:a5763e1246b654f4864860abac6840273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91d2dfa6233854991e0a55f998bf0d4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aba2b3ebfb8a9d0d4b64c6b889bec8fef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aba2b3ebfb8a9d0d4b64c6b889bec8fef">WDTIEREN</a></td></tr>
<tr class="separator:aba2b3ebfb8a9d0d4b64c6b889bec8fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63e60b86611052bf22f610af8f4dfcd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acf38a6f6debd49c018e693b94c0e8cd8">WDTINT</a>: 1</td></tr>
<tr class="separator:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb97b09aedac215bdf933112e5fe50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4fb97b09aedac215bdf933112e5fe50a">DSPRESETINT</a>: 1</td></tr>
<tr class="separator:a4fb97b09aedac215bdf933112e5fe50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63e60b86611052bf22f610af8f4dfcd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#af63e60b86611052bf22f610af8f4dfcd">WDTIEREN_b</a></td></tr>
<tr class="separator:af63e60b86611052bf22f610af8f4dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91d2dfa6233854991e0a55f998bf0d4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab91d2dfa6233854991e0a55f998bf0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5442ecebf028045865f38536f08c8c98"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af54b95d61ad89ea0ebf2731500e87846"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#af54b95d61ad89ea0ebf2731500e87846">WDTIERSTAT</a></td></tr>
<tr class="separator:af54b95d61ad89ea0ebf2731500e87846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcac1ee3ec80ca270c841e16eb3e2f79"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acf38a6f6debd49c018e693b94c0e8cd8">WDTINT</a>: 1</td></tr>
<tr class="separator:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb97b09aedac215bdf933112e5fe50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4fb97b09aedac215bdf933112e5fe50a">DSPRESETINT</a>: 1</td></tr>
<tr class="separator:a4fb97b09aedac215bdf933112e5fe50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcac1ee3ec80ca270c841e16eb3e2f79"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#abcac1ee3ec80ca270c841e16eb3e2f79">WDTIERSTAT_b</a></td></tr>
<tr class="separator:abcac1ee3ec80ca270c841e16eb3e2f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5442ecebf028045865f38536f08c8c98"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5442ecebf028045865f38536f08c8c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330a367f4c19775b58e642555922f5db"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acfbdfb1550ad4f2f43c0cacb8c114562"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acfbdfb1550ad4f2f43c0cacb8c114562">WDTIERCLR</a></td></tr>
<tr class="separator:acfbdfb1550ad4f2f43c0cacb8c114562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e245ddfb8e5b860ee8b350938946ffd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acf38a6f6debd49c018e693b94c0e8cd8">WDTINT</a>: 1</td></tr>
<tr class="separator:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb97b09aedac215bdf933112e5fe50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4fb97b09aedac215bdf933112e5fe50a">DSPRESETINT</a>: 1</td></tr>
<tr class="separator:a4fb97b09aedac215bdf933112e5fe50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e245ddfb8e5b860ee8b350938946ffd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a1e245ddfb8e5b860ee8b350938946ffd">WDTIERCLR_b</a></td></tr>
<tr class="separator:a1e245ddfb8e5b860ee8b350938946ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330a367f4c19775b58e642555922f5db"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a330a367f4c19775b58e642555922f5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b292178039671b33b2e1f314d4be6a1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ade2cf3e7a00f678ae6131224f9c52760"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ade2cf3e7a00f678ae6131224f9c52760">WDTIERSET</a></td></tr>
<tr class="separator:ade2cf3e7a00f678ae6131224f9c52760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb503131dc6456e6901fba6174cfac6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#acf38a6f6debd49c018e693b94c0e8cd8">WDTINT</a>: 1</td></tr>
<tr class="separator:acf38a6f6debd49c018e693b94c0e8cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb97b09aedac215bdf933112e5fe50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4fb97b09aedac215bdf933112e5fe50a">DSPRESETINT</a>: 1</td></tr>
<tr class="separator:a4fb97b09aedac215bdf933112e5fe50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb503131dc6456e6901fba6174cfac6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aacb503131dc6456e6901fba6174cfac6">WDTIERSET_b</a></td></tr>
<tr class="separator:aacb503131dc6456e6901fba6174cfac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b292178039671b33b2e1f314d4be6a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2b292178039671b33b2e1f314d4be6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1194f7534fad8d81ff544c40fdf3a732"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a26f24d55f314febac693e27b24b559bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a26f24d55f314febac693e27b24b559bb">DSP0IEREN</a></td></tr>
<tr class="separator:a26f24d55f314febac693e27b24b559bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca4a3a115e7a0e4fb148f6d064beb8f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a317394be71d518ef1130625927a67176"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a317394be71d518ef1130625927a67176">DSP0INT</a>: 1</td></tr>
<tr class="separator:a317394be71d518ef1130625927a67176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca4a3a115e7a0e4fb148f6d064beb8f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a7ca4a3a115e7a0e4fb148f6d064beb8f">DSP0IEREN_b</a></td></tr>
<tr class="separator:a7ca4a3a115e7a0e4fb148f6d064beb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1194f7534fad8d81ff544c40fdf3a732"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1194f7534fad8d81ff544c40fdf3a732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f3dd4bce8df2e8b4025b55d6fb1f2b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa5dda08f9af606dbb4bd1b24413a7756"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#aa5dda08f9af606dbb4bd1b24413a7756">DSP0IERSTAT</a></td></tr>
<tr class="separator:aa5dda08f9af606dbb4bd1b24413a7756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a0bbc8ec72d91693748d72b25f25ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a317394be71d518ef1130625927a67176"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a317394be71d518ef1130625927a67176">DSP0INT</a>: 1</td></tr>
<tr class="separator:a317394be71d518ef1130625927a67176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a0bbc8ec72d91693748d72b25f25ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a61a0bbc8ec72d91693748d72b25f25ab">DSP0IERSTAT_b</a></td></tr>
<tr class="separator:a61a0bbc8ec72d91693748d72b25f25ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f3dd4bce8df2e8b4025b55d6fb1f2b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a10f3dd4bce8df2e8b4025b55d6fb1f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc24d33ed26f5de83d49a363295dedb8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a943826107e60c14dd418c9c9ac94c716"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a943826107e60c14dd418c9c9ac94c716">DSP0IERCLR</a></td></tr>
<tr class="separator:a943826107e60c14dd418c9c9ac94c716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030612527405373bd8c2b373dbccc31a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a317394be71d518ef1130625927a67176"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a317394be71d518ef1130625927a67176">DSP0INT</a>: 1</td></tr>
<tr class="separator:a317394be71d518ef1130625927a67176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030612527405373bd8c2b373dbccc31a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a030612527405373bd8c2b373dbccc31a">DSP0IERCLR_b</a></td></tr>
<tr class="separator:a030612527405373bd8c2b373dbccc31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc24d33ed26f5de83d49a363295dedb8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acc24d33ed26f5de83d49a363295dedb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78e6c574ea946baafd8d5120cb38f66"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac646e5e3bd9c5c1482d475acfa7c292a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac646e5e3bd9c5c1482d475acfa7c292a">DSP0IERSET</a></td></tr>
<tr class="separator:ac646e5e3bd9c5c1482d475acfa7c292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac316f5f794c68cf50cd034ddb2bde67a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a317394be71d518ef1130625927a67176"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a317394be71d518ef1130625927a67176">DSP0INT</a>: 1</td></tr>
<tr class="separator:a317394be71d518ef1130625927a67176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac316f5f794c68cf50cd034ddb2bde67a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac316f5f794c68cf50cd034ddb2bde67a">DSP0IERSET_b</a></td></tr>
<tr class="separator:ac316f5f794c68cf50cd034ddb2bde67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78e6c574ea946baafd8d5120cb38f66"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae78e6c574ea946baafd8d5120cb38f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7393dc8fafd8436fff98430fcf22d54e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a09cf3259ac75bd6a84a0da438c87bc2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a09cf3259ac75bd6a84a0da438c87bc2d">DSP1IEREN</a></td></tr>
<tr class="separator:a09cf3259ac75bd6a84a0da438c87bc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e39c7aa5d58305d322dfbe472493b6a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4615a99ddbfd6ac0738508ed5a1e8d7e">DSP1INT</a>: 1</td></tr>
<tr class="separator:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e39c7aa5d58305d322dfbe472493b6a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a0e39c7aa5d58305d322dfbe472493b6a">DSP1IEREN_b</a></td></tr>
<tr class="separator:a0e39c7aa5d58305d322dfbe472493b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7393dc8fafd8436fff98430fcf22d54e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7393dc8fafd8436fff98430fcf22d54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763652fd89b2c0d5a1937196b767e0ef"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9f4cea987adcb6d9be03e0855a408ce2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a9f4cea987adcb6d9be03e0855a408ce2">DSP1IERSTAT</a></td></tr>
<tr class="separator:a9f4cea987adcb6d9be03e0855a408ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3960528bae98e814c33f63adff9f2414"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4615a99ddbfd6ac0738508ed5a1e8d7e">DSP1INT</a>: 1</td></tr>
<tr class="separator:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3960528bae98e814c33f63adff9f2414"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3960528bae98e814c33f63adff9f2414">DSP1IERSTAT_b</a></td></tr>
<tr class="separator:a3960528bae98e814c33f63adff9f2414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763652fd89b2c0d5a1937196b767e0ef"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a763652fd89b2c0d5a1937196b767e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584e0f6f118115e188b6933b6ff2406a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad037452b1ebffa0dcfa4d236368ab872"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ad037452b1ebffa0dcfa4d236368ab872">DSP1IERCLR</a></td></tr>
<tr class="separator:ad037452b1ebffa0dcfa4d236368ab872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2296f9d5bb4ec3c433e091994e9d79"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4615a99ddbfd6ac0738508ed5a1e8d7e">DSP1INT</a>: 1</td></tr>
<tr class="separator:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2296f9d5bb4ec3c433e091994e9d79"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ace2296f9d5bb4ec3c433e091994e9d79">DSP1IERCLR_b</a></td></tr>
<tr class="separator:ace2296f9d5bb4ec3c433e091994e9d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584e0f6f118115e188b6933b6ff2406a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a584e0f6f118115e188b6933b6ff2406a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7015fea42c855f2b48efe4b91ceab30b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac56c98ac03f20cc05241465b3b0855ff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#ac56c98ac03f20cc05241465b3b0855ff">DSP1IERSET</a></td></tr>
<tr class="separator:ac56c98ac03f20cc05241465b3b0855ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90a702962501c6f15e3670c6ecb0f75"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a4615a99ddbfd6ac0738508ed5a1e8d7e">DSP1INT</a>: 1</td></tr>
<tr class="separator:a4615a99ddbfd6ac0738508ed5a1e8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90a702962501c6f15e3670c6ecb0f75"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_w_d_t___type.html#af90a702962501c6f15e3670c6ecb0f75">DSP1IERSET_b</a></td></tr>
<tr class="separator:af90a702962501c6f15e3670c6ecb0f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7015fea42c855f2b48efe4b91ceab30b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7015fea42c855f2b48efe4b91ceab30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Watchdog Timer (WDT) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa802d9d2ae92175af3ab5446715a4e30" name="aa802d9d2ae92175af3ab5446715a4e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa802d9d2ae92175af3ab5446715a4e30">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4567</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40024000) WDT Structure <br  />
 </p>

</div>
</div>
<a id="a7e42b960d11484f20376448bbfc7298d" name="a7e42b960d11484f20376448bbfc7298d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e42b960d11484f20376448bbfc7298d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4569</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a30e1b33c9518fda0436c5fb252907e" name="a0a30e1b33c9518fda0436c5fb252907e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a30e1b33c9518fda0436c5fb252907e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4571</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5a88812961bff24181d170f0f8f5da" name="ace5a88812961bff24181d170f0f8f5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5a88812961bff24181d170f0f8f5da">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4573</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf33316d08ec8407426803614b241d09" name="aaf33316d08ec8407426803614b241d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf33316d08ec8407426803614b241d09">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4575</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1411dadbc9808016d0ecb2393686d7f0" name="a1411dadbc9808016d0ecb2393686d7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1411dadbc9808016d0ecb2393686d7f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4577</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5c988a1acb57954c481e62ba15223ca" name="ae5c988a1acb57954c481e62ba15223ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c988a1acb57954c481e62ba15223ca">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4579</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01919699c08f792c33138fb63893c195" name="a01919699c08f792c33138fb63893c195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01919699c08f792c33138fb63893c195">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4581</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1538f4052bbbb0a48d0f79a0c8dab497" name="a1538f4052bbbb0a48d0f79a0c8dab497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1538f4052bbbb0a48d0f79a0c8dab497">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4583</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e9d6180bab7137f06c27ff7b3fa5e79" name="a4e9d6180bab7137f06c27ff7b3fa5e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e9d6180bab7137f06c27ff7b3fa5e79">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4585</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec3678c08e47b2dcb22f10cb92d7fc7b" name="aec3678c08e47b2dcb22f10cb92d7fc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3678c08e47b2dcb22f10cb92d7fc7b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4587</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a5ca193a12dc9acab7b715fd734b281" name="a3a5ca193a12dc9acab7b715fd734b281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5ca193a12dc9acab7b715fd734b281">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4589</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab91d2dfa6233854991e0a55f998bf0d4" name="ab91d2dfa6233854991e0a55f998bf0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91d2dfa6233854991e0a55f998bf0d4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4591</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5442ecebf028045865f38536f08c8c98" name="a5442ecebf028045865f38536f08c8c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5442ecebf028045865f38536f08c8c98">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4593</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a330a367f4c19775b58e642555922f5db" name="a330a367f4c19775b58e642555922f5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330a367f4c19775b58e642555922f5db">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4595</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b292178039671b33b2e1f314d4be6a1" name="a2b292178039671b33b2e1f314d4be6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b292178039671b33b2e1f314d4be6a1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4597</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1194f7534fad8d81ff544c40fdf3a732" name="a1194f7534fad8d81ff544c40fdf3a732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1194f7534fad8d81ff544c40fdf3a732">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4599</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f3dd4bce8df2e8b4025b55d6fb1f2b" name="a10f3dd4bce8df2e8b4025b55d6fb1f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f3dd4bce8df2e8b4025b55d6fb1f2b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4601</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc24d33ed26f5de83d49a363295dedb8" name="acc24d33ed26f5de83d49a363295dedb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc24d33ed26f5de83d49a363295dedb8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4603</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae78e6c574ea946baafd8d5120cb38f66" name="ae78e6c574ea946baafd8d5120cb38f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78e6c574ea946baafd8d5120cb38f66">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4605</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7393dc8fafd8436fff98430fcf22d54e" name="a7393dc8fafd8436fff98430fcf22d54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7393dc8fafd8436fff98430fcf22d54e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4607</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763652fd89b2c0d5a1937196b767e0ef" name="a763652fd89b2c0d5a1937196b767e0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763652fd89b2c0d5a1937196b767e0ef">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4609</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a584e0f6f118115e188b6933b6ff2406a" name="a584e0f6f118115e188b6933b6ff2406a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584e0f6f118115e188b6933b6ff2406a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4611</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7015fea42c855f2b48efe4b91ceab30b" name="a7015fea42c855f2b48efe4b91ceab30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7015fea42c855f2b48efe4b91ceab30b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4613</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61051ab77b3253ee7c1fc30aadd89893" name="a61051ab77b3253ee7c1fc30aadd89893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61051ab77b3253ee7c1fc30aadd89893">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) This is the configuration register for the watch dog timer. It controls the enable, interrupt set, clocks for the timer, the compare values for the counters to trigger a reset or interrupt. This register can only be written to if the watch dog timer is unlocked (WDTLOCK is not set). <br  />
 </p>

</div>
</div>
<a id="a730a48184bfbe43ee25d69a87c2d474f" name="a730a48184bfbe43ee25d69a87c2d474f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730a48184bfbe43ee25d69a87c2d474f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a759d6908e3b9c22edb52792d7b01d210" name="a759d6908e3b9c22edb52792d7b01d210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d6908e3b9c22edb52792d7b01d210">&#9670;&nbsp;</a></span>CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the frequency for the WDT. All values not enumerated below are undefined. <br  />
 </p>

</div>
</div>
<a id="a525045352e8de8c651f1b487e7b5cd1f" name="a525045352e8de8c651f1b487e7b5cd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525045352e8de8c651f1b487e7b5cd1f">&#9670;&nbsp;</a></span>COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) This register holds the current count for the watch dog timer. This is a read only register. SW cannot set the value in the counter, but can reset it. <br  />
</p>
<p >[7..0] Read-Only current value of the WDT counter <br  />
 </p>

</div>
</div>
<a id="aac7d43c2ef41e8d44b146feb965d603c" name="aac7d43c2ef41e8d44b146feb965d603c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7d43c2ef41e8d44b146feb965d603c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  COUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28b194a8c7cddba79a68d47cb12f713d" name="a28b194a8c7cddba79a68d47cb12f713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b194a8c7cddba79a68d47cb12f713d">&#9670;&nbsp;</a></span>DSP0CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) This is the configuration register for the DSP0 watch dog timer. It controls the enable, interrupt set, clocks for the timer, the compare values for the counters to trigger a reset or interrupt. This register can only be written to if the associated DSP0TLOCK is not set. <br  />
 </p>

</div>
</div>
<a id="ac16df08865c88bd392c5c47048f04266" name="ac16df08865c88bd392c5c47048f04266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16df08865c88bd392c5c47048f04266">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fd6e0e40267f54a39d46c01ef9f874a" name="a7fd6e0e40267f54a39d46c01ef9f874a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd6e0e40267f54a39d46c01ef9f874a">&#9670;&nbsp;</a></span>DSP0COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) This register holds the current count for the watch dog timer. This is a read only register. SW cannot set the value in the counter, but can reset it. <br  />
</p>
<p >[7..0] Read-Only current value of the WDT counter <br  />
 </p>

</div>
</div>
<a id="a408e81d4d3fd6c8632924d69f26499f0" name="a408e81d4d3fd6c8632924d69f26499f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408e81d4d3fd6c8632924d69f26499f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0COUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a943826107e60c14dd418c9c9ac94c716" name="a943826107e60c14dd418c9c9ac94c716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943826107e60c14dd418c9c9ac94c716">&#9670;&nbsp;</a></span>DSP0IERCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0IERCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000218) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a030612527405373bd8c2b373dbccc31a" name="a030612527405373bd8c2b373dbccc31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030612527405373bd8c2b373dbccc31a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0IERCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26f24d55f314febac693e27b24b559bb" name="a26f24d55f314febac693e27b24b559bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f24d55f314febac693e27b24b559bb">&#9670;&nbsp;</a></span>DSP0IEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0IEREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000210) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a7ca4a3a115e7a0e4fb148f6d064beb8f" name="a7ca4a3a115e7a0e4fb148f6d064beb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca4a3a115e7a0e4fb148f6d064beb8f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0IEREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac646e5e3bd9c5c1482d475acfa7c292a" name="ac646e5e3bd9c5c1482d475acfa7c292a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac646e5e3bd9c5c1482d475acfa7c292a">&#9670;&nbsp;</a></span>DSP0IERSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0IERSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000021C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ac316f5f794c68cf50cd034ddb2bde67a" name="ac316f5f794c68cf50cd034ddb2bde67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac316f5f794c68cf50cd034ddb2bde67a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0IERSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5dda08f9af606dbb4bd1b24413a7756" name="aa5dda08f9af606dbb4bd1b24413a7756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5dda08f9af606dbb4bd1b24413a7756">&#9670;&nbsp;</a></span>DSP0IERSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0IERSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000214) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a61a0bbc8ec72d91693748d72b25f25ab" name="a61a0bbc8ec72d91693748d72b25f25ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a0bbc8ec72d91693748d72b25f25ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0IERSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a317394be71d518ef1130625927a67176" name="a317394be71d518ef1130625927a67176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317394be71d518ef1130625927a67176">&#9670;&nbsp;</a></span>DSP0INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DSP0 Watchdog Timer Interrupt. <br  />
 </p>

</div>
</div>
<a id="a9bf236bc804a8f80439631ebf240513a" name="a9bf236bc804a8f80439631ebf240513a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf236bc804a8f80439631ebf240513a">&#9670;&nbsp;</a></span>DSP0INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bitfield enables the DSP0 WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC. <br  />
 </p>

</div>
</div>
<a id="aa4fe12a64b629495db9384787737eaa0" name="aa4fe12a64b629495db9384787737eaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fe12a64b629495db9384787737eaa0">&#9670;&nbsp;</a></span>DSP0INTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0INTVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt. <br  />
 </p>

</div>
</div>
<a id="a4b929f6946c62510c30bf251172ae58e" name="a4b929f6946c62510c30bf251172ae58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b929f6946c62510c30bf251172ae58e">&#9670;&nbsp;</a></span>DSP0LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0LOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Writing 0xa7 locks the watchdog timer. Once locked, the WDTCFG reg cannot be written and WDTEN is set. <br  />
 </p>

</div>
</div>
<a id="ae06c04f3839c74e69dc6bc9a35cdc52b" name="ae06c04f3839c74e69dc6bc9a35cdc52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06c04f3839c74e69dc6bc9a35cdc52b">&#9670;&nbsp;</a></span>DSP0PMRESEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PMRESEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bitfield enables the DSP0 Power Controller (PM) reset. This needs to be set together with the DSP0WDTEN bit to allow the reset to trigger. <br  />
 </p>

</div>
</div>
<a id="ae7ab3803d0e49e83d920f110e37c0101" name="ae7ab3803d0e49e83d920f110e37c0101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ab3803d0e49e83d920f110e37c0101">&#9670;&nbsp;</a></span>DSP0PMRESVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PMRESVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset. This will cause a software reset to the DSP Power Management logic if the PMRESEN bit is set and optionally interrupt the CPU. <br  />
 </p>

</div>
</div>
<a id="aeba5c87537ff8019f93e9367111138b8" name="aeba5c87537ff8019f93e9367111138b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba5c87537ff8019f93e9367111138b8">&#9670;&nbsp;</a></span>DSP0RESEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RESEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bitfield enables the DSP0 reset. <br  />
 </p>

</div>
</div>
<a id="a977fa8c4dcf0a340b90d1435822af4f9" name="a977fa8c4dcf0a340b90d1435822af4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977fa8c4dcf0a340b90d1435822af4f9">&#9670;&nbsp;</a></span>DSP0RESVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RESVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset for the DSP logic. This will cause a software reset to the DSP core if the RESEN bit is set and optionally interrupt the CPU. <br  />
 </p>

</div>
</div>
<a id="ac9895b86544988df248f44078cab7ff6" name="ac9895b86544988df248f44078cab7ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9895b86544988df248f44078cab7ff6">&#9670;&nbsp;</a></span>DSP0RSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RSTART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Writing 0x69 to DSP0RSTRT restarts the watchdog timer. This is a write only register. Reading this register will return 0. <br  />
 </p>

</div>
</div>
<a id="a4d113ce1c8a39fc7e76951f92406c098" name="a4d113ce1c8a39fc7e76951f92406c098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d113ce1c8a39fc7e76951f92406c098">&#9670;&nbsp;</a></span>DSP0RSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RSTRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) This register will restart the watchdog timer. Writing a special key value into this register will result in the watch dog timer being reset, so that the count will start again. It is expected that the software will periodically write to this register to indicate that the system is functional. The watch dog timer can continue running when the system is in deep sleep, and the interrupt will trigger the wake. After the wake, the core can reset the watch dog timer. <br  />
 </p>

</div>
</div>
<a id="a6a3fc5bf7478483fc738f95ec1ef9242" name="a6a3fc5bf7478483fc738f95ec1ef9242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3fc5bf7478483fc738f95ec1ef9242">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0RSTRT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a475b4ca1d5468cba8ebaf38369d67dfc" name="a475b4ca1d5468cba8ebaf38369d67dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475b4ca1d5468cba8ebaf38369d67dfc">&#9670;&nbsp;</a></span>DSP0TLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0TLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) This register locks the watch dog timer. Once it is locked, the configuration register (DSP0CFG) for watch dog timer cannot be written to and the timer is automatically enabled (WDTEN is set). <br  />
 </p>

</div>
</div>
<a id="a578df938f6751b27588bdab5ed7cae97" name="a578df938f6751b27588bdab5ed7cae97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578df938f6751b27588bdab5ed7cae97">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0TLOCK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9671f2856d972ab11fc3a6d1d2961872" name="a9671f2856d972ab11fc3a6d1d2961872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9671f2856d972ab11fc3a6d1d2961872">&#9670;&nbsp;</a></span>DSP0WDTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0WDTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bitfield enables the WDT. Setting the lock implicitly sets the WTDEN bit as well. <br  />
 </p>

</div>
</div>
<a id="a6ba060f8634146ebb33b09034aba2e0a" name="a6ba060f8634146ebb33b09034aba2e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba060f8634146ebb33b09034aba2e0a">&#9670;&nbsp;</a></span>DSP1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) This is the configuration register for the DSP1 watch dog timer. It controls the enable, interrupt set, clocks for the timer, the compare values for the counters to trigger a reset or interrupt. This register can only be written to if the associated DSP1TLOCK is not set. <br  />
 </p>

</div>
</div>
<a id="a92b8f3b2e1ffe646d2190769aa9d122b" name="a92b8f3b2e1ffe646d2190769aa9d122b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b8f3b2e1ffe646d2190769aa9d122b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a122331fb3810090bc562a2b788d6bd34" name="a122331fb3810090bc562a2b788d6bd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122331fb3810090bc562a2b788d6bd34">&#9670;&nbsp;</a></span>DSP1COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) This register holds the current count for the watch dog timer. This is a read only register. SW cannot set the value in the counter, but can reset it. <br  />
</p>
<p >[7..0] Read-Only current value of the WDT counter <br  />
 </p>

</div>
</div>
<a id="ac602440704c105741905c26abb141485" name="ac602440704c105741905c26abb141485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac602440704c105741905c26abb141485">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1COUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad037452b1ebffa0dcfa4d236368ab872" name="ad037452b1ebffa0dcfa4d236368ab872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad037452b1ebffa0dcfa4d236368ab872">&#9670;&nbsp;</a></span>DSP1IERCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1IERCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000228) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ace2296f9d5bb4ec3c433e091994e9d79" name="ace2296f9d5bb4ec3c433e091994e9d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace2296f9d5bb4ec3c433e091994e9d79">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1IERCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09cf3259ac75bd6a84a0da438c87bc2d" name="a09cf3259ac75bd6a84a0da438c87bc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cf3259ac75bd6a84a0da438c87bc2d">&#9670;&nbsp;</a></span>DSP1IEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1IEREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000220) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a0e39c7aa5d58305d322dfbe472493b6a" name="a0e39c7aa5d58305d322dfbe472493b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e39c7aa5d58305d322dfbe472493b6a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1IEREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56c98ac03f20cc05241465b3b0855ff" name="ac56c98ac03f20cc05241465b3b0855ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56c98ac03f20cc05241465b3b0855ff">&#9670;&nbsp;</a></span>DSP1IERSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1IERSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000022C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="af90a702962501c6f15e3670c6ecb0f75" name="af90a702962501c6f15e3670c6ecb0f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90a702962501c6f15e3670c6ecb0f75">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1IERSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f4cea987adcb6d9be03e0855a408ce2" name="a9f4cea987adcb6d9be03e0855a408ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4cea987adcb6d9be03e0855a408ce2">&#9670;&nbsp;</a></span>DSP1IERSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1IERSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000224) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a3960528bae98e814c33f63adff9f2414" name="a3960528bae98e814c33f63adff9f2414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3960528bae98e814c33f63adff9f2414">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1IERSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4615a99ddbfd6ac0738508ed5a1e8d7e" name="a4615a99ddbfd6ac0738508ed5a1e8d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4615a99ddbfd6ac0738508ed5a1e8d7e">&#9670;&nbsp;</a></span>DSP1INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DSP0 Watchdog Timer Interrupt. <br  />
 </p>

</div>
</div>
<a id="aa4ae26125418f746350551458e3fb379" name="aa4ae26125418f746350551458e3fb379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ae26125418f746350551458e3fb379">&#9670;&nbsp;</a></span>DSP1INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bitfield enables the DSP1 WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC. <br  />
 </p>

</div>
</div>
<a id="a61e78ce77ea10df65967c4a9ad272a43" name="a61e78ce77ea10df65967c4a9ad272a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e78ce77ea10df65967c4a9ad272a43">&#9670;&nbsp;</a></span>DSP1INTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1INTVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt. <br  />
 </p>

</div>
</div>
<a id="a8c7bddb9a850fd2ce512ec913e699287" name="a8c7bddb9a850fd2ce512ec913e699287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7bddb9a850fd2ce512ec913e699287">&#9670;&nbsp;</a></span>DSP1LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1LOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Writing 0x4e locks the watchdog timer. Once locked, the WDTCFG reg cannot be written and WDTEN is set. <br  />
 </p>

</div>
</div>
<a id="aa2f1afc6ef6e9a77ca1465a0bc49135b" name="aa2f1afc6ef6e9a77ca1465a0bc49135b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f1afc6ef6e9a77ca1465a0bc49135b">&#9670;&nbsp;</a></span>DSP1PMRESEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PMRESEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bitfield enables the DSP1 Power Controller (PM) reset. This needs to be set together with the DSP1WDTEN bit to allow the reset to trigger. <br  />
 </p>

</div>
</div>
<a id="a4c751f4bb773ce73854a71317917cfb0" name="a4c751f4bb773ce73854a71317917cfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c751f4bb773ce73854a71317917cfb0">&#9670;&nbsp;</a></span>DSP1PMRESVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PMRESVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset. This will cause a software reset to the DSP Power Management logic if the PMRESEN bit is set and optionally interrupt the CPU. <br  />
 </p>

</div>
</div>
<a id="a48d7870af5d93d4c9af77e49311cccec" name="a48d7870af5d93d4c9af77e49311cccec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d7870af5d93d4c9af77e49311cccec">&#9670;&nbsp;</a></span>DSP1RESEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RESEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bitfield enables the DSP1 reset. <br  />
 </p>

</div>
</div>
<a id="ab531b34a5d2e67133040b0f3809a23cd" name="ab531b34a5d2e67133040b0f3809a23cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab531b34a5d2e67133040b0f3809a23cd">&#9670;&nbsp;</a></span>DSP1RESVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RESVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset for the DSP logic. This will cause a software reset to the DSP core if the RESEN bit is set and optionally interrupt the CPU. <br  />
 </p>

</div>
</div>
<a id="a367903f5de653ef5ae56fa2d8a178f84" name="a367903f5de653ef5ae56fa2d8a178f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a367903f5de653ef5ae56fa2d8a178f84">&#9670;&nbsp;</a></span>DSP1RSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RSTART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Writing 0xd2 to DSP1RSTRT restarts the watchdog timer. This is a write only register. Reading this register will return 0. <br  />
 </p>

</div>
</div>
<a id="aa2b6fdc36b481e8a26059a0c4725289c" name="aa2b6fdc36b481e8a26059a0c4725289c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b6fdc36b481e8a26059a0c4725289c">&#9670;&nbsp;</a></span>DSP1RSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RSTRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) This register will restart the watchdog timer. Writing a special key value into this register will result in the watch dog timer being reset, so that the count will start again. It is expected that the software will periodically write to this register to indicate that the system is functional. The watch dog timer can continue running when the system is in deep sleep, and the interrupt will trigger the wake. After the wake, the core can reset the watch dog timer. <br  />
 </p>

</div>
</div>
<a id="af52b0369783e8d684da5b7af11956bf2" name="af52b0369783e8d684da5b7af11956bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52b0369783e8d684da5b7af11956bf2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1RSTRT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af974449d6b0972bafbc51a3367119462" name="af974449d6b0972bafbc51a3367119462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af974449d6b0972bafbc51a3367119462">&#9670;&nbsp;</a></span>DSP1TLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1TLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) This register locks the watch dog timer. Once it is locked, the configuration register (DSP1CFG) for watch dog timer cannot be written to and the timer is automatically enabled (WDTEN is set). <br  />
 </p>

</div>
</div>
<a id="afedfe189520f1685dbefa8d1fa1c8eda" name="afedfe189520f1685dbefa8d1fa1c8eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afedfe189520f1685dbefa8d1fa1c8eda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1TLOCK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4ffccb6f79fb463992904ca5fb27d04" name="ad4ffccb6f79fb463992904ca5fb27d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ffccb6f79fb463992904ca5fb27d04">&#9670;&nbsp;</a></span>DSP1WDTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1WDTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bitfield enables the WDT. Setting the lock implicitly sets the WTDEN bit as well. <br  />
 </p>

</div>
</div>
<a id="a4fb97b09aedac215bdf933112e5fe50a" name="a4fb97b09aedac215bdf933112e5fe50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fb97b09aedac215bdf933112e5fe50a">&#9670;&nbsp;</a></span>DSPRESETINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSPRESETINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Indicates that one of the DSP timers has issued a reset or pmreset to the DSP core. This is used to interrupt the main CPU. <br  />
 </p>

</div>
</div>
<a id="ae32170fb68657750990ffc02882540fb" name="ae32170fb68657750990ffc02882540fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32170fb68657750990ffc02882540fb">&#9670;&nbsp;</a></span>DSPRESETINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSPRESETINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bitfield enables the DSP Reset Interrupt. This interrupt is provided to the ARM CPU to notify it that a DSP's WDT has expired and a reset has been issued to one of the DSP cores. <br  />
 </p>

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bitfield enables the WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC. <br  />
 </p>

</div>
</div>
<a id="a024e8283f4e352b964f4194fb3f34da0" name="a024e8283f4e352b964f4194fb3f34da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024e8283f4e352b964f4194fb3f34da0">&#9670;&nbsp;</a></span>INTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt. <br  />
 </p>

</div>
</div>
<a id="a656b08d7892022a48738c5bfbb24c6ad" name="a656b08d7892022a48738c5bfbb24c6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656b08d7892022a48738c5bfbb24c6ad">&#9670;&nbsp;</a></span>LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) This register locks the watch dog timer. Once it is locked, the configuration register (WDTCFG) for watch dog timer cannot be written to. <br  />
</p>
<p >[7..0] Writing 0x3A locks the watchdog timer. Once locked, the WDTCFG reg cannot be written and WDTEN is set. <br  />
 </p>

</div>
</div>
<a id="adceb641695c14b76519ee8dfcb5503c2" name="adceb641695c14b76519ee8dfcb5503c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adceb641695c14b76519ee8dfcb5503c2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LOCK_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c19e114f9a7ac7a754e7506c980042" name="a29c19e114f9a7ac7a754e7506c980042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c19e114f9a7ac7a754e7506c980042">&#9670;&nbsp;</a></span>RESEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bitfield enables the WDT reset. This needs to be set together with the WDREN bit in REG_RSTGEN_CFG register (in reset gen) to trigger the reset. <br  />
 </p>

</div>
</div>
<a id="a5763e1246b654f4864860abac6840273" name="a5763e1246b654f4864860abac6840273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5763e1246b654f4864860abac6840273">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[116]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7660fb1cb6f2ff1aa849877e62d8565c" name="a7660fb1cb6f2ff1aa849877e62d8565c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7660fb1cb6f2ff1aa849877e62d8565c">&#9670;&nbsp;</a></span>RESVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset. This will cause a software reset. <br  />
 </p>

</div>
</div>
<a id="a51af54a7ca6db76ff7a8302325f131c9" name="a51af54a7ca6db76ff7a8302325f131c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51af54a7ca6db76ff7a8302325f131c9">&#9670;&nbsp;</a></span>RSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSTRT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) This register will Restart the watchdog timer. Writing a special key value into this register will result in the watch dog timer being reset, so that the count will start again. It is expected that the software will periodically write to this register to indicate that the system is functional. The watch dog timer can continue running when the system is in deep sleep, and the interrupt will trigger the wake. After the wake, the core can reset the watch dog timer. <br  />
</p>
<p >[7..0] Writing 0xB2 to WDTRSTRT restarts the watchdog timer. This is a write only register. Reading this register will only provide all 0. <br  />
 </p>

</div>
</div>
<a id="a329d42a00eab3ecc86b8a447babf126a" name="a329d42a00eab3ecc86b8a447babf126a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329d42a00eab3ecc86b8a447babf126a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RSTRT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf44aacc86ffc85ec99b671e6d1383a4" name="acf44aacc86ffc85ec99b671e6d1383a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf44aacc86ffc85ec99b671e6d1383a4">&#9670;&nbsp;</a></span>WDTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bitfield enables the WDT. <br  />
 </p>

</div>
</div>
<a id="acfbdfb1550ad4f2f43c0cacb8c114562" name="acfbdfb1550ad4f2f43c0cacb8c114562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbdfb1550ad4f2f43c0cacb8c114562">&#9670;&nbsp;</a></span>WDTIERCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTIERCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a1e245ddfb8e5b860ee8b350938946ffd" name="a1e245ddfb8e5b860ee8b350938946ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e245ddfb8e5b860ee8b350938946ffd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WDTIERCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2b3ebfb8a9d0d4b64c6b889bec8fef" name="aba2b3ebfb8a9d0d4b64c6b889bec8fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2b3ebfb8a9d0d4b64c6b889bec8fef">&#9670;&nbsp;</a></span>WDTIEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTIEREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="af63e60b86611052bf22f610af8f4dfcd" name="af63e60b86611052bf22f610af8f4dfcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63e60b86611052bf22f610af8f4dfcd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WDTIEREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade2cf3e7a00f678ae6131224f9c52760" name="ade2cf3e7a00f678ae6131224f9c52760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2cf3e7a00f678ae6131224f9c52760">&#9670;&nbsp;</a></span>WDTIERSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTIERSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="aacb503131dc6456e6901fba6174cfac6" name="aacb503131dc6456e6901fba6174cfac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb503131dc6456e6901fba6174cfac6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WDTIERSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af54b95d61ad89ea0ebf2731500e87846" name="af54b95d61ad89ea0ebf2731500e87846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54b95d61ad89ea0ebf2731500e87846">&#9670;&nbsp;</a></span>WDTIERSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTIERSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="abcac1ee3ec80ca270c841e16eb3e2f79" name="abcac1ee3ec80ca270c841e16eb3e2f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcac1ee3ec80ca270c841e16eb3e2f79">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WDTIERSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf38a6f6debd49c018e693b94c0e8cd8" name="acf38a6f6debd49c018e693b94c0e8cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf38a6f6debd49c018e693b94c0e8cd8">&#9670;&nbsp;</a></span>WDTINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDTINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Watchdog Timer Interrupt. <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_w_d_t___type.html">WDT_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
