{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465572187018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465572187018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 12:23:06 2016 " "Processing started: Fri Jun 10 12:23:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465572187018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1465572187018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1465572187018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1465572189022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_4-shift " "Found design unit 1: LFSR_4-shift" {  } { { "LFSR_4.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_4 " "Found entity 1: LFSR_4" {  } { { "LFSR_4.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio6-beh " "Found design unit 1: Laboratorio6-beh" {  } { { "Laboratorio6.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Laboratorio6.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio6 " "Found entity 1: Laboratorio6" {  } { { "Laboratorio6.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Laboratorio6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ram_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_ram_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_RAM_FSM-beh " "Found design unit 1: Control_RAM_FSM-beh" {  } { { "Control_RAM_FSM.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_RAM_FSM " "Found entity 1: Control_RAM_FSM" {  } { { "Control_RAM_FSM.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ram_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_ram_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_RAM_FSM_TB-tb " "Found design unit 1: Control_RAM_FSM_TB-tb" {  } { { "Control_RAM_FSM_TB.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_RAM_FSM_TB " "Found entity 1: Control_RAM_FSM_TB" {  } { { "Control_RAM_FSM_TB.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab6_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6_Pack " "Found design unit 1: Lab6_Pack" {  } { { "Lab6_Package.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Rst Laboratorio6.vhd(102) " "VHDL error at Laboratorio6.vhd(102): object \"Rst\" is used but not declared" {  } { { "Laboratorio6.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Laboratorio6.vhd" 102 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst Laboratorio6.vhd(100) " "VHDL error at Laboratorio6.vhd(100): object \"rst\" is used but not declared" {  } { { "Laboratorio6.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Laboratorio6.vhd" 100 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1465572210521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465572210599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 10 12:23:30 2016 " "Processing ended: Fri Jun 10 12:23:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465572210599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465572210599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465572210599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1465572210599 ""}
