<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Recording Transactions in Verilog and VHDL" />
<meta name="abstract" content="Because there is currently no standard for transaction recording in Verilog or VHDL, Questa SIM includes a set of system tasks to perform transaction recording into a WLF file." />
<meta name="description" content="Because there is currently no standard for transaction recording in Verilog or VHDL, Questa SIM includes a set of system tasks to perform transaction recording into a WLF file." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id7986f172-cd8d-4a12-bc12-9f4faa8faeba" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Recording Transactions in Verilog and VHDL</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Recording Transactions in Verilog and VHDL" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Recording Transactions
in Verilog and VHDL</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><p class="shortdesc">Because there
is currently no standard for transaction recording in Verilog or
VHDL, <span class="ph fmvar:ProductName">Questa SIM</span> includes
a set of system tasks to perform transaction recording into a WLF
file. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">"Verilog" refers both to Verilog and SystemVerilog unless
otherwise noted.</p>
</div>
<p class="p">See <a class="xref fm:HeadingOnly" href="Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.html#idc4ba2b03-2a76-412c-8355-0a4a88779e61__Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.xml#idc4ba2b03-2a76-412c-8355-0a4a88779e61" title="System tasks are necessary for writing transactions for Verilog and VHDL API.">Verilog and VHDL API System Task Reference</a> for specific tasks used to record
the transactions. The API is the same for Verilog and SystemVerilog. </p>
<p class="p">The recording APIs for Verilog and VHDL differ
from the SystemC Verification (SCV) API. Specifically, in Verilog
and VHDL:</p>
<ul class="ul"><li class="li" id="idd0dd810a-a094-4997-bbd7-7231b8c293ab"><p class="p">There is no database object as there
is in SCV; the database is always WLF format (a <span class="ph filepath">.wlf</span> file).</p>
</li>
<li class="li" id="id424f5057-27bb-41f7-b09d-f9d86668326a"><p class="p">There is no concept of begin and end
attributes All attributes are recorded with the system task $add_attribute()
or add_attribute.</p>
</li>
<li class="li" id="id62f05360-eaaa-41d1-83f1-90c9dd18b6ef"><p class="p">Your design code must free the transaction
handle once the transaction is complete and all use of the handle
for relations or attribute recording is complete. (In most cases,
SystemC designs ignore this step since SCV frees the handle automatically.)</p>
</li>
</ul>
<p class="p">For a full example of recorded Verilog transactions
with comments, see <a class="xref fm:HeadingOnly" href="Concept_VerilogRecordedTransactionCodeExample_idca11e8de.html#idca11e8de-7f1f-489a-91b0-ccc963f3fc9a__Concept_VerilogRecordedTransactionCodeExample_idca11e8de.xml#idca11e8de-7f1f-489a-91b0-ccc963f3fc9a" title="This API code example of a recorded transaction is distributed with Questa SIM, and can be found in the following location of your installation directory &lt;install_dir&gt;/examples/systemverilog/transactions/simple.">Verilog Recorded Transaction Code Example</a>.</p>
</div>
<div class="section prereq Prerequisites p"><div class="tasklabel"><h2 class="sectiontitle tasklabel">Prerequisites</h2></div><ul class="ul"><li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idf43281db-a538-4b45-8723-035b3c31eb07"><p class="p">Understand
the rules governing transaction recording. Refer to <a class="xref fm:HeadingOnly" href="Contain_TransactionRecordingGuidelines_id6c5a506c.html#id6c5a506c-ff3c-4710-a06f-de60a1fe0501__Contain_TransactionRecordingGuidelines_id6c5a506c.xml#id6c5a506c-ff3c-4710-a06f-de60a1fe0501" title="Rules and guidelines apply to all transaction recording, regardless of the language in which the transaction is recorded.">Transaction Recording Guidelines</a> for details.</p>
</li>
<li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idc19e2635-8c29-4ccc-980f-73db4db4e5a9"><p class="p">For
VHDL, the design must include the transaction recording package supplied
with <span class="ph fmvar:ProductName">Questa SIM</span>. You can
find this in the modelsim_lib library. </p>
<pre class="pre codeblock"><code>library modelsim_lib;
	use modelsim_lib.transactions.all;</code></pre></li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">This procedure is based on the Verilog API.
The VHDL API is very similar.</p>
</div>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><ol class="ol steps"><li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id9c0e9f72-06f2-4c38-a50a-961cd2e50fee"><span class="ph cmd">Define a transaction stream
with $create_transaction_stream() as shown in the following code:</span><div class="itemgroup info StepInfo"><pre class="pre codeblock"><code>module top;
   integer hStream</code></pre><pre class="pre codeblock"><code>   initial begin 
      hStream = $create_transaction_stream("stream", "transaction");
      .
      .
    end
    .
    .
endmodule	</code></pre><p class="p">This example code declares
the stream <span class="ph FontProperty emphasis">stream</span> in
the current module. The stream is part of the WLF database and the
stream will appear as an object in the GUI. The stream will be logged.</p>
<p class="p">In some OVM or other class-based
designs, you may want to specify stream a full path to the location
where you wish the stream to appear. See <a class="xref fm:HeadingOnly" href="Concept_NamesStreamsSubstreams_id8a423fc3.html#id8a423fc3-64e0-4688-9166-06b1fe792cdb__Concept_NamesStreamsSubstreams_id8a423fc3.xml#id8a423fc3-64e0-4688-9166-06b1fe792cdb" title="You must provide names for streams so they can be referenced for debug.">Names of Streams and Substreams</a> for more
information.</p>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id6333b9b9-0a9b-46e7-8fe8-733f54ffae32"><span class="ph cmd">Start a transaction with $begin_transaction
and provide: </span><div class="itemgroup info StepInfo"><ul class="ul"><li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id88c97c1c-8f59-442e-8a74-f043022e2c34"><p class="p">a valid handle
to a transaction stream</p>
</li>
<li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idb678a211-b0d4-4b88-8901-6ffe94031c5d"><p class="p">a variable
to hold the handle of the transaction</p>
</li>
</ul>
<pre class="pre codeblock"><code>integer hTrans;
.
.
hTrans = $begin_transaction(hstream, "READ");</code></pre><p class="p">This example code begins a
transaction named "READ" on the stream already created. The $begin_transaction
system function accepts other parameters to specify: the start time
for the transaction, and any relationship information, including
its designation as a phase transaction (see “<a class="xref fm:HeadingOnly" href="Concept_TransactionStreams_ide3ac0d9d.html#ide3ac0d9d-0801-45ae-be66-bb4bb3e2091b__id3badb5f4-e8ca-4292-81c8-09b201d89a2e">Phase / Child Transactions</a>”). See <a class="xref fm:HeadingOnly" href="Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.html#idc4ba2b03-2a76-412c-8355-0a4a88779e61__Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.xml#idc4ba2b03-2a76-412c-8355-0a4a88779e61" title="System tasks are necessary for writing transactions for Verilog and VHDL API.">Verilog and VHDL API System Task Reference</a> for syntax details. </p>
<p class="p">The return value is the handle
for the transaction. It is needed to end the transaction or record
attribute.</p>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idfedd2a72-5c7a-44fd-b0f4-49b72de1ffb6"><span class="ph cmd">Record an attribute with the
$add_attribute system task and provide:</span><div class="itemgroup info StepInfo"><ul class="ul"><li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id308a362d-c37f-4837-b185-5acfa70eabe0"><p class="p">the handle of the transaction
being recorded</p>
</li>
<li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__ide3460def-359b-4728-894f-caa53d3df8ae"><p class="p">the name for the attribute</p>
</li>
<li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id295874c5-ffb8-41bd-b4fb-aeb63a5cf652"><p class="p">a variable that holds the
attribute value</p>
<pre class="pre codeblock"><code>integer address;
.
.
$add_attribute(hTrans, address, "addr");
</code></pre></li>
</ul>
<p class="p">Note that nothing prevents
the design from setting the same attribute many times during the
transaction. However, <span class="ph fmvar:ProductName">Questa SIM</span> records
only the last value of the attribute prior to the end of the transaction.
Once the design uses an attribute, it becomes a permanent attribute
of the parent stream from that time onward. Thus, it shows up as
an element of all subsequent transactions, even if it is unused. </p>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id70505152-5c27-492d-abd6-881f98e9a99e"><span class="ph cmd">End a transaction with $end_transaction
and provide the handle of the transaction:</span><div class="itemgroup info StepInfo"><pre class="pre codeblock leveled"><code>$end_transaction(hTrans);</code></pre><p class="p">This ends the specified transaction,
though it does not invalidate the transaction handle. The handle
is still valid for calls to record attributes and to define relations between
transactions. As with $begin_transaction(), there are optional parameters
for this system task. See <a class="xref fm:HeadingOnly" href="Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.html#idc4ba2b03-2a76-412c-8355-0a4a88779e61__Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.xml#idc4ba2b03-2a76-412c-8355-0a4a88779e61" title="System tasks are necessary for writing transactions for Verilog and VHDL API.">Verilog and VHDL API System Task Reference</a> for details. </p>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id65c46630-44b1-4da4-828e-bfc836bb4704"><span class="ph cmd">Specify a relationship between
transactions by providing:</span><div class="itemgroup info StepInfo"><ul class="ul"><li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idb35917f2-3d4f-4a8e-aa9a-d38010a61d18"><p class="p">two valid transaction
handles: one for the source, one for the target</p>
</li>
<li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idded7ec7b-cc5b-41a6-ab0c-4ff2e2943f6a"><p class="p">a &lt;name&gt; for the relation
(one signifying the relationship of the &lt;source&gt; to the &lt;target&gt;). <span class="ph fmvar:ProductName">Questa SIM</span> captures the name
and uses it to record to pointers, one from the source instance
to the target instance, and one from the target to the source. In
the examples below, the name chosen to represent the relationship
is “successor”. </p>
</li>
</ul>
<ul class="ul"><li class="li" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id4cddd3ca-7962-45a2-b68b-904613e28a3f"><p class="p">Specify relation from an
existing transaction to another existing transaction:</p>
<p class="p">Submit a call to $add_relation(),
with the source, target and name:</p>
<pre class="pre codeblock"><code>integer hSrc;
integer hTgt;
.
.
$add_relation(hSrc, hTgt, "successor");</code></pre><p class="p">This method is valid any time
the design has two valid transaction handles. </p>
<p class="p">See “<a class="xref fm:HeadingOnly" href="Concept_RelationshipInTransactions_id0ab7ca9d.html#id0ab7ca9d-9ada-4e6b-9249-23d73dbbf53a__Concept_RelationshipInTransactions_id0ab7ca9d.xml#id0ab7ca9d-9ada-4e6b-9249-23d73dbbf53a" title="In Questa SIM, a relationship is a pointer from one instance in the design to another.">Relationship in Transactions</a>” and “<a class="xref fm:HeadingOnly" href="TaskTop_SelectingTransactionsStreamsInWaveWindow_id3e983eed.html#id3e983eed-c6cd-4931-9efd-0f44e69beabf__TaskTop_SelectingTransactionsStreamsInWaveWindow_id3e983eed.xml#id3e983eed-c6cd-4931-9efd-0f44e69beabf" title="You can select transactions or streams in the Wave window; or if the transactions are recorded with relations, from a pop-up menu.">Selecting Transactions or Streams in the Wave Window</a>” for more information.</p>
</li>
</ul>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idde7b7d5b-7b6e-4bf0-bc48-04641f04a815"><span class="ph cmd">Specify transaction start
and end times </span><div class="itemgroup info StepInfo"><p class="p">To specify a start and/or end
time for any transaction, pass the start and end times as parameters
to $begin_transaction() and $end_transaction(). The time must be
the current simulation time or earlier. See “<a class="xref fm:HeadingOnly" href="Contain_TransactionRecordingGuidelines_id6c5a506c.html#id6c5a506c-ff3c-4710-a06f-de60a1fe0501__Contain_TransactionRecordingGuidelines_id6c5a506c.xml#id6c5a506c-ff3c-4710-a06f-de60a1fe0501" title="Rules and guidelines apply to all transaction recording, regardless of the language in which the transaction is recorded.">Transaction Recording Guidelines</a>” for information on valid start
and end times.</p>
</div></li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__id22e0a6c6-e91b-4673-a0fa-48cca89049cf"><span class="ph cmd">Free the transaction handle</span><div class="itemgroup info StepInfo"><div class="note tip"><span class="tiptitle">Tip</span> <p class="p"><span class="ph FontProperty HeadingLabel">To avoid memory leakage:</span> You
must explicitly free all transaction handles in your design. This
is a requirement for Verilog, SystemVerilog and VHDL) recording.
See “<a class="xref fm:HeadingOnly" href="Concept_TransactionHandlesMemoryLeaks_id328f65f9.html#id328f65f9-8d55-4573-9450-66568b57c227__Concept_TransactionHandlesMemoryLeaks_id328f65f9.xml#id328f65f9-8d55-4573-9450-66568b57c227" title="Global or static transaction handles remain in memory during a simulation, resulting in loss of memory.">Transaction Handles and Memory Leaks</a>”.</p>
</div>
</div><ol type="a" class="ol substeps"><li class="li substep" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idb5947514-3708-4974-94d1-389b80d8a1cb"><span class="ph cmd">Ensure that the transaction
is complete and all use of the handle for recording attributes and
relations has been completed.</span></li>
<li class="li substep" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idb49bc65b-0670-4094-8c4d-0308ab563a89"><span class="ph cmd">Submit a call to $free_transaction,
providing the handle of the transaction being freed.</span><div class="itemgroup info SubStepInfo"><pre class="pre codeblock leveled"><code>$free_transaction(hTrans);</code></pre><p class="p">where <span class="ph FontProperty emphasis">hTrans</span> is
the name of the transaction handle to be freed.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id7986f172-cd8d-4a12-bc12-9f4faa8faeba__idd75288b5-1c2b-4467-a334-81bf84236ad1"><span class="ph cmd">Delete a transaction</span><div class="itemgroup info StepInfo"><p class="p">To delete a transaction, pass
a valid transaction handle as the parameter to $delete_transaction().
This removes the specified transaction from the transaction database
before it is written to the WLF file. If the transaction was visible
in the Wave window (or elsewhere), it vanishes as if it never existed.</p>
<pre class="pre codeblock leveled"><code>$delete_transaction(hTrans);</code></pre><p class="p">where <span class="ph FontProperty emphasis">hTrans</span> is
the handle of the transaction being deleted.</p>
</div></li>
</ol>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_TransactionRecordingProcedures_id36a0ba64.html" title="The procedures for recording transactions depend on the language you are using.">Transaction Recording Procedures</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/TaskTop_RecordingTransactionsInSystemc_id7cdc0cbd.html#id7cdc0cbd-5962-4f83-8945-40e5ee2c292d__" title="Use the SystemC Verification (SCV) library’s transaction recording API routines to define transactions, to start them, to end them, to create relationships between them, and to attach additional information (attributes) to them.">Recording Transactions in SystemC</a></div>
<div><a class="link" href="../topics/Contain_VerilogVhdlApiSystemTaskReference_idc4ba2b03.html#idc4ba2b03-2a76-412c-8355-0a4a88779e61__" title="System tasks are necessary for writing transactions for Verilog and VHDL API.">Verilog and VHDL API System Task Reference</a></div>
<div><a class="link" href="../topics/Concept_VerilogRecordedTransactionCodeExample_idca11e8de.html#idca11e8de-7f1f-489a-91b0-ccc963f3fc9a__" title="This API code example of a recorded transaction is distributed with Questa SIM, and can be found in the following location of your installation directory &lt;install_dir&gt;/examples/systemverilog/transactions/simple.">Verilog Recorded Transaction Code Example</a></div>
<div><a class="link" href="../topics/Concept_ValidVerilogHandles_id28ff8c94.html#id28ff8c94-c962-4cf4-ac48-83685472955a__" title="If there is an error on a call to create_transaction_stream() or begin_transaction(), the handle returned will have the value zero.">Valid Verilog Handles</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Recording Transactions in Verilog and VHDL"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_RecordingTransactionsInVerilogVhdl_id7986f172.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>