#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dual_port_RAM.ram_dual_port^FF~35.Q[0] (.latch clocked by dual_port_RAM^clk)
Endpoint  : out:dual_port_RAM^dout~0.outpad[0] (.output clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~35.clk[0] (.latch)                       1.338     1.338
dual_port_RAM.ram_dual_port^FF~35.Q[0] (.latch) [clock-to-output]       0.124     1.462
n38.in[0] (.names)                                                      1.338     2.800
n38.out[0] (.names)                                                     0.235     3.035
dual_port_RAM^dout~0.in[0] (.names)                                     1.338     4.372
dual_port_RAM^dout~0.out[0] (.names)                                    0.235     4.607
out:dual_port_RAM^dout~0.outpad[0] (.output)                            1.338     5.945
data arrival time                                                                 5.945

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -5.945
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.945


#Path 2
Startpoint: dual_port_RAM.ram_dual_port^FF~63.Q[0] (.latch clocked by dual_port_RAM^clk)
Endpoint  : out:dual_port_RAM^dout~1.outpad[0] (.output clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~63.clk[0] (.latch)                       1.338     1.338
dual_port_RAM.ram_dual_port^FF~63.Q[0] (.latch) [clock-to-output]       0.124     1.462
n41_1.in[0] (.names)                                                    1.338     2.800
n41_1.out[0] (.names)                                                   0.235     3.035
dual_port_RAM^dout~1.in[0] (.names)                                     1.338     4.372
dual_port_RAM^dout~1.out[0] (.names)                                    0.235     4.607
out:dual_port_RAM^dout~1.outpad[0] (.output)                            1.338     5.945
data arrival time                                                                 5.945

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                                -5.945
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.945


#Path 3
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~35.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n44.in[0] (.names)                                                      1.338     1.338
n44.out[0] (.names)                                                     0.235     1.573
n20.in[2] (.names)                                                      1.338     2.911
n20.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~35.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~35.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 4
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~55.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n44.in[0] (.names)                                                      1.338     1.338
n44.out[0] (.names)                                                     0.235     1.573
n40.in[2] (.names)                                                      1.338     2.911
n40.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~55.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~55.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 5
Startpoint: dual_port_RAM^addr_wr~1.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~39.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~1.inpad[0] (.input)                               0.000     0.000
n46_1.in[0] (.names)                                                    1.338     1.338
n46_1.out[0] (.names)                                                   0.235     1.573
n25.in[2] (.names)                                                      1.338     2.911
n25.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~39.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~39.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 6
Startpoint: dual_port_RAM^addr_wr~1.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~59.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~1.inpad[0] (.input)                               0.000     0.000
n46_1.in[0] (.names)                                                    1.338     1.338
n46_1.out[0] (.names)                                                   0.235     1.573
n45.in[2] (.names)                                                      1.338     2.911
n45.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~59.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~59.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 7
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~43.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n48.in[0] (.names)                                                      1.338     1.338
n48.out[0] (.names)                                                     0.235     1.573
n30.in[2] (.names)                                                      1.338     2.911
n30.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~43.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~43.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 8
Startpoint: dual_port_RAM^addr_wr~0.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~63.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^addr_wr~0.inpad[0] (.input)                               0.000     0.000
n48.in[0] (.names)                                                      1.338     1.338
n48.out[0] (.names)                                                     0.235     1.573
n50.in[2] (.names)                                                      1.338     2.911
n50.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~63.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~63.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 9
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~47.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n50_1.in[0] (.names)                                                    1.338     1.338
n50_1.out[0] (.names)                                                   0.235     1.573
n35.in[2] (.names)                                                      1.338     2.911
n35.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~47.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~47.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#Path 10
Startpoint: dual_port_RAM^we.inpad[0] (.input clocked by dual_port_RAM^clk)
Endpoint  : dual_port_RAM.ram_dual_port^FF~67.D[0] (.latch clocked by dual_port_RAM^clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
dual_port_RAM^we.inpad[0] (.input)                                      0.000     0.000
n50_1.in[0] (.names)                                                    1.338     1.338
n50_1.out[0] (.names)                                                   0.235     1.573
n55.in[2] (.names)                                                      1.338     2.911
n55.out[0] (.names)                                                     0.235     3.146
dual_port_RAM.ram_dual_port^FF~67.D[0] (.latch)                         1.338     4.483
data arrival time                                                                 4.483

clock dual_port_RAM^clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
dual_port_RAM^clk.inpad[0] (.input)                                     0.000     0.000
dual_port_RAM.ram_dual_port^FF~67.clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                       0.000     1.338
cell setup time                                                        -0.066     1.272
data required time                                                                1.272
---------------------------------------------------------------------------------------
data required time                                                                1.272
data arrival time                                                                -4.483
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.212


#End of timing report
