`timescale 1 ns / 1 ns module baNbiRfHOBv32Af3A7PJMB (g0QbUhYFlsyDrWeiNB3ClkF, z8dRITT2PceChhB9z9EWBC, N7ZKCQ4vfkUB2KkHwgE4GC, PfPBxRXyGunZRp8BSw7dcF, h5kjnQ9W5HT05kz0swOA6QH); input [3:0] g0QbUhYFlsyDrWeiNB3ClkF; output z8dRITT2PceChhB9z9EWBC; output N7ZKCQ4vfkUB2KkHwgE4GC; output PfPBxRXyGunZRp8BSw7dcF; output h5kjnQ9W5HT05kz0swOA6QH; wire nZtgv1luCNg2U1m5VlHVwF; wire CQxD8KJnSt6DnoakzZY1wG; wire Ag4vJv0HxdFicMtjYNdGlE; wire Hi9AsH309uhkh9p5iCyEAF; wire [0:3] CrkcErtTdvROMFbwUqyFRF; wire [0:3] WYyfUpwoEsUc4EFp6KMJfF; wire WmwVxtWz0sznHqTKrufuzF; assign nZtgv1luCNg2U1m5VlHVwF = g0QbUhYFlsyDrWeiNB3ClkF[3]; assign CQxD8KJnSt6DnoakzZY1wG = g0QbUhYFlsyDrWeiNB3ClkF[2]; assign Ag4vJv0HxdFicMtjYNdGlE = g0QbUhYFlsyDrWeiNB3ClkF[1]; assign Hi9AsH309uhkh9p5iCyEAF = g0QbUhYFlsyDrWeiNB3ClkF[0]; assign CrkcErtTdvROMFbwUqyFRF[0] = nZtgv1luCNg2U1m5VlHVwF; assign CrkcErtTdvROMFbwUqyFRF[1] = CQxD8KJnSt6DnoakzZY1wG; assign CrkcErtTdvROMFbwUqyFRF[2] = Ag4vJv0HxdFicMtjYNdGlE; assign CrkcErtTdvROMFbwUqyFRF[3] = Hi9AsH309uhkh9p5iCyEAF; assign WYyfUpwoEsUc4EFp6KMJfF[0] = (CrkcErtTdvROMFbwUqyFRF[0] != 1'b0 ? 1'b1 : 1'b0); assign WYyfUpwoEsUc4EFp6KMJfF[1] = (CrkcErtTdvROMFbwUqyFRF[1] != 1'b0 ? 1'b1 : 1'b0); assign WYyfUpwoEsUc4EFp6KMJfF[2] = (CrkcErtTdvROMFbwUqyFRF[2] != 1'b0 ? 1'b1 : 1'b0); assign WYyfUpwoEsUc4EFp6KMJfF[3] = (CrkcErtTdvROMFbwUqyFRF[3] != 1'b0 ? 1'b1 : 1'b0); assign z8dRITT2PceChhB9z9EWBC = WYyfUpwoEsUc4EFp6KMJfF[0]; assign N7ZKCQ4vfkUB2KkHwgE4GC = WYyfUpwoEsUc4EFp6KMJfF[1]; assign PfPBxRXyGunZRp8BSw7dcF = WYyfUpwoEsUc4EFp6KMJfF[2]; assign h5kjnQ9W5HT05kz0swOA6QH = WYyfUpwoEsUc4EFp6KMJfF[3]; endmodule