Analysis & Synthesis report for ballgame
Sun Nov 27 17:14:36 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sys_top|music_paly:u5|avconf:avc|mSetup_ST
 11. State Machine - |sys_top|FSM:u3|state
 12. State Machine - |sys_top|FSM:u3|ball_dir
 13. State Machine - |sys_top|FSM:u3|block_dir
 14. State Machine - |sys_top|keyboard:u1|state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Parameter Settings for User Entity Instance: vga_sig:u0
 26. Parameter Settings for User Entity Instance: keyboard:u1
 27. Parameter Settings for User Entity Instance: FSM:u3
 28. Parameter Settings for User Entity Instance: vga_disp:u4
 29. Parameter Settings for User Entity Instance: music_paly:u5|music:music
 30. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 31. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 32. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 33. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 35. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 37. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: music_paly:u5|avconf:avc
 43. scfifo Parameter Settings by Entity Instance
 44. altpll Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "music_paly:u5|avconf:avc|I2C_Controller:u0"
 46. Port Connectivity Checks: "music_paly:u5|avconf:avc"
 47. Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 48. Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 49. Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 50. Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller"
 51. Port Connectivity Checks: "music_paly:u5"
 52. Port Connectivity Checks: "keyboard:u1"
 53. Port Connectivity Checks: "vga_sig:u0"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 27 17:14:36 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; ballgame                                    ;
; Top-level Entity Name           ; sys_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 625                                         ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; sys_top            ; ballgame           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; Audio_Controller/avconf/avconf.v                   ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v                   ;         ;
; Audio_Controller/avconf/I2C_Controller.v           ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/avconf/I2C_Controller.v           ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v                ;         ;
; music.v                                            ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/music.v                                            ;         ;
; music_paly.v                                       ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/music_paly.v                                       ;         ;
; vga_disp.v                                         ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/vga_disp.v                                         ;         ;
; sys_top.v                                          ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/sys_top.v                                          ;         ;
; keyboard.v                                         ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/keyboard.v                                         ;         ;
; SEG7_LUT.v                                         ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/SEG7_LUT.v                                         ;         ;
; vga_sig.v                                          ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/vga_sig.v                                          ;         ;
; FSM.v                                              ; yes             ; User Verilog HDL File        ; E:/This PC/Downloads/ball_game/FSM.v                                              ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; aglobal160.inc                                     ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/aglobal160.inc      ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/cntr_i2b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; d:/application/quartus-altera/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; E:/This PC/Downloads/ball_game/db/audio_clock_altpll.v                            ;         ;
+----------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 935            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1575           ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 277            ;
;     -- 5 input functions                    ; 244            ;
;     -- 4 input functions                    ; 195            ;
;     -- <=3 input functions                  ; 853            ;
;                                             ;                ;
; Dedicated logic registers                   ; 625            ;
;                                             ;                ;
; I/O pins                                    ; 72             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 16384          ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 395            ;
; Total fan-out                               ; 9768           ;
; Average fan-out                             ; 3.94           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                     ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |sys_top                                                         ; 1575 (4)          ; 625 (1)      ; 16384             ; 4          ; 72   ; 0            ; |sys_top                                                                                                                                                                                                                                                ; sys_top                         ; work         ;
;    |FSM:u3|                                                      ; 595 (595)         ; 178 (178)    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|FSM:u3                                                                                                                                                                                                                                         ; FSM                             ; work         ;
;    |SEG7_LUT:u2|                                                 ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|SEG7_LUT:u2                                                                                                                                                                                                                                    ; SEG7_LUT                        ; work         ;
;    |keyboard:u1|                                                 ; 22 (22)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |sys_top|keyboard:u1                                                                                                                                                                                                                                    ; keyboard                        ; work         ;
;    |music_paly:u5|                                               ; 555 (48)          ; 369 (0)      ; 16384             ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5                                                                                                                                                                                                                                  ; music_paly                      ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 224 (2)           ; 220 (2)      ; 16384             ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 90 (5)            ; 108 (36)     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 38 (18)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 38 (18)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 131 (55)          ; 104 (38)     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 38 (18)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 38 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 38 (18)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 109 (71)          ; 75 (45)      ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 38 (38)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;       |music:music|                                              ; 174 (174)         ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |sys_top|music_paly:u5|music:music                                                                                                                                                                                                                      ; music                           ; work         ;
;    |vga_disp:u4|                                                 ; 342 (342)         ; 3 (3)        ; 0                 ; 4          ; 0    ; 0            ; |sys_top|vga_disp:u4                                                                                                                                                                                                                                    ; vga_disp                        ; work         ;
;    |vga_sig:u0|                                                  ; 43 (43)           ; 41 (41)      ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_sig:u0                                                                                                                                                                                                                                     ; vga_sig                         ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |sys_top|music_paly:u5|avconf:avc|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|FSM:u3|state            ;
+------------+------------+-----------+------------+
; Name       ; state.OVER ; state.RUN ; state.IDLE ;
+------------+------------+-----------+------------+
; state.IDLE ; 0          ; 0         ; 0          ;
; state.RUN  ; 0          ; 1         ; 1          ;
; state.OVER ; 1          ; 0         ; 1          ;
+------------+------------+-----------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |sys_top|FSM:u3|ball_dir                            ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; ball_dir.11 ; ball_dir.10 ; ball_dir.01 ; ball_dir.00 ;
+-------------+-------------+-------------+-------------+-------------+
; ball_dir.00 ; 0           ; 0           ; 0           ; 0           ;
; ball_dir.01 ; 0           ; 0           ; 1           ; 1           ;
; ball_dir.10 ; 0           ; 1           ; 0           ; 1           ;
; ball_dir.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |sys_top|FSM:u3|block_dir                                ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; block_dir.11 ; block_dir.10 ; block_dir.01 ; block_dir.00 ;
+--------------+--------------+--------------+--------------+--------------+
; block_dir.00 ; 0            ; 0            ; 0            ; 0            ;
; block_dir.01 ; 0            ; 0            ; 1            ; 1            ;
; block_dir.10 ; 0            ; 1            ; 0            ; 1            ;
; block_dir.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |sys_top|keyboard:u1|state ;
+-----------------------+--------------------+
; Name                  ; state.status_s0    ;
+-----------------------+--------------------+
; state.status_makecode ; 0                  ;
; state.status_s0       ; 1                  ;
+-----------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; music_paly:u5|avconf:avc|LUT_DATA[15]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[14]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[11]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[10]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[4]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[3]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[7]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[0]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[13]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[12]               ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[9]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[8]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[2]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[1]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[6]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; music_paly:u5|avconf:avc|LUT_DATA[5]                ; music_paly:u5|avconf:avc|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                            ;
+-----------------------------------------------------------------------+---------------------------------------------------------------+
; music_paly:u5|music:music|med[3]                                      ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|music:music|low[3]                                      ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|music:music|high[3]                                     ; Stuck at GND due to stuck port data_in                        ;
; FSM:u3|cnt_bolock_move[0]                                             ; Stuck at GND due to stuck port data_in                        ;
; FSM:u3|cnt_div[0]                                                     ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|avconf:avc|mI2C_DATA[16,17,19,23]                       ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]            ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|Audio_Controller:Audio_Controller|done_adc_channel_sync ; Stuck at VCC due to stuck port data_in                        ;
; music_paly:u5|Audio_Controller:Audio_Controller|done_dac_channel_sync ; Stuck at VCC due to stuck port data_in                        ;
; FSM:u3|block2_yaddr[9]                                                ; Merged with FSM:u3|block1_yaddr[9]                            ;
; FSM:u3|block3_yaddr[9]                                                ; Merged with FSM:u3|block1_yaddr[9]                            ;
; FSM:u3|block2_yaddr[8]                                                ; Merged with FSM:u3|block1_yaddr[8]                            ;
; FSM:u3|block3_yaddr[8]                                                ; Merged with FSM:u3|block1_yaddr[8]                            ;
; FSM:u3|block2_yaddr[7]                                                ; Merged with FSM:u3|block1_yaddr[7]                            ;
; FSM:u3|block3_yaddr[7]                                                ; Merged with FSM:u3|block1_yaddr[7]                            ;
; FSM:u3|block2_yaddr[6]                                                ; Merged with FSM:u3|block1_yaddr[6]                            ;
; FSM:u3|block3_yaddr[6]                                                ; Merged with FSM:u3|block1_yaddr[6]                            ;
; FSM:u3|block2_yaddr[5]                                                ; Merged with FSM:u3|block1_yaddr[5]                            ;
; FSM:u3|block3_yaddr[5]                                                ; Merged with FSM:u3|block1_yaddr[5]                            ;
; FSM:u3|block2_yaddr[4]                                                ; Merged with FSM:u3|block1_yaddr[4]                            ;
; FSM:u3|block3_yaddr[4]                                                ; Merged with FSM:u3|block1_yaddr[4]                            ;
; FSM:u3|block2_yaddr[3]                                                ; Merged with FSM:u3|block1_yaddr[3]                            ;
; FSM:u3|block3_yaddr[3]                                                ; Merged with FSM:u3|block1_yaddr[3]                            ;
; FSM:u3|block2_yaddr[2]                                                ; Merged with FSM:u3|block1_yaddr[2]                            ;
; FSM:u3|block3_yaddr[2]                                                ; Merged with FSM:u3|block1_yaddr[2]                            ;
; FSM:u3|block2_yaddr[1]                                                ; Merged with FSM:u3|block1_yaddr[1]                            ;
; FSM:u3|block3_yaddr[1]                                                ; Merged with FSM:u3|block1_yaddr[1]                            ;
; FSM:u3|block2_yaddr[0]                                                ; Merged with FSM:u3|block1_yaddr[0]                            ;
; FSM:u3|block3_yaddr[0]                                                ; Merged with FSM:u3|block1_yaddr[0]                            ;
; FSM:u3|user1_yaddr[1,3,5..9]                                          ; Merged with FSM:u3|user1_yaddr[0]                             ;
; FSM:u3|user2_yaddr[0,1,4,5,9]                                         ; Merged with FSM:u3|user1_yaddr[0]                             ;
; FSM:u3|user1_yaddr[4]                                                 ; Merged with FSM:u3|user1_yaddr[2]                             ;
; FSM:u3|user2_yaddr[2,3,6..8]                                          ; Merged with FSM:u3|user1_yaddr[2]                             ;
; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[20,21]                  ; Merged with music_paly:u5|avconf:avc|I2C_Controller:u0|SD[18] ;
; music_paly:u5|avconf:avc|mI2C_DATA[20,21]                             ; Merged with music_paly:u5|avconf:avc|mI2C_DATA[18]            ;
; FSM:u3|user1_yaddr[0]                                                 ; Stuck at GND due to stuck port data_in                        ;
; vga_sig:u0|yaddr[9]                                                   ; Stuck at GND due to stuck port data_in                        ;
; music_paly:u5|avconf:avc|mSetup_ST~9                                  ; Lost fanout                                                   ;
; music_paly:u5|avconf:avc|mSetup_ST~10                                 ; Lost fanout                                                   ;
; FSM:u3|ball_dir~2                                                     ; Lost fanout                                                   ;
; FSM:u3|ball_dir~3                                                     ; Lost fanout                                                   ;
; FSM:u3|block_dir~2                                                    ; Lost fanout                                                   ;
; FSM:u3|block_dir~3                                                    ; Lost fanout                                                   ;
; keyboard:u1|state~7                                                   ; Lost fanout                                                   ;
; FSM:u3|user1_yaddr[2]                                                 ; Stuck at VCC due to stuck port data_in                        ;
; FSM:u3|user1_xaddr[0]                                                 ; Stuck at GND due to stuck port data_in                        ;
; FSM:u3|user2_xaddr[0]                                                 ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 69                                ;                                                               ;
+-----------------------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+----------------------------------------+---------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register            ;
+----------------------------------------+---------------------------+---------------------------------------------------+
; music_paly:u5|avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[23] ;
;                                        ; due to stuck port data_in ;                                                   ;
; music_paly:u5|avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[19] ;
;                                        ; due to stuck port data_in ;                                                   ;
; music_paly:u5|avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[17] ;
;                                        ; due to stuck port data_in ;                                                   ;
; music_paly:u5|avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; music_paly:u5|avconf:avc|I2C_Controller:u0|SD[16] ;
;                                        ; due to stuck port data_in ;                                                   ;
+----------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 625   ;
; Number of registers using Synchronous Clear  ; 170   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 299   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; FSM:u3|ball_yaddr[8]                    ; 17      ;
; FSM:u3|ball_yaddr[4]                    ; 13      ;
; FSM:u3|ball_yaddr[3]                    ; 12      ;
; FSM:u3|ball_yaddr[5]                    ; 11      ;
; FSM:u3|ball_yaddr[7]                    ; 13      ;
; FSM:u3|ball_move_en                     ; 1       ;
; FSM:u3|user2_xaddr[6]                   ; 9       ;
; FSM:u3|user2_xaddr[8]                   ; 7       ;
; FSM:u3|user1_xaddr[6]                   ; 9       ;
; FSM:u3|user1_xaddr[8]                   ; 7       ;
; FSM:u3|block3_xaddr[9]                  ; 5       ;
; FSM:u3|block3_xaddr[3]                  ; 5       ;
; FSM:u3|block1_xaddr[5]                  ; 8       ;
; FSM:u3|block1_xaddr[4]                  ; 8       ;
; FSM:u3|block1_xaddr[3]                  ; 7       ;
; FSM:u3|block1_xaddr[6]                  ; 7       ;
; FSM:u3|block1_yaddr[5]                  ; 7       ;
; FSM:u3|block1_yaddr[6]                  ; 9       ;
; FSM:u3|block1_yaddr[4]                  ; 7       ;
; FSM:u3|block1_yaddr[3]                  ; 7       ;
; FSM:u3|block2_xaddr[8]                  ; 5       ;
; FSM:u3|block2_xaddr[6]                  ; 5       ;
; FSM:u3|ball_xaddr[6]                    ; 27      ;
; FSM:u3|ball_xaddr[8]                    ; 24      ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|music_paly:u5|avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|FSM:u3|ball_xaddr[5]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|keyboard:u1|xhdl0.counter_in[3]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|keyboard:u1|xhdl0.counter_in[0]                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|vga_sig:u0|vcnt[7]                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |sys_top|music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|FSM:u3|block1_yaddr[9]                                                                                                                                                 ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |sys_top|FSM:u3|block2_xaddr[4]                                                                                                                                                 ;
; 256:1              ; 9 bits    ; 1530 LEs      ; 846 LEs              ; 684 LEs                ; Yes        ; |sys_top|music_paly:u5|music:music|high[2]                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|FSM:u3|ball_yaddr[8]                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|FSM:u3|block1_yaddr[6]                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|FSM:u3|block1_xaddr[4]                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|FSM:u3|user1_xaddr[8]                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|FSM:u3|user2_xaddr[6]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|keyboard:u1|state                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|FSM:u3|ball_dir                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|FSM:u3|ball_dir                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |sys_top|FSM:u3|state                                                                                                                                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |sys_top|FSM:u3|user1_xaddr                                                                                                                                                     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |sys_top|FSM:u3|user2_xaddr                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_sig:u0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; h_pixels       ; 640   ; Signed Integer                 ;
; h_front        ; 16    ; Signed Integer                 ;
; h_back         ; 48    ; Signed Integer                 ;
; h_synctime     ; 96    ; Signed Integer                 ;
; h_period       ; 800   ; Signed Integer                 ;
; v_lines        ; 480   ; Signed Integer                 ;
; v_front        ; 10    ; Signed Integer                 ;
; v_back         ; 33    ; Signed Integer                 ;
; v_synctime     ; 2     ; Signed Integer                 ;
; v_period       ; 525   ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:u1 ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; status_s0       ; 00    ; Unsigned Binary                ;
; status_makecode ; 01    ; Unsigned Binary                ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:u3 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; HIGH_block     ; 60    ; Signed Integer             ;
; WIDTH_block    ; 120   ; Signed Integer             ;
; HIGH_user      ; 20    ; Signed Integer             ;
; WIDTH_user     ; 120   ; Signed Integer             ;
; STEP           ; 250   ; Signed Integer             ;
; IDLE           ; 001   ; Unsigned Binary            ;
; RUN            ; 010   ; Unsigned Binary            ;
; OVER           ; 100   ; Unsigned Binary            ;
; BLOCK_STEP     ; 230   ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_disp:u4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; HIGH_block     ; 40    ; Signed Integer                  ;
; WIDTH_block    ; 100   ; Signed Integer                  ;
; HIGH_user      ; 20    ; Signed Integer                  ;
; WIDTH_user     ; 100   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|music:music ;
+----------------+--------------+----------------------------------------+
; Parameter Name ; Value        ; Type                                   ;
+----------------+--------------+----------------------------------------+
; L1             ; 000000000001 ; Unsigned Binary                        ;
; L2             ; 000000000010 ; Unsigned Binary                        ;
; L3             ; 000000000011 ; Unsigned Binary                        ;
; L4             ; 000000000100 ; Unsigned Binary                        ;
; L5             ; 000000000101 ; Unsigned Binary                        ;
; L6             ; 000000000110 ; Unsigned Binary                        ;
; L7             ; 000000000111 ; Unsigned Binary                        ;
; M1             ; 000000010000 ; Unsigned Binary                        ;
; M2             ; 000000100000 ; Unsigned Binary                        ;
; M3             ; 000000110000 ; Unsigned Binary                        ;
; M4             ; 000001000000 ; Unsigned Binary                        ;
; M5             ; 000001010000 ; Unsigned Binary                        ;
; M6             ; 000001100000 ; Unsigned Binary                        ;
; M7             ; 000001110000 ; Unsigned Binary                        ;
; H1             ; 000100000000 ; Unsigned Binary                        ;
; H2             ; 001000000000 ; Unsigned Binary                        ;
; H3             ; 001100000000 ; Unsigned Binary                        ;
; H4             ; 010000000000 ; Unsigned Binary                        ;
; H5             ; 010100000000 ; Unsigned Binary                        ;
; H6             ; 011000000000 ; Unsigned Binary                        ;
; H7             ; 011100000000 ; Unsigned Binary                        ;
; E0             ; 000000000000 ; Unsigned Binary                        ;
+----------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                          ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                           ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                         ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                      ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                      ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                      ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                      ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                      ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                      ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                      ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                      ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                      ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                               ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                               ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                      ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                      ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; VCO_MIN                       ; 0                             ; Untyped                                                                      ;
; VCO_MAX                       ; 0                             ; Untyped                                                                      ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                      ;
; PFD_MIN                       ; 0                             ; Untyped                                                                      ;
; PFD_MAX                       ; 0                             ; Untyped                                                                      ;
; M_INITIAL                     ; 0                             ; Untyped                                                                      ;
; M                             ; 0                             ; Untyped                                                                      ;
; N                             ; 1                             ; Untyped                                                                      ;
; M2                            ; 1                             ; Untyped                                                                      ;
; N2                            ; 1                             ; Untyped                                                                      ;
; SS                            ; 1                             ; Untyped                                                                      ;
; C0_HIGH                       ; 0                             ; Untyped                                                                      ;
; C1_HIGH                       ; 0                             ; Untyped                                                                      ;
; C2_HIGH                       ; 0                             ; Untyped                                                                      ;
; C3_HIGH                       ; 0                             ; Untyped                                                                      ;
; C4_HIGH                       ; 0                             ; Untyped                                                                      ;
; C5_HIGH                       ; 0                             ; Untyped                                                                      ;
; C6_HIGH                       ; 0                             ; Untyped                                                                      ;
; C7_HIGH                       ; 0                             ; Untyped                                                                      ;
; C8_HIGH                       ; 0                             ; Untyped                                                                      ;
; C9_HIGH                       ; 0                             ; Untyped                                                                      ;
; C0_LOW                        ; 0                             ; Untyped                                                                      ;
; C1_LOW                        ; 0                             ; Untyped                                                                      ;
; C2_LOW                        ; 0                             ; Untyped                                                                      ;
; C3_LOW                        ; 0                             ; Untyped                                                                      ;
; C4_LOW                        ; 0                             ; Untyped                                                                      ;
; C5_LOW                        ; 0                             ; Untyped                                                                      ;
; C6_LOW                        ; 0                             ; Untyped                                                                      ;
; C7_LOW                        ; 0                             ; Untyped                                                                      ;
; C8_LOW                        ; 0                             ; Untyped                                                                      ;
; C9_LOW                        ; 0                             ; Untyped                                                                      ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C0_PH                         ; 0                             ; Untyped                                                                      ;
; C1_PH                         ; 0                             ; Untyped                                                                      ;
; C2_PH                         ; 0                             ; Untyped                                                                      ;
; C3_PH                         ; 0                             ; Untyped                                                                      ;
; C4_PH                         ; 0                             ; Untyped                                                                      ;
; C5_PH                         ; 0                             ; Untyped                                                                      ;
; C6_PH                         ; 0                             ; Untyped                                                                      ;
; C7_PH                         ; 0                             ; Untyped                                                                      ;
; C8_PH                         ; 0                             ; Untyped                                                                      ;
; C9_PH                         ; 0                             ; Untyped                                                                      ;
; L0_HIGH                       ; 1                             ; Untyped                                                                      ;
; L1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G0_HIGH                       ; 1                             ; Untyped                                                                      ;
; G1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G2_HIGH                       ; 1                             ; Untyped                                                                      ;
; G3_HIGH                       ; 1                             ; Untyped                                                                      ;
; E0_HIGH                       ; 1                             ; Untyped                                                                      ;
; E1_HIGH                       ; 1                             ; Untyped                                                                      ;
; E2_HIGH                       ; 1                             ; Untyped                                                                      ;
; E3_HIGH                       ; 1                             ; Untyped                                                                      ;
; L0_LOW                        ; 1                             ; Untyped                                                                      ;
; L1_LOW                        ; 1                             ; Untyped                                                                      ;
; G0_LOW                        ; 1                             ; Untyped                                                                      ;
; G1_LOW                        ; 1                             ; Untyped                                                                      ;
; G2_LOW                        ; 1                             ; Untyped                                                                      ;
; G3_LOW                        ; 1                             ; Untyped                                                                      ;
; E0_LOW                        ; 1                             ; Untyped                                                                      ;
; E1_LOW                        ; 1                             ; Untyped                                                                      ;
; E2_LOW                        ; 1                             ; Untyped                                                                      ;
; E3_LOW                        ; 1                             ; Untyped                                                                      ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L0_PH                         ; 0                             ; Untyped                                                                      ;
; L1_PH                         ; 0                             ; Untyped                                                                      ;
; G0_PH                         ; 0                             ; Untyped                                                                      ;
; G1_PH                         ; 0                             ; Untyped                                                                      ;
; G2_PH                         ; 0                             ; Untyped                                                                      ;
; G3_PH                         ; 0                             ; Untyped                                                                      ;
; E0_PH                         ; 0                             ; Untyped                                                                      ;
; E1_PH                         ; 0                             ; Untyped                                                                      ;
; E2_PH                         ; 0                             ; Untyped                                                                      ;
; E3_PH                         ; 0                             ; Untyped                                                                      ;
; M_PH                          ; 0                             ; Untyped                                                                      ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                      ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                      ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                      ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                      ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                      ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                      ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                      ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                      ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                      ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                      ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                      ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                      ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                      ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                      ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                               ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_paly:u5|avconf:avc ;
+-----------------+-----------+-----------------------------------------+
; Parameter Name  ; Value     ; Type                                    ;
+-----------------+-----------+-----------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                          ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                         ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                         ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                         ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                         ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                         ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                         ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                         ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                         ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                         ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                         ;
; CLK_Freq        ; 50000000  ; Signed Integer                          ;
; I2C_Freq        ; 20000     ; Signed Integer                          ;
; LUT_SIZE        ; 50        ; Signed Integer                          ;
; SET_LIN_L       ; 0         ; Signed Integer                          ;
; SET_LIN_R       ; 1         ; Signed Integer                          ;
; SET_HEAD_L      ; 2         ; Signed Integer                          ;
; SET_HEAD_R      ; 3         ; Signed Integer                          ;
; A_PATH_CTRL     ; 4         ; Signed Integer                          ;
; D_PATH_CTRL     ; 5         ; Signed Integer                          ;
; POWER_ON        ; 6         ; Signed Integer                          ;
; SET_FORMAT      ; 7         ; Signed Integer                          ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                          ;
; SET_ACTIVE      ; 9         ; Signed Integer                          ;
; SET_VIDEO       ; 10        ; Signed Integer                          ;
+-----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                      ;
; Entity Instance            ; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                               ;
; Entity Instance               ; music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|avconf:avc|I2C_Controller:u0"                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|avconf:avc"                                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                ;
+--------+--------+----------+------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                 ;
; locked ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"           ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5|Audio_Controller:Audio_Controller"                                                                                                                                                    ;
+------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset                  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_paly:u5"                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_27 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "keyboard:u1"                 ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; reset      ; Input  ; Info     ; Stuck at VCC           ;
; data       ; Output ; Info     ; Explicitly unconnected ;
; data_ready ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_sig:u0"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 625                         ;
;     ENA               ; 255                         ;
;     ENA SCLR          ; 44                          ;
;     SCLR              ; 126                         ;
;     SLD               ; 24                          ;
;     plain             ; 176                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1577                        ;
;     arith             ; 663                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 464                         ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 872                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 194                         ;
;         5 data inputs ; 243                         ;
;         6 data inputs ; 277                         ;
;     shared            ; 36                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 72                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 10.40                       ;
; Average LUT depth     ; 3.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 27 17:14:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ballgame -c ballgame
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ballgame.v
    Info (12023): Found entity 1: ballgame File: E:/This PC/Downloads/ball_game/ballgame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file music.v
    Info (12023): Found entity 1: music File: E:/This PC/Downloads/ball_game/music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file music_paly.v
    Info (12023): Found entity 1: music_paly File: E:/This PC/Downloads/ball_game/music_paly.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_disp.v
    Info (12023): Found entity 1: vga_disp File: E:/This PC/Downloads/ball_game/vga_disp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sys_top.v
    Info (12023): Found entity 1: sys_top File: E:/This PC/Downloads/ball_game/sys_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: E:/This PC/Downloads/ball_game/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: E:/This PC/Downloads/ball_game/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_sig.v
    Info (12023): Found entity 1: vga_sig File: E:/This PC/Downloads/ball_game/vga_sig.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: E:/This PC/Downloads/ball_game/FSM.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ballgame.v(143): created implicit net for "brick_color_x0" File: E:/This PC/Downloads/ball_game/ballgame.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at ballgame.v(144): created implicit net for "brick_color_y0" File: E:/This PC/Downloads/ball_game/ballgame.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at ballgame.v(187): created implicit net for "rr" File: E:/This PC/Downloads/ball_game/ballgame.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at ballgame.v(187): created implicit net for "gg" File: E:/This PC/Downloads/ball_game/ballgame.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at ballgame.v(187): created implicit net for "bb" File: E:/This PC/Downloads/ball_game/ballgame.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at sys_top.v(109): created implicit net for "disp_sel" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 109
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_sig" for hierarchy "vga_sig:u0" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 79
Warning (10230): Verilog HDL assignment warning at vga_sig.v(35): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/vga_sig.v Line: 35
Warning (10230): Verilog HDL assignment warning at vga_sig.v(48): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/vga_sig.v Line: 48
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:u1" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 92
Warning (10230): Verilog HDL assignment warning at keyboard.v(79): truncated value with size 32 to match size of target (4) File: E:/This PC/Downloads/ball_game/keyboard.v Line: 79
Critical Warning (10237): Verilog HDL warning at keyboard.v(81): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: E:/This PC/Downloads/ball_game/keyboard.v Line: 81
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u2" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 98
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:u3" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 125
Warning (10230): Verilog HDL assignment warning at FSM.v(111): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 111
Warning (10230): Verilog HDL assignment warning at FSM.v(112): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 112
Warning (10230): Verilog HDL assignment warning at FSM.v(113): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 113
Warning (10230): Verilog HDL assignment warning at FSM.v(122): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 122
Warning (10230): Verilog HDL assignment warning at FSM.v(123): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 123
Warning (10230): Verilog HDL assignment warning at FSM.v(124): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 124
Warning (10230): Verilog HDL assignment warning at FSM.v(133): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 133
Warning (10230): Verilog HDL assignment warning at FSM.v(134): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 134
Warning (10230): Verilog HDL assignment warning at FSM.v(135): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 135
Warning (10230): Verilog HDL assignment warning at FSM.v(144): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 144
Warning (10230): Verilog HDL assignment warning at FSM.v(145): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 145
Warning (10230): Verilog HDL assignment warning at FSM.v(146): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 146
Warning (10230): Verilog HDL assignment warning at FSM.v(166): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 166
Warning (10230): Verilog HDL assignment warning at FSM.v(167): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 167
Warning (10230): Verilog HDL assignment warning at FSM.v(170): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 170
Warning (10230): Verilog HDL assignment warning at FSM.v(171): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 171
Warning (10230): Verilog HDL assignment warning at FSM.v(174): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 174
Warning (10230): Verilog HDL assignment warning at FSM.v(175): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 175
Warning (10230): Verilog HDL assignment warning at FSM.v(178): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 178
Warning (10230): Verilog HDL assignment warning at FSM.v(179): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 179
Warning (10230): Verilog HDL assignment warning at FSM.v(303): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 303
Warning (10230): Verilog HDL assignment warning at FSM.v(309): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 309
Warning (10230): Verilog HDL assignment warning at FSM.v(315): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 315
Warning (10230): Verilog HDL assignment warning at FSM.v(321): truncated value with size 32 to match size of target (10) File: E:/This PC/Downloads/ball_game/FSM.v Line: 321
Warning (10230): Verilog HDL assignment warning at FSM.v(332): truncated value with size 32 to match size of target (4) File: E:/This PC/Downloads/ball_game/FSM.v Line: 332
Warning (10230): Verilog HDL assignment warning at FSM.v(336): truncated value with size 32 to match size of target (4) File: E:/This PC/Downloads/ball_game/FSM.v Line: 336
Warning (10230): Verilog HDL assignment warning at FSM.v(349): truncated value with size 32 to match size of target (4) File: E:/This PC/Downloads/ball_game/FSM.v Line: 349
Warning (10230): Verilog HDL assignment warning at FSM.v(353): truncated value with size 32 to match size of target (4) File: E:/This PC/Downloads/ball_game/FSM.v Line: 353
Info (12128): Elaborating entity "vga_disp" for hierarchy "vga_disp:u4" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 145
Info (12128): Elaborating entity "music_paly" for hierarchy "music_paly:u5" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 164
Info (12128): Elaborating entity "music" for hierarchy "music_paly:u5|music:music" File: E:/This PC/Downloads/ball_game/music_paly.v Line: 51
Warning (10230): Verilog HDL assignment warning at music.v(14): truncated value with size 32 to match size of target (2) File: E:/This PC/Downloads/ball_game/music.v Line: 14
Warning (10230): Verilog HDL assignment warning at music.v(25): truncated value with size 32 to match size of target (24) File: E:/This PC/Downloads/ball_game/music.v Line: 25
Warning (10230): Verilog HDL assignment warning at music.v(68): truncated value with size 32 to match size of target (14) File: E:/This PC/Downloads/ball_game/music.v Line: 68
Warning (10230): Verilog HDL assignment warning at music.v(103): truncated value with size 32 to match size of target (8) File: E:/This PC/Downloads/ball_game/music.v Line: 103
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller" File: E:/This PC/Downloads/ball_game/music_paly.v Line: 95
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: E:/This PC/Downloads/ball_game/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: E:/This PC/Downloads/ball_game/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: d:/application/quartus-altera/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: E:/This PC/Downloads/ball_game/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: E:/This PC/Downloads/ball_game/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: E:/This PC/Downloads/ball_game/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: E:/This PC/Downloads/ball_game/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: E:/This PC/Downloads/ball_game/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: E:/This PC/Downloads/ball_game/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: E:/This PC/Downloads/ball_game/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: E:/This PC/Downloads/ball_game/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: E:/This PC/Downloads/ball_game/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: d:/application/quartus-altera/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "music_paly:u5|avconf:avc" File: E:/This PC/Downloads/ball_game/music_paly.v Line: 102
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "music_paly:u5|avconf:avc|I2C_Controller:u0" File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/I2C_Controller.v Line: 90
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[15] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[5] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[14] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[5] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[11] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[10] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[4] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[3] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[3] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[7] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[0] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[13] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[5] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[12] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[9] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[8] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[2] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[1] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[6] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[1] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13012): Latch music_paly:u5|avconf:avc|LUT_DATA[5] has unsafe behavior File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal music_paly:u5|avconf:avc|LUT_INDEX[4] File: E:/This PC/Downloads/ball_game/Audio_Controller/avconf/avconf.v Line: 97
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/This PC/Downloads/ball_game/sys_top.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Warning (20013): Ignored 3 assignments for entity "ballgame" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ballgame -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ballgame -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity ballgame -section_id "Root Region" was ignored
Info (144001): Generated suppressed messages file E:/This PC/Downloads/ball_game/ballgame.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance music_paly:u5|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: E:/This PC/Downloads/ball_game/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[10]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[11]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[12]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[13]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[14]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[15]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[16]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[17]" File: E:/This PC/Downloads/ball_game/sys_top.v Line: 3
Info (21057): Implemented 1933 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1728 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 496 warnings
    Info: Peak virtual memory: 947 megabytes
    Info: Processing ended: Sun Nov 27 17:14:36 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/This PC/Downloads/ball_game/ballgame.map.smsg.


