Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dc263dbdbfd94b619dbf30238d25be1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot subtractor_4Bit_TB_behav xil_defaultlib.subtractor_4Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.subtractor_4Bit [subtractor_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.subtractor_4bit_tb
Built simulation snapshot subtractor_4Bit_TB_behav
