0.6
2017.4
Dec 15 2017
21:07:18
F:/c_2019/dds_test/DDS/DDS.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/c_2019/dds_test/DDS/DDS.srcs/sim_1/new/dds_ip_tb.v,1577240903,verilog,,,,dds_ip_tb,,,,,,,,
F:/c_2019/dds_test/DDS/DDS.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,1577240213,vhdl,,,,dds_compiler_0,,,,,,,,
F:/c_2019/dds_test/DDS/DDS.srcs/sources_1/new/dds_test.v,1577240448,verilog,,F:/c_2019/dds_test/DDS/DDS.srcs/sim_1/new/dds_ip_tb.v,,dds_test,,,,,,,,
