Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr 14 00:31:19 2025
| Host         : DESKTOP-SF4M6F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file axi_gpi_wr_top_timing_summary_routed.rpt -pb axi_gpi_wr_top_timing_summary_routed.pb -rpx axi_gpi_wr_top_timing_summary_routed.rpx -warn_on_violation
| Design       : axi_gpi_wr_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (273)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 96 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (273)
--------------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  281          inf        0.000                      0                  281           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.958ns (54.494%)  route 3.305ns (45.506%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1, routed)           3.305     3.761    leds_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.263 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.263    leds[7]
    U14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 3.968ns (66.481%)  route 2.001ns (33.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.001     2.457    leds_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.969 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.969    leds[6]
    U19                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.116ns (69.128%)  route 1.838ns (30.872%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=1, routed)           1.838     2.257    leds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.697     5.955 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.955    leds[0]
    T22                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.970ns (67.785%)  route 1.887ns (32.215%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=1, routed)           1.887     2.343    leds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.856 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.856    leds[1]
    T21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.986ns (68.409%)  route 1.841ns (31.591%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=1, routed)           1.841     2.297    leds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     5.826 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.826    leds[3]
    U21                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 3.993ns (70.288%)  route 1.688ns (29.712%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           1.688     2.144    leds_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.681 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.681    leds[4]
    V22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.987ns (70.257%)  route 1.688ns (29.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=1, routed)           1.688     2.144    leds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.675 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.675    leds[2]
    U22                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 3.987ns (70.385%)  route 1.678ns (29.615%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE                         0.000     0.000 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           1.678     2.134    leds_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     5.665 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.665    leds[5]
    W22                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uut_axi4_lite_master_controller/pc_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 0.933ns (23.648%)  route 3.012ns (76.352%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_n_IBUF_inst/O
                         net (fo=41, routed)          3.012     3.945    uut_axi4_lite_master_controller/reset_n_IBUF
    SLICE_X110Y26        FDCE                                         f  uut_axi4_lite_master_controller/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uut_axi4_lite_master_controller/pc_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 0.933ns (23.648%)  route 3.012ns (76.352%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_n_IBUF_inst/O
                         net (fo=41, routed)          3.012     3.945    uut_axi4_lite_master_controller/reset_n_IBUF
    SLICE_X110Y26        FDCE                                         f  uut_axi4_lite_master_controller/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_axi4_lite_master_controller/mem_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDCE                         0.000     0.000 r  uut_axi4_lite_master_controller/mem_rdata_reg[1]/C
    SLICE_X106Y43        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_axi4_lite_master_controller/mem_rdata_reg[1]/Q
                         net (fo=1, routed)           0.051     0.192    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X107Y43        LUT4 (Prop_lut4_I0_O)        0.045     0.237 r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.237    uut_gpio/U0/gpio_core_1/D[1]
    SLICE_X107Y43        FDRE                                         r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE                         0.000     0.000 r  uut_gpio/U0/ip2bus_data_i_D1_reg[0]/C
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_gpio/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X106Y44        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_axi4_lite_master_controller/u_fsm_top_level/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut_axi4_lite_master_controller/u_fsm_top_level/instr_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDCE                         0.000     0.000 r  uut_axi4_lite_master_controller/u_fsm_top_level/delay_counter_reg[0]/C
    SLICE_X110Y42        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uut_axi4_lite_master_controller/u_fsm_top_level/delay_counter_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    uut_axi4_lite_master_controller/u_fsm_top_level/delay_counter
    SLICE_X110Y42        FDCE                                         r  uut_axi4_lite_master_controller/u_fsm_top_level/instr_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_axi4_lite_master_controller/mem_rdata_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y45        FDCE                         0.000     0.000 r  uut_axi4_lite_master_controller/mem_rdata_reg[27]/C
    SLICE_X106Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_axi4_lite_master_controller/mem_rdata_reg[27]/Q
                         net (fo=1, routed)           0.086     0.227    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[11]
    SLICE_X107Y45        LUT4 (Prop_lut4_I3_O)        0.045     0.272 r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.272    uut_gpio/U0/gpio_core_1/D[3]
    SLICE_X107Y45        FDRE                                         r  uut_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_axi4_lite_master_controller/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uut_axi4_lite_master_controller/u_instr_mem/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  uut_axi4_lite_master_controller/pc_reg[5]/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uut_axi4_lite_master_controller/pc_reg[5]/Q
                         net (fo=6, routed)           0.087     0.228    uut_axi4_lite_master_controller/u_instr_mem/data_reg[13]_0[5]
    SLICE_X108Y26        LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  uut_axi4_lite_master_controller/u_instr_mem/data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uut_axi4_lite_master_controller/u_instr_mem/data[12]_i_1_n_0
    SLICE_X108Y26        FDRE                                         r  uut_axi4_lite_master_controller/u_instr_mem/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE                         0.000     0.000 r  uut_gpio/U0/ip2bus_data_i_D1_reg[31]/C
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_gpio/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.158     0.299    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X107Y42        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.023%)  route 0.165ns (53.977%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE                         0.000     0.000 r  uut_gpio/U0/ip2bus_data_i_D1_reg[24]/C
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_gpio/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.165     0.306    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X106Y44        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE                         0.000     0.000 r  uut_gpio/U0/ip2bus_data_i_D1_reg[28]/C
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut_gpio/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.153     0.317    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X107Y42        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.164ns (51.592%)  route 0.154ns (48.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE                         0.000     0.000 r  uut_gpio/U0/ip2bus_data_i_D1_reg[25]/C
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut_gpio/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.154     0.318    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X107Y42        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE                         0.000     0.000 r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.181     0.322    uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X106Y44        FDRE                                         r  uut_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------





