/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [32:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [16:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ^ in_data[20:18];
  assign celloutsig_0_6z = ^ celloutsig_0_5z[8:0];
  assign celloutsig_0_9z = ^ { in_data[45:44], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = ^ { in_data[74:67], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_11z = ^ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_12z = ^ { celloutsig_0_5z[23:18], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_1z = ^ in_data[77:66];
  assign celloutsig_0_13z = ^ { celloutsig_0_5z[19:17], celloutsig_0_2z };
  assign celloutsig_0_14z = ^ { celloutsig_0_7z[11:10], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_15z = ^ { celloutsig_0_7z[10], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_16z = ^ { in_data[61:47], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_18z = ^ { celloutsig_0_7z[12:9], celloutsig_0_6z };
  assign celloutsig_0_19z = ^ { celloutsig_0_17z[4:0], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_20z = ^ { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_1_0z = ^ in_data[153:147];
  assign celloutsig_0_2z = ^ { in_data[13:12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = ^ in_data[161:153];
  assign celloutsig_1_2z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = ^ in_data[117:96];
  assign celloutsig_1_4z = ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = ^ in_data[181:169];
  assign celloutsig_1_7z = ^ { in_data[135:131], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_8z = ^ { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_9z = ^ { in_data[124:120], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_3z = ^ in_data[44:39];
  assign celloutsig_1_11z = ^ { in_data[130], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_12z = ^ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_13z = ^ { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_14z = ^ { in_data[190:181], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_16z = ^ { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_1_18z = ^ { in_data[140:130], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_4z = ^ { in_data[21:13], celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 33'h000000000;
    else if (celloutsig_1_18z) celloutsig_0_5z = { in_data[32:2], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_7z = in_data[72:56];
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_17z = { in_data[48:44], celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
