// Seed: 1784581537
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always_ff @(posedge 1'h0) begin : LABEL_0
    id_1 = #id_3 id_2;
    if (!id_2 == 1'd0 < id_2) if (id_2) id_3 <= 1'd0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final $display(id_2, id_3);
  uwire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  always_latch @(id_5 or negedge id_2 == 1) id_4 = id_2 == 1;
  wire id_6;
  always @(posedge 1'h0)
    if (id_4) id_3 <= id_2;
    else id_3 <= 1 / id_3;
  uwire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ;
  wire id_76;
  assign id_67 = !(id_68++);
  wire id_77;
  assign id_14 = 1;
endmodule
