$date
	Tue Nov 06 09:50:40 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hello_world $end
$var wire 1 ! min_clk $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$scope module sec_gen $end
$var reg 1 ! sec_clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 #
0"
0!
$end
#1
1!
#2
0!
#3
1!
#4
0!
#5
1!
#6
0!
#7
1!
#8
0!
#9
1!
#10
0!
