{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549136395661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549136395665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 20:39:55 2019 " "Processing started: Sat Feb 02 20:39:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549136395665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136395665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Heatmap -c Heatmap " "Command: quartus_sta Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136395665 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1549136395791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136396511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136396511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136396557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136396557 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k222 " "Entity dcfifo_k222" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549136397829 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136397829 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398186 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398202 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398243 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398302 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398340 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398406 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398470 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398547 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398613 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398620 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398633 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398641 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398647 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398654 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 50 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at worker_cpu_cpu.sdc(50): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398660 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398687 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 52 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(52): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398700 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 53 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(53): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549136398708 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398708 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549136398800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136398800 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136399070 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136399070 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399070 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136399071 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136399071 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136399071 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399071 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1549136399072 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549136399099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.179 " "Worst-case setup slack is 44.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.179               0.000 altera_reserved_tck  " "   44.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.641 " "Worst-case recovery slack is 46.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.641               0.000 altera_reserved_tck  " "   46.641               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.511 " "Worst-case removal slack is 1.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511               0.000 altera_reserved_tck  " "    1.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.619 " "Worst-case minimum pulse width slack is 49.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.619               0.000 altera_reserved_tck  " "   49.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136399195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399195 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.363 ns " "Worst Case Available Settling Time: 197.363 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136399321 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399321 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549136399333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136399385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136400912 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549136401645 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401645 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136401667 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136401667 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401667 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136401667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136401667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136401667 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.835 " "Worst-case setup slack is 44.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.835               0.000 altera_reserved_tck  " "   44.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.067 " "Worst-case recovery slack is 47.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.067               0.000 altera_reserved_tck  " "   47.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.384 " "Worst-case removal slack is 1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 altera_reserved_tck  " "    1.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.593 " "Worst-case minimum pulse width slack is 49.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.593               0.000 altera_reserved_tck  " "   49.593               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136401733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.641 ns " "Worst Case Available Settling Time: 197.641 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136401865 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136401865 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549136401875 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549136402343 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402343 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136402365 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549136402365 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402365 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136402365 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136402365 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549136402365 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.823 " "Worst-case setup slack is 46.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.823               0.000 altera_reserved_tck  " "   46.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.211 " "Worst-case recovery slack is 48.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.211               0.000 altera_reserved_tck  " "   48.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.820 " "Worst-case removal slack is 0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 altera_reserved_tck  " "    0.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.478 " "Worst-case minimum pulse width slack is 49.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549136402425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.560 ns " "Worst Case Available Settling Time: 198.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549136402557 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136402920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5050 " "Peak virtual memory: 5050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549136403171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 20:40:03 2019 " "Processing ended: Sat Feb 02 20:40:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549136403171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549136403171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549136403171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549136403171 ""}
