# do StringRecognizer_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim LE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work gate_work 
# Copying /home/titto/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/titto/Altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {StringRecognizer.vho}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 00:05:48 on Mar 11,2016
# vcom -reportprogress 300 -93 -work work StringRecognizer.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity StringRecognizer
# -- Compiling architecture structure of StringRecognizer
# End time: 00:05:48 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/titto/Desktop/EE214/StringRecognizer/Quartus/../test_StringRecognizer.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 00:05:48 on Mar 11,2016
# vcom -reportprogress 300 -93 -work work /home/titto/Desktop/EE214/StringRecognizer/Quartus/../test_StringRecognizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_StringRecognizer
# -- Compiling architecture test_hw of test_StringRecognizer
# ** Warning: /home/titto/Desktop/EE214/StringRecognizer/Quartus/../test_StringRecognizer.vhd(67): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 00:05:48 on Mar 11,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /DUT=StringRecognizer_vhd.sdo -L maxv -L gate_work -L work -voptargs="+acc"  test_StringRecognizer
# vsim -i -l msim_transcript -do "StringRecognizer_run_msim_gate_vhdl.do" 
# Start time: 00:05:48 on Mar 11,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_stringrecognizer(test_hw)
# SDF 10.3c Compiler 2014.09 Sep 20 2014
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.stringrecognizer(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# Loading instances from StringRecognizer_vhd.sdo
# Loading timing data from StringRecognizer_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test_stringrecognizer File: /home/titto/Desktop/EE214/StringRecognizer/Quartus/../test_StringRecognizer.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 00:06:26 on Mar 11,2016, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
