Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\z363liu\ECE224\LogicalStep\QD1.qsys --block-symbol-file --output-directory=C:\Users\z363liu\ECE224\LogicalStep\QD1 --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading LogicalStep/QD1.qsys
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 15.1]
Progress: Parameterizing module Audio
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding audio_i2c_config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_i2c_config
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding egm [egm 1.0]
Progress: Parameterizing module egm
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_display [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd_display
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding response_out [altera_avalon_pio 15.1]
Progress: Parameterizing module response_out
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_0
Progress: Adding seven_seg_pio [dual_7_segment 1.0]
Progress: Parameterizing module seven_seg_pio
Progress: Adding spi_master [spi_master 1.3]
Progress: Parameterizing module spi_master
Progress: Adding stimulus_in [altera_avalon_pio 15.1]
Progress: Parameterizing module stimulus_in
Progress: Adding switch_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module switch_pio
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module system_timer
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QD1.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.stimulus_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QD1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: QD1.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\z363liu\ECE224\LogicalStep\QD1.qsys --synthesis=VERILOG --output-directory=C:\Users\z363liu\ECE224\LogicalStep\QD1\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading LogicalStep/QD1.qsys
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 15.1]
Progress: Parameterizing module Audio
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding audio_i2c_config [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_i2c_config
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding egm [egm 1.0]
Progress: Parameterizing module egm
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd_display [altera_avalon_lcd_16207 15.1]
Progress: Parameterizing module lcd_display
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding response_out [altera_avalon_pio 15.1]
Progress: Parameterizing module response_out
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_0
Progress: Adding seven_seg_pio [dual_7_segment 1.0]
Progress: Parameterizing module seven_seg_pio
Progress: Adding spi_master [spi_master 1.3]
Progress: Parameterizing module spi_master
Progress: Adding stimulus_in [altera_avalon_pio 15.1]
Progress: Parameterizing module stimulus_in
Progress: Adding switch_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module switch_pio
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_timer [altera_avalon_timer 15.1]
Progress: Parameterizing module system_timer
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QD1.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.stimulus_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QD1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: QD1.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: QD1.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: QD1: Generating QD1 "QD1" for QUARTUS_SYNTH
Warning: QD1: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: QD1: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "QD1" instantiated altera_up_avalon_audio "Audio"
Info: altpll_0: "QD1" instantiated altpll "altpll_0"
Info: audio_i2c_config: Starting Generation of Audio and Video Config
Info: audio_i2c_config: "QD1" instantiated altera_up_avalon_audio_and_video_config "audio_i2c_config"
Info: button_pio: Starting RTL generation for module 'QD1_button_pio'
Info: button_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_button_pio --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0007_button_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0007_button_pio_gen//QD1_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'QD1_button_pio'
Info: button_pio: "QD1" instantiated altera_avalon_pio "button_pio"
Info: egm: "QD1" instantiated egm "egm"
Info: jtag_uart_0: Starting RTL generation for module 'QD1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QD1_jtag_uart_0 --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0009_jtag_uart_0_gen//QD1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'QD1_jtag_uart_0'
Info: jtag_uart_0: "QD1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd_display: Starting RTL generation for module 'QD1_lcd_display'
Info: lcd_display:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=QD1_lcd_display --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0010_lcd_display_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0010_lcd_display_gen//QD1_lcd_display_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_display: Done RTL generation for module 'QD1_lcd_display'
Info: lcd_display: "QD1" instantiated altera_avalon_lcd_16207 "lcd_display"
Info: led_pio: Starting RTL generation for module 'QD1_led_pio'
Info: led_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_led_pio --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0011_led_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0011_led_pio_gen//QD1_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'QD1_led_pio'
Info: led_pio: "QD1" instantiated altera_avalon_pio "led_pio"
Info: nios2_gen2_0: "QD1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: response_out: Starting RTL generation for module 'QD1_response_out'
Info: response_out:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_response_out --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0012_response_out_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0012_response_out_gen//QD1_response_out_component_configuration.pl  --do_build_sim=0  ]
Info: response_out: Done RTL generation for module 'QD1_response_out'
Info: response_out: "QD1" instantiated altera_avalon_pio "response_out"
Info: sdram_0: Starting RTL generation for module 'QD1_sdram_0'
Info: sdram_0:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=QD1_sdram_0 --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0013_sdram_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0013_sdram_0_gen//QD1_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'QD1_sdram_0'
Info: sdram_0: "QD1" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: seven_seg_pio: "QD1" instantiated dual_7_segment "seven_seg_pio"
Info: spi_master: "QD1" instantiated spi_master "spi_master"
Info: stimulus_in: Starting RTL generation for module 'QD1_stimulus_in'
Info: stimulus_in:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_stimulus_in --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0015_stimulus_in_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0015_stimulus_in_gen//QD1_stimulus_in_component_configuration.pl  --do_build_sim=0  ]
Info: stimulus_in: Done RTL generation for module 'QD1_stimulus_in'
Info: stimulus_in: "QD1" instantiated altera_avalon_pio "stimulus_in"
Info: switch_pio: Starting RTL generation for module 'QD1_switch_pio'
Info: switch_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_switch_pio --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0016_switch_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0016_switch_pio_gen//QD1_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'QD1_switch_pio'
Info: switch_pio: "QD1" instantiated altera_avalon_pio "switch_pio"
Info: sysid_qsys_0: "QD1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: system_timer: Starting RTL generation for module 'QD1_system_timer'
Info: system_timer:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QD1_system_timer --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0018_system_timer_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0018_system_timer_gen//QD1_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: system_timer: Done RTL generation for module 'QD1_system_timer'
Info: system_timer: "QD1" instantiated altera_avalon_timer "system_timer"
Info: uart: Starting RTL generation for module 'QD1_uart'
Info: uart:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=QD1_uart --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0019_uart_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0019_uart_gen//QD1_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'QD1_uart'
Info: uart: "QD1" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "QD1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "QD1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "QD1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'QD1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/Software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/Software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=QD1_nios2_gen2_0_cpu --dir=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0022_cpu_gen/ --quartus_bindir=C:/Software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/z363liu/AppData/Local/Temp/alt7423_4044405870530284920.dir/0022_cpu_gen//QD1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.09.14 15:12:40 (*) Starting Nios II generation
Info: cpu: # 2017.09.14 15:12:40 (*)   Checking for plaintext license.
Info: cpu: # 2017.09.14 15:12:45 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2017.09.14 15:12:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.09.14 15:12:46 (*)   Plaintext license not found.
Info: cpu: # 2017.09.14 15:12:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.09.14 15:12:49 (*)   Couldn't query license setup in Quartus directory C:/Software/Altera/15.1/quartus/bin64/
Info: cpu: # 2017.09.14 15:12:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.09.14 15:12:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.09.14 15:12:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.09.14 15:12:50 (*)   Creating all objects for CPU
Info: cpu: # 2017.09.14 15:12:50 (*)     Testbench
Info: cpu: # 2017.09.14 15:12:50 (*)     Instruction decoding
Info: cpu: # 2017.09.14 15:12:50 (*)       Instruction fields
Info: cpu: # 2017.09.14 15:12:50 (*)       Instruction decodes
Info: cpu: # 2017.09.14 15:12:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.09.14 15:12:51 (*)       Instruction controls
Info: cpu: # 2017.09.14 15:12:51 (*)     Pipeline frontend
Info: cpu: # 2017.09.14 15:12:51 (*)     Pipeline backend
Info: cpu: # 2017.09.14 15:12:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.09.14 15:12:55 (*)   Creating encrypted RTL
Info: cpu: # 2017.09.14 15:12:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'QD1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: Audio_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Audio_avalon_audio_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: Audio_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Audio_avalon_audio_slave_agent"
Info: Audio_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Audio_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_0_s1_burst_adapter"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: QD1: Done "QD1" with 48 modules, 95 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
