#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ff1f5637670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ff1f5637800 .scope module, "DFF" "DFF" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset_n";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5ff1f5678470 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
o0x7434026a0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff1f56766c0_0 .net "clk", 0 0, o0x7434026a0018;  0 drivers
o0x7434026a0048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5ff1f56759c0_0 .net "d", 31 0, o0x7434026a0048;  0 drivers
o0x7434026a0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff1f56764d0_0 .net "en", 0 0, o0x7434026a0078;  0 drivers
v0x5ff1f569c3c0_0 .var "q", 31 0;
o0x7434026a00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff1f569c4a0_0 .net "reset_n", 0 0, o0x7434026a00d8;  0 drivers
E_0x5ff1f56746a0 .event posedge, v0x5ff1f56766c0_0;
S_0x5ff1f56752c0 .scope module, "alu" "alu" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 64 "out";
    .port_info 4 /OUTPUT 1 "zero_flag";
P_0x5ff1f5675450 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000001000000>;
L_0x7434021c1018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569c690_0 .net/2u *"_ivl_0", 63 0, L_0x7434021c1018;  1 drivers
v0x5ff1f569c790_0 .net *"_ivl_2", 0 0, L_0x5ff1f56afc70;  1 drivers
L_0x7434021c1060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569c850_0 .net/2s *"_ivl_4", 1 0, L_0x7434021c1060;  1 drivers
L_0x7434021c10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569c910_0 .net/2s *"_ivl_6", 1 0, L_0x7434021c10a8;  1 drivers
v0x5ff1f569c9f0_0 .net *"_ivl_8", 1 0, L_0x5ff1f56afe20;  1 drivers
o0x7434026a02e8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5ff1f569cb20_0 .net "a", 63 0, o0x7434026a02e8;  0 drivers
o0x7434026a0318 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5ff1f569cc00_0 .net "alu_control", 3 0, o0x7434026a0318;  0 drivers
o0x7434026a0348 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5ff1f569cce0_0 .net "b", 63 0, o0x7434026a0348;  0 drivers
v0x5ff1f569cdc0_0 .var "out", 63 0;
v0x5ff1f569cea0_0 .net "zero_flag", 0 0, L_0x5ff1f56affe0;  1 drivers
E_0x5ff1f5673c50 .event anyedge, v0x5ff1f569cc00_0, v0x5ff1f569cb20_0, v0x5ff1f569cce0_0;
L_0x5ff1f56afc70 .cmp/eq 64, v0x5ff1f569cdc0_0, L_0x7434021c1018;
L_0x5ff1f56afe20 .functor MUXZ 2, L_0x7434021c10a8, L_0x7434021c1060, L_0x5ff1f56afc70, C4<>;
L_0x5ff1f56affe0 .part L_0x5ff1f56afe20, 0, 1;
S_0x5ff1f56754f0 .scope module, "core" "core" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
o0x7434026a04c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff1f569d000_0 .net "clk", 0 0, o0x7434026a04c8;  0 drivers
o0x7434026a04f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ff1f569d0e0_0 .net "rst_n", 0 0, o0x7434026a04f8;  0 drivers
S_0x5ff1f5675f30 .scope module, "register_file_tb" "register_file_tb" 6 8;
 .timescale -9 -12;
v0x5ff1f569f4f0_0 .var "clk", 0 0;
v0x5ff1f569f5e0_0 .net "read_data1", 63 0, L_0x5ff1f56b05b0;  1 drivers
v0x5ff1f569f6b0_0 .net "read_data2", 63 0, L_0x5ff1f56b0c30;  1 drivers
v0x5ff1f569f7b0_0 .var "read_register1", 4 0;
v0x5ff1f569f880_0 .var "read_register2", 4 0;
v0x5ff1f569f970_0 .var "reg_write", 0 0;
v0x5ff1f569fa40_0 .var "write_data", 63 0;
v0x5ff1f569fb10_0 .var "write_register", 4 0;
S_0x5ff1f569d200 .scope autotask, "checkReadValue" "checkReadValue" 6 49, 6 49 0, S_0x5ff1f5675f30;
 .timescale -9 -12;
v0x5ff1f569d390_0 .var "expected_value", 4 0;
v0x5ff1f569d490_0 .var "reg_to_read", 4 0;
TD_register_file_tb.checkReadValue ;
    %end;
S_0x5ff1f569d570 .scope module, "dut" "register_file" 6 24, 7 1 0, S_0x5ff1f5675f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_register1";
    .port_info 3 /INPUT 5 "read_register2";
    .port_info 4 /INPUT 5 "write_register";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /OUTPUT 64 "read_data2";
P_0x5ff1f569d770 .param/l "DATA_WIDTH" 0 7 3, +C4<00000000000000000000000001000000>;
P_0x5ff1f569d7b0 .param/l "NUM_REGS" 0 7 2, +C4<00000000000000000000000000100000>;
v0x5ff1f569daa0_0 .net *"_ivl_0", 31 0, L_0x5ff1f56b00d0;  1 drivers
v0x5ff1f569dba0_0 .net *"_ivl_10", 63 0, L_0x5ff1f56b03a0;  1 drivers
v0x5ff1f569dc80_0 .net *"_ivl_12", 6 0, L_0x5ff1f56b0440;  1 drivers
L_0x7434021c11c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569dd70_0 .net *"_ivl_15", 1 0, L_0x7434021c11c8;  1 drivers
v0x5ff1f569de50_0 .net *"_ivl_18", 31 0, L_0x5ff1f56b0790;  1 drivers
L_0x7434021c1210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569df80_0 .net *"_ivl_21", 26 0, L_0x7434021c1210;  1 drivers
L_0x7434021c1258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e060_0 .net/2u *"_ivl_22", 31 0, L_0x7434021c1258;  1 drivers
v0x5ff1f569e140_0 .net *"_ivl_24", 0 0, L_0x5ff1f56b0910;  1 drivers
L_0x7434021c12a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e200_0 .net/2u *"_ivl_26", 63 0, L_0x7434021c12a0;  1 drivers
v0x5ff1f569e2e0_0 .net *"_ivl_28", 63 0, L_0x5ff1f56b0a00;  1 drivers
L_0x7434021c10f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e3c0_0 .net *"_ivl_3", 26 0, L_0x7434021c10f0;  1 drivers
v0x5ff1f569e4a0_0 .net *"_ivl_30", 6 0, L_0x5ff1f56b0af0;  1 drivers
L_0x7434021c12e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e580_0 .net *"_ivl_33", 1 0, L_0x7434021c12e8;  1 drivers
L_0x7434021c1138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e660_0 .net/2u *"_ivl_4", 31 0, L_0x7434021c1138;  1 drivers
v0x5ff1f569e740_0 .net *"_ivl_6", 0 0, L_0x5ff1f56b0260;  1 drivers
L_0x7434021c1180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ff1f569e800_0 .net/2u *"_ivl_8", 63 0, L_0x7434021c1180;  1 drivers
v0x5ff1f569e8e0_0 .net "clk", 0 0, v0x5ff1f569f4f0_0;  1 drivers
v0x5ff1f569e9a0_0 .net "read_data1", 63 0, L_0x5ff1f56b05b0;  alias, 1 drivers
v0x5ff1f569ea80_0 .net "read_data2", 63 0, L_0x5ff1f56b0c30;  alias, 1 drivers
v0x5ff1f569eb60_0 .net "read_register1", 4 0, v0x5ff1f569f7b0_0;  1 drivers
v0x5ff1f569ec40_0 .net "read_register2", 4 0, v0x5ff1f569f880_0;  1 drivers
v0x5ff1f569ed20_0 .net "reg_write", 0 0, v0x5ff1f569f970_0;  1 drivers
v0x5ff1f569ede0 .array "register_array", 0 31, 63 0;
v0x5ff1f569eea0_0 .net "write_data", 63 0, v0x5ff1f569fa40_0;  1 drivers
v0x5ff1f569ef80_0 .net "write_register", 4 0, v0x5ff1f569fb10_0;  1 drivers
E_0x5ff1f565b250 .event posedge, v0x5ff1f569e8e0_0;
L_0x5ff1f56b00d0 .concat [ 5 27 0 0], v0x5ff1f569f7b0_0, L_0x7434021c10f0;
L_0x5ff1f56b0260 .cmp/eq 32, L_0x5ff1f56b00d0, L_0x7434021c1138;
L_0x5ff1f56b03a0 .array/port v0x5ff1f569ede0, L_0x5ff1f56b0440;
L_0x5ff1f56b0440 .concat [ 5 2 0 0], v0x5ff1f569f7b0_0, L_0x7434021c11c8;
L_0x5ff1f56b05b0 .functor MUXZ 64, L_0x5ff1f56b03a0, L_0x7434021c1180, L_0x5ff1f56b0260, C4<>;
L_0x5ff1f56b0790 .concat [ 5 27 0 0], v0x5ff1f569f880_0, L_0x7434021c1210;
L_0x5ff1f56b0910 .cmp/eq 32, L_0x5ff1f56b0790, L_0x7434021c1258;
L_0x5ff1f56b0a00 .array/port v0x5ff1f569ede0, L_0x5ff1f56b0af0;
L_0x5ff1f56b0af0 .concat [ 5 2 0 0], v0x5ff1f569f880_0, L_0x7434021c12e8;
L_0x5ff1f56b0c30 .functor MUXZ 64, L_0x5ff1f56b0a00, L_0x7434021c12a0, L_0x5ff1f56b0910, C4<>;
S_0x5ff1f569f160 .scope autotask, "writeToRegister" "writeToRegister" 6 33, 6 33 0, S_0x5ff1f5675f30;
 .timescale -9 -12;
v0x5ff1f569f310_0 .var "data", 63 0;
v0x5ff1f569f410_0 .var "wr_reg", 4 0;
E_0x5ff1f566bfb0 .event negedge, v0x5ff1f569e8e0_0;
TD_register_file_tb.writeToRegister ;
    %wait E_0x5ff1f566bfb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ff1f569f970_0, 0, 1;
    %load/vec4 v0x5ff1f569f410_0;
    %store/vec4 v0x5ff1f569fb10_0, 0, 5;
    %load/vec4 v0x5ff1f569f310_0;
    %store/vec4 v0x5ff1f569fa40_0, 0, 64;
    %wait E_0x5ff1f566bfb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff1f569f970_0, 0, 1;
    %end;
    .scope S_0x5ff1f5637800;
T_2 ;
    %wait E_0x5ff1f56746a0;
    %load/vec4 v0x5ff1f569c4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ff1f569c3c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ff1f56764d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5ff1f56759c0_0;
    %assign/vec4 v0x5ff1f569c3c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ff1f56752c0;
T_3 ;
Ewait_0 .event/or E_0x5ff1f5673c50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5ff1f569cc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5ff1f569cdc0_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5ff1f569cb20_0;
    %load/vec4 v0x5ff1f569cce0_0;
    %and;
    %store/vec4 v0x5ff1f569cdc0_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x5ff1f569cb20_0;
    %load/vec4 v0x5ff1f569cce0_0;
    %or;
    %store/vec4 v0x5ff1f569cdc0_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5ff1f569cb20_0;
    %load/vec4 v0x5ff1f569cce0_0;
    %add;
    %store/vec4 v0x5ff1f569cdc0_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5ff1f569cb20_0;
    %load/vec4 v0x5ff1f569cce0_0;
    %sub;
    %store/vec4 v0x5ff1f569cdc0_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ff1f569d570;
T_4 ;
    %wait E_0x5ff1f565b250;
    %load/vec4 v0x5ff1f569ed20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5ff1f569ef80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5ff1f569eea0_0;
    %load/vec4 v0x5ff1f569ef80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ff1f569ede0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ff1f5675f30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff1f569f4f0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ff1f569f4f0_0;
    %inv;
    %store/vec4 v0x5ff1f569f4f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5ff1f5675f30;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff1f569f7b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff1f569f880_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ff1f569fb10_0, 0, 5;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5ff1f569fa40_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ff1f569f970_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 6 68 "$display", "Running register file write test" {0 0 0};
    %vpi_call/w 6 69 "$display", "%s[FAIL]%s Reg x%0d = %h (Expected %h)", "\033[31m", "\033[0m", v0x5ff1f569f5e0_0, v0x5ff1f569f5e0_0, v0x5ff1f569f7b0_0 {0 0 0};
    %vpi_call/w 6 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "src/rtl/components/dff.sv";
    "src/rtl/alu.sv";
    "src/rtl/core.sv";
    "src/tb/register_file_tb.sv";
    "src/rtl/register_file.sv";
