#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 21 15:18:26 2021
# Process ID: 1555
# Current directory: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/matmul/xsim_script.tcl}
# Log file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.log
# Journal file: /ext_disk/ext_hdd/Sidharth_207/FPGA-IP-main/Diag-Mat-Mul/DiagMatMul/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/matmul/xsim_script.tcl
source matmul.tcl
