# Design-Verification-Projects
System Verilog RTL designs and UVM verification projects from basic to advanced level.


# Half Adder â€“ SystemVerilog

## Description
Implementation of Half Adder using SystemVerilog.

## Design
Sum  = in1 ^ in2
Carry = in1 & in2

## Verification
All input combinations tested in testbench using clock and reset generation block.
