{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730787561879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730787561880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 22:19:21 2024 " "Processing started: Mon Nov  4 22:19:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730787561880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730787561880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pacman -c pacman_top " "Command: quartus_sta pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730787561880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730787561944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730787562206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730787562206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787562223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787562223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pacman_top.sdc " "Synopsys Design Constraints File file not found: 'pacman_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730787562836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787562836 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730787562859 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 300 -duty_cycle 50.00 -name \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730787562859 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730787562859 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1730787562859 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730787562859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787562860 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:CLK_GAME\|outClock clockDivider:CLK_GAME\|outClock " "create_clock -period 1.000 -name clockDivider:CLK_GAME\|outClock clockDivider:CLK_GAME\|outClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730787562866 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730787562866 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730787562953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730787562954 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730787562956 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730787562970 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1730787563036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730787563081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.002 " "Worst-case setup slack is -51.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.002           -7007.341 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -51.002           -7007.341 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.521          -31670.808 clockDivider:CLK_GAME\|outClock  " "  -26.521          -31670.808 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738              -1.738 clk  " "   -1.738              -1.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -0.326 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.326              -0.326 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.278 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.278              -0.278 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787563082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clockDivider:CLK_GAME\|outClock  " "    0.321               0.000 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.381               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clk  " "    0.638               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787563129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787563131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787563132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2390.712 clockDivider:CLK_GAME\|outClock  " "   -1.403           -2390.712 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 clk  " "    9.649               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.667               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.667               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.720               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.720               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2999.723               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2999.723               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787563135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787563135 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730787563219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730787563257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730787566629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730787567148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730787567240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.287 " "Worst-case setup slack is -46.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.287           -6231.017 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -46.287           -6231.017 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.393          -29183.361 clockDivider:CLK_GAME\|outClock  " "  -24.393          -29183.361 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537              -1.537 clk  " "   -1.537              -1.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.018              -0.018 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.033               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.042               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.077               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clockDivider:CLK_GAME\|outClock  " "    0.288               0.000 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.351               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 clk  " "    0.591               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787567286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787567287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2390.712 clockDivider:CLK_GAME\|outClock  " "   -1.403           -2390.712 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 clk  " "    9.655               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.685               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.685               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.710               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.710               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2999.713               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2999.713               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567289 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730787567369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730787567680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730787567728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.496 " "Worst-case setup slack is -20.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.496           -2750.527 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -20.496           -2750.527 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.868          -13292.245 clockDivider:CLK_GAME\|outClock  " "  -10.868          -13292.245 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -0.609 clk  " "   -0.609              -0.609 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.152               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.062               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.076               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clockDivider:CLK_GAME\|outClock  " "    0.139               0.000 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787567779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730787567781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1704.000 clockDivider:CLK_GAME\|outClock  " "   -1.000           -1704.000 clockDivider:CLK_GAME\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 clk  " "    9.332               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 CLK_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.796               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.796               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2999.803               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 2999.803               0.000 CLK_CTRL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730787567784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730787567784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730787568270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730787568273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730787568379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 22:19:28 2024 " "Processing ended: Mon Nov  4 22:19:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730787568379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730787568379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730787568379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730787568379 ""}
