<stg><name>operator_long_div9</name>


<trans_list>

<trans id="11" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %agg_result_V_i = call fastcc i64 @int_64_div9(i64 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div9_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %agg_result_V_i = call fastcc i64 @int_64_div9(i64 %in_read) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="64">
<![CDATA[
:6  ret i64 %agg_result_V_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="14" from="_ssdm_op_Read.ap_auto.i64" to="in_read" fromId="13" toId="3">
</dataflow>
<dataflow id="15" from="in_r" to="in_read" fromId="12" toId="3">
</dataflow>
<dataflow id="17" from="int_64_div9" to="agg_result_V_i" fromId="16" toId="4">
</dataflow>
<dataflow id="18" from="in_read" to="agg_result_V_i" fromId="3" toId="4">
</dataflow>
<dataflow id="20" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="19" toId="5">
</dataflow>
<dataflow id="21" from="in_r" to="StgValue_5" fromId="12" toId="5">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="19" toId="6">
</dataflow>
<dataflow id="24" from="StgValue_23" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="26" from="_ssdm_op_SpecTopModule" to="StgValue_7" fromId="25" toId="7">
</dataflow>
<dataflow id="28" from="operator_long_div9_s" to="StgValue_7" fromId="27" toId="7">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecLatency" to="StgValue_8" fromId="29" toId="8">
</dataflow>
<dataflow id="32" from="StgValue_31" to="StgValue_8" fromId="31" toId="8">
</dataflow>
<dataflow id="34" from="StgValue_33" to="StgValue_8" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="p_str" to="StgValue_8" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="int_64_div9" to="agg_result_V_i" fromId="16" toId="9">
</dataflow>
<dataflow id="38" from="in_read" to="agg_result_V_i" fromId="3" toId="9">
</dataflow>
<dataflow id="39" from="agg_result_V_i" to="StgValue_10" fromId="9" toId="10">
</dataflow>
</dataflows>


</stg>
