#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000225efc23e00 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_00000225efc23f90 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_00000225efc23fc8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_00000225efc24000 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000225efc24038 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
v00000225efca0fb0_0 .net "R2q_wptr_internal", 3 0, v00000225efc4a100_0;  1 drivers
v00000225efca0f10_0 .net "Radder_internal", 2 0, L_00000225efca0a10;  1 drivers
o00000225efc4d2e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efc9ff70_0 .net "Rclk", 0 0, o00000225efc4d2e8;  0 drivers
v00000225efca0830_0 .net "Rdata", 7 0, v00000225efc4ad80_0;  1 drivers
v00000225efc9fcf0_0 .net "Rempty", 0 0, v00000225efc9f930_0;  1 drivers
v00000225efca0470_0 .net "Rempty_flag_internal", 0 0, v00000225efca0dd0_0;  1 drivers
o00000225efc4d978 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efca0010_0 .net "Rinc", 0 0, o00000225efc4d978;  0 drivers
v00000225efc9f570_0 .net "Rptr_internal", 3 0, v00000225efc9f1b0_0;  1 drivers
o00000225efc4d318 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efca0510_0 .net "Rrst", 0 0, o00000225efc4d318;  0 drivers
v00000225efc9f390_0 .net "Wadder_internal", 2 0, L_00000225efc9fa70;  1 drivers
o00000225efc4d078 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efc9f430_0 .net "Wclk", 0 0, o00000225efc4d078;  0 drivers
v00000225efca0970_0 .net "Wclken_internal", 0 0, v00000225efc4a920_0;  1 drivers
v00000225efc9fbb0_0 .net "Wfull", 0 0, v00000225efc9f890_0;  1 drivers
o00000225efc4d588 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efca0330_0 .net "Winc", 0 0, o00000225efc4d588;  0 drivers
v00000225efca1050_0 .net "Wptr_internal", 3 0, v00000225efc9fc50_0;  1 drivers
v00000225efc9f610_0 .net "Wq2_rptr_internal", 3 0, v00000225efc4a880_0;  1 drivers
o00000225efc4d708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000225efca0150_0 .net "Wrdata", 7 0, o00000225efc4d708;  0 drivers
o00000225efc4d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000225efca03d0_0 .net "Wrst", 0 0, o00000225efc4d0a8;  0 drivers
S_00000225efc2fc10 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 97, 3 1 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000225efbd8da0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000225efbd8dd8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000225efc4aba0_0 .net "ASYNC", 3 0, v00000225efc9f1b0_0;  alias, 1 drivers
v00000225efc4a060_0 .net "CLK", 0 0, o00000225efc4d078;  alias, 0 drivers
v00000225efc4a380_0 .net "RST", 0 0, o00000225efc4d0a8;  alias, 0 drivers
v00000225efc4a880_0 .var "SYNC", 3 0;
v00000225efc4a2e0_0 .var/i "i", 31 0;
v00000225efc4a1a0 .array "sync_reg", 0 3, 1 0;
v00000225efc4a1a0_0 .array/port v00000225efc4a1a0, 0;
v00000225efc4a1a0_1 .array/port v00000225efc4a1a0, 1;
v00000225efc4a1a0_2 .array/port v00000225efc4a1a0, 2;
v00000225efc4a1a0_3 .array/port v00000225efc4a1a0, 3;
E_00000225efc477d0 .event anyedge, v00000225efc4a1a0_0, v00000225efc4a1a0_1, v00000225efc4a1a0_2, v00000225efc4a1a0_3;
E_00000225efc47e90/0 .event negedge, v00000225efc4a380_0;
E_00000225efc47e90/1 .event posedge, v00000225efc4a060_0;
E_00000225efc47e90 .event/or E_00000225efc47e90/0, E_00000225efc47e90/1;
S_00000225efc2fda0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 110, 3 1 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000225efbd8820 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000225efbd8858 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000225efc4af60_0 .net "ASYNC", 3 0, v00000225efc9fc50_0;  alias, 1 drivers
v00000225efc4a740_0 .net "CLK", 0 0, o00000225efc4d2e8;  alias, 0 drivers
v00000225efc4ace0_0 .net "RST", 0 0, o00000225efc4d318;  alias, 0 drivers
v00000225efc4a100_0 .var "SYNC", 3 0;
v00000225efc4ab00_0 .var/i "i", 31 0;
v00000225efc4ac40 .array "sync_reg", 0 3, 1 0;
v00000225efc4ac40_0 .array/port v00000225efc4ac40, 0;
v00000225efc4ac40_1 .array/port v00000225efc4ac40, 1;
v00000225efc4ac40_2 .array/port v00000225efc4ac40, 2;
v00000225efc4ac40_3 .array/port v00000225efc4ac40, 3;
E_00000225efc47450 .event anyedge, v00000225efc4ac40_0, v00000225efc4ac40_1, v00000225efc4ac40_2, v00000225efc4ac40_3;
E_00000225efc472d0/0 .event negedge, v00000225efc4ace0_0;
E_00000225efc472d0/1 .event posedge, v00000225efc4a740_0;
E_00000225efc472d0 .event/or E_00000225efc472d0/0, E_00000225efc472d0/1;
S_00000225efc29bf0 .scope module, "Clogic" "Comb_logic" 2 53, 4 1 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v00000225efc4a920_0 .var "Wclken", 0 0;
v00000225efc4a420_0 .net "Wfull", 0 0, v00000225efc9f890_0;  alias, 1 drivers
v00000225efc4a9c0_0 .net "Winc", 0 0, o00000225efc4d588;  alias, 0 drivers
E_00000225efc474d0 .event anyedge, v00000225efc4a9c0_0, v00000225efc4a420_0;
S_00000225efc29d80 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 66, 5 1 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_00000225efc29f10 .param/l "Address" 0 5 5, +C4<00000000000000000000000000000011>;
P_00000225efc29f48 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_00000225efc29f80 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v00000225efc4ae20 .array "MEM", 0 7, 7 0;
v00000225efc4a4c0_0 .net "Radder", 2 0, L_00000225efca0a10;  alias, 1 drivers
v00000225efc4aa60_0 .net "Rclk", 0 0, o00000225efc4d2e8;  alias, 0 drivers
v00000225efc4ad80_0 .var "Rdata", 7 0;
v00000225efc4a7e0_0 .net "Rempty_flag", 0 0, v00000225efca0dd0_0;  alias, 1 drivers
v00000225efc4a240_0 .net "Wadder", 2 0, L_00000225efc9fa70;  alias, 1 drivers
v00000225efca0290_0 .net "Wclk", 0 0, o00000225efc4d078;  alias, 0 drivers
v00000225efca0bf0_0 .net "Wclken", 0 0, v00000225efc4a920_0;  alias, 1 drivers
v00000225efca0e70_0 .net "Wrdata", 7 0, o00000225efc4d708;  alias, 0 drivers
E_00000225efc47a10 .event posedge, v00000225efc4a740_0;
E_00000225efc47b90 .event posedge, v00000225efc4a060_0;
S_00000225efc3dc70 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 80, 6 1 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_00000225efc47a50 .param/l "Address" 0 6 1, +C4<00000000000000000000000000000011>;
v00000225efca0ab0_0 .net "R2q_wptr", 3 0, v00000225efc4a100_0;  alias, 1 drivers
v00000225efc9f4d0_0 .net "Radder", 2 0, L_00000225efca0a10;  alias, 1 drivers
v00000225efc9f750_0 .var "Radder_binary_current", 3 0;
v00000225efc9fb10_0 .var "Radder_binary_next", 3 0;
v00000225efca0650_0 .var "Radder_gray_next", 3 0;
v00000225efc9f7f0_0 .net "Rclk", 0 0, o00000225efc4d2e8;  alias, 0 drivers
v00000225efc9f930_0 .var "Rempty", 0 0;
v00000225efca0dd0_0 .var "Rempty_flag", 0 0;
v00000225efca06f0_0 .net "Rinc", 0 0, o00000225efc4d978;  alias, 0 drivers
v00000225efc9f1b0_0 .var "Rptr", 3 0;
v00000225efc9f2f0_0 .net "Rrst", 0 0, o00000225efc4d318;  alias, 0 drivers
E_00000225efc47a90 .event anyedge, v00000225efc9f750_0, v00000225efca06f0_0, v00000225efc9f930_0, v00000225efc9fb10_0;
L_00000225efca0a10 .part v00000225efc9f750_0, 0, 3;
S_00000225efc3de00 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 2 42, 7 26 0, S_00000225efc23e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_00000225efc47650 .param/l "Address" 0 7 27, +C4<00000000000000000000000000000011>;
v00000225efc9f6b0_0 .net "Wadder", 2 0, L_00000225efc9fa70;  alias, 1 drivers
v00000225efca08d0_0 .var "Wadder_binary_current", 3 0;
v00000225efca0b50_0 .var "Wadder_binary_next", 3 0;
v00000225efc9fd90_0 .var "Wadder_gray_next", 3 0;
v00000225efc9fe30_0 .net "Wclk", 0 0, o00000225efc4d078;  alias, 0 drivers
v00000225efc9f890_0 .var "Wfull", 0 0;
v00000225efca0c90_0 .net "Winc", 0 0, o00000225efc4d588;  alias, 0 drivers
v00000225efc9fc50_0 .var "Wptr", 3 0;
v00000225efca0790_0 .net "Wq2_rptr", 3 0, v00000225efc4a880_0;  alias, 1 drivers
v00000225efc9f9d0_0 .net "Wrst", 0 0, o00000225efc4d0a8;  alias, 0 drivers
E_00000225efc47c50 .event anyedge, v00000225efca08d0_0, v00000225efc4a9c0_0, v00000225efc4a420_0, v00000225efca0b50_0;
L_00000225efc9fa70 .part v00000225efca08d0_0, 0, 3;
    .scope S_00000225efc3de00;
T_0 ;
    %wait E_00000225efc47c50;
    %load/vec4 v00000225efca08d0_0;
    %load/vec4 v00000225efca0c90_0;
    %pad/u 4;
    %load/vec4 v00000225efc9f890_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000225efca0b50_0, 0, 4;
    %load/vec4 v00000225efca0b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000225efca0b50_0;
    %xor;
    %store/vec4 v00000225efc9fd90_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000225efc3de00;
T_1 ;
    %wait E_00000225efc47e90;
    %load/vec4 v00000225efc9f9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225efca08d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225efc9fc50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000225efca0b50_0;
    %assign/vec4 v00000225efca08d0_0, 0;
    %load/vec4 v00000225efc9fd90_0;
    %assign/vec4 v00000225efc9fc50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000225efc3de00;
T_2 ;
    %wait E_00000225efc47e90;
    %load/vec4 v00000225efc9f9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000225efc9f890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000225efc9fd90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000225efca0790_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v00000225efc9fd90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000225efca0790_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v00000225efc9fd90_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000225efca0790_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v00000225efc9f890_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000225efc29bf0;
T_3 ;
    %wait E_00000225efc474d0;
    %load/vec4 v00000225efc4a9c0_0;
    %load/vec4 v00000225efc4a420_0;
    %inv;
    %and;
    %store/vec4 v00000225efc4a920_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000225efc29d80;
T_4 ;
    %wait E_00000225efc47b90;
    %load/vec4 v00000225efca0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000225efca0e70_0;
    %load/vec4 v00000225efc4a240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225efc4ae20, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000225efc29d80;
T_5 ;
    %wait E_00000225efc47a10;
    %load/vec4 v00000225efc4a7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000225efc4a4c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000225efc4ae20, 4;
    %assign/vec4 v00000225efc4ad80_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000225efc3dc70;
T_6 ;
    %wait E_00000225efc47a90;
    %load/vec4 v00000225efc9f750_0;
    %load/vec4 v00000225efca06f0_0;
    %pad/u 4;
    %load/vec4 v00000225efc9f930_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000225efc9fb10_0, 0, 4;
    %load/vec4 v00000225efc9fb10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000225efc9fb10_0;
    %xor;
    %store/vec4 v00000225efca0650_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000225efc3dc70;
T_7 ;
    %wait E_00000225efc472d0;
    %load/vec4 v00000225efc9f2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225efc9f750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225efc9f1b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000225efc9fb10_0;
    %assign/vec4 v00000225efc9f750_0, 0;
    %load/vec4 v00000225efca0650_0;
    %assign/vec4 v00000225efc9f1b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000225efc3dc70;
T_8 ;
    %wait E_00000225efc472d0;
    %load/vec4 v00000225efc9f2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225efc9f930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000225efca0650_0;
    %load/vec4 v00000225efca0ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000225efc9f930_0, 0;
    %load/vec4 v00000225efca0650_0;
    %load/vec4 v00000225efca0ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000225efca0dd0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000225efc2fc10;
T_9 ;
    %wait E_00000225efc47e90;
    %load/vec4 v00000225efc4a380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000225efc4a2e0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000225efc4a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225efc4a1a0, 0, 4;
    %load/vec4 v00000225efc4a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
T_9.4 ;
    %load/vec4 v00000225efc4a2e0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v00000225efc4a2e0_0;
    %load/vec4a v00000225efc4a1a0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000225efc4aba0_0;
    %load/vec4 v00000225efc4a2e0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000225efc4a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225efc4a1a0, 0, 4;
    %load/vec4 v00000225efc4a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000225efc2fc10;
T_10 ;
    %wait E_00000225efc477d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000225efc4a2e0_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v00000225efc4a2e0_0;
    %load/vec4a v00000225efc4a1a0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000225efc4a2e0_0;
    %store/vec4 v00000225efc4a880_0, 4, 1;
    %load/vec4 v00000225efc4a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4a2e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000225efc2fda0;
T_11 ;
    %wait E_00000225efc472d0;
    %load/vec4 v00000225efc4ace0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000225efc4ab00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000225efc4ab00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225efc4ac40, 0, 4;
    %load/vec4 v00000225efc4ab00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
T_11.4 ;
    %load/vec4 v00000225efc4ab00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v00000225efc4ab00_0;
    %load/vec4a v00000225efc4ac40, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000225efc4af60_0;
    %load/vec4 v00000225efc4ab00_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000225efc4ab00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225efc4ac40, 0, 4;
    %load/vec4 v00000225efc4ab00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000225efc2fda0;
T_12 ;
    %wait E_00000225efc47450;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000225efc4ab00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v00000225efc4ab00_0;
    %load/vec4a v00000225efc4ac40, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000225efc4ab00_0;
    %store/vec4 v00000225efc4a100_0, 4, 1;
    %load/vec4 v00000225efc4ab00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225efc4ab00_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
