Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon May 29 21:43:38 2017
| Host         : xilinx running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file true_color_dot_led_wrapper_control_sets_placed.rpt
| Design       : true_color_dot_led_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    59 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           47 |
| Yes          | No                    | No                     |             499 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                               Enable Signal                                                                              |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                     |                1 |              1 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/b[1]_i_1_n_0                                                                   |                                                                                                                                                                     |                1 |              2 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                     |                1 |              2 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                4 |              4 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/frame_counter[3]_i_1_n_0                                                       | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                1 |              4 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/oe                                                                             | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                2 |              5 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Data_inst/axi_rvalid_reg_0                                                             |                2 |              5 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                4 |              5 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | true_color_dot_led_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg3[7]_i_1_n_0                                                            | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg2[31]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                4 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg3[31]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                4 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg2[23]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                1 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg2[15]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg3[23]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                1 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg1[7]_i_1_n_0                                                            | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg3[15]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg2[7]_i_1_n_0                                                            | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                2 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg1[31]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg1[23]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                2 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg1[15]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                2 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0[7]_i_1_n_0                                                            | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                2 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0[31]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                5 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0[23]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/row_addr                                                                       | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg0[15]_i_1_n_0                                                           | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                3 |              8 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/lat                                                                            | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                4 |              9 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                5 |              9 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             11 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                     |                3 |             12 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                     |                3 |             12 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                              |                                                                                                                                                                     |                6 |             12 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                     |                3 |             12 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                     |                3 |             12 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                     |                4 |             13 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                     |                4 |             14 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                     |                4 |             14 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/r_addr                                                                         | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |                4 |             14 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                     |                8 |             20 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                                     |                5 |             20 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                     |                6 |             20 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |               11 |             30 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/slv_reg_rden__0                                                                | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/SR[0]                                                                     |               13 |             32 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                     |               14 |             32 |
| ~true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/true_color_dot_led_0/inst/true_color_dot_led_v1_0_S_AXI_Control_inst/clock_counter[0]_i_1_n_0                                                  |                8 |             32 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                     |                9 |             34 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                     |               15 |             35 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                     |               10 |             47 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                     |               10 |             47 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                     |               15 |             52 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                     |               12 |             52 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                     |               12 |             52 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                                     |               11 |             52 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | true_color_dot_led_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |             59 |
|  true_color_dot_led_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                     |               47 |            124 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


