vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Mealy/fsm_mealy.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Mealy/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa26_1/Mealy/db/fsm_mealy.cbx.xml
design_name = fsm_mealy
instance = comp, \x~output\, x~output, fsm_mealy, 1
instance = comp, \y~output\, y~output, fsm_mealy, 1
instance = comp, \clk~input\, clk~input, fsm_mealy, 1
instance = comp, \a~input\, a~input, fsm_mealy, 1
instance = comp, \Mux0~0\, Mux0~0, fsm_mealy, 1
instance = comp, \s[0]\, s[0], fsm_mealy, 1
instance = comp, \Mux2~0\, Mux2~0, fsm_mealy, 1
instance = comp, \s[1]\, s[1], fsm_mealy, 1
instance = comp, \Mux1~0\, Mux1~0, fsm_mealy, 1
instance = comp, \x~reg0\, x~reg0, fsm_mealy, 1
instance = comp, \y~reg0\, y~reg0, fsm_mealy, 1
