v1
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,628854,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_sfp_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,ddr3_sfp_side:ddr3_sfp_side_inst|ddr3_sfp_side_0002:ddr3_sfp_side_inst|ddr3_sfp_side_p0:p0|ddr3_sfp_side_p0_memphy:umemphy|ddr3_sfp_side_p0_new_io_pads:uio_pads|ddr3_sfp_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf,
