{"Source Block": ["oh/elink/dv/elink_e16_model.v@1218:1228@HdlIdDef", "   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n   wire [5:0] \t comp_low;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1215:1225", "   wire \t srcaddr_1500_en;\n   wire [2:0] \t rxi_assemble_cnt_next; // Next value of the assembly counter\n   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n"], ["oh/elink/dv/elink_e16_model.v@1213:1223", "   wire \t data_1500_en;   \n   wire \t srcaddr_3116_en;\n   wire \t srcaddr_1500_en;\n   wire [2:0] \t rxi_assemble_cnt_next; // Next value of the assembly counter\n   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n"], ["oh/elink/dv/elink_e16_model.v@1217:1227", "   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n"], ["oh/elink/dv/elink_e16_model.v@1214:1224", "   wire \t srcaddr_3116_en;\n   wire \t srcaddr_1500_en;\n   wire [2:0] \t rxi_assemble_cnt_next; // Next value of the assembly counter\n   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n"], ["oh/elink/dv/elink_e16_model.v@1220:1230", "   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n   wire [5:0] \t comp_low;\n   wire \t carry_low;\n   wire \t zero_low;\n"], ["oh/elink/dv/elink_e16_model.v@1222:1232", "   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n   wire [5:0] \t comp_low;\n   wire \t carry_low;\n   wire \t zero_low;\n   wire [5:0] \t comp_high;\n   wire \t carry_high;\n"], ["oh/elink/dv/elink_e16_model.v@1212:1222", "   wire \t data_3116_en;   \n   wire \t data_1500_en;   \n   wire \t srcaddr_3116_en;\n   wire \t srcaddr_1500_en;\n   wire [2:0] \t rxi_assemble_cnt_next; // Next value of the assembly counter\n   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n"], ["oh/elink/dv/elink_e16_model.v@1216:1226", "   wire [2:0] \t rxi_assemble_cnt_next; // Next value of the assembly counter\n   wire [2:0] \t rxi_assemble_cnt_inc;  // Incremented value of the assembly counter\n   wire \t rxi_assemble_cnt_max;  // Maximum value of the counter \n   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n"], ["oh/elink/dv/elink_e16_model.v@1219:1229", "   wire \t burst_tran;            // detected burst transaction\n   wire [AW-1:0] dstaddr_inc;           // Incremented value of burst transaction dstaddr\n   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n   wire [5:0] \t comp_low;\n   wire \t carry_low;\n"], ["oh/elink/dv/elink_e16_model.v@1221:1231", "   wire [AW-1:0] dstaddr_in;            // Input to the next destination address FF\n   wire \t single_write;          // single write transaction\n   wire \t single_write_complete; // single write transaction is complete\n   wire \t read_jump;             // read transaction \"jumps\" over data part\n   wire \t tran_assembled;        // transaction is assembled\n   wire [5:0] \t comp_addr;\n   wire [5:0] \t chip_addr;\n   wire [5:0] \t comp_low;\n   wire \t carry_low;\n   wire \t zero_low;\n   wire [5:0] \t comp_high;\n"]], "Diff Content": {"Delete": [[1223, "   wire \t single_write_complete; // single write transaction is complete\n"]], "Add": []}}