Startpoint: reset (input port clocked by clk1)
Endpoint: _35_ (removal check against rising-edge clock clk1)
Path Group: asynchronous
Path Type: min

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                1.00000    4.00000 v input external delay
                     0.20000    0.00000    4.00000 v reset (in)
     3    0.00752                                    reset (net)
                     0.20000    0.00000    4.00000 v _31_/A (sky130_fd_sc_hd__clkinv_1)
                     0.08041    0.19514    4.19514 ^ _31_/Y (sky130_fd_sc_hd__clkinv_1)
     1    0.00305                                    _01_ (net)
                     0.08041    0.00000    4.19514 ^ _35_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                           4.19514   data arrival time

                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                0.10000    3.10000   clock uncertainty
                                0.00000    3.10000   clock reconvergence pessimism
                                           3.10000 ^ _35_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                1.12969    4.22969   library removal time
                                           4.22969   data required time
-----------------------------------------------------------------------------------------
                                           4.22969   data required time
                                          -4.19514   data arrival time
-----------------------------------------------------------------------------------------
                                          -0.03455   slack (VIOLATED)


Startpoint: sequence_in (input port clocked by clk1)
Endpoint: _36_ (rising edge-triggered flip-flop clocked by clk1)
Path Group: clk1
Path Type: min

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                1.00000    4.00000 ^ input external delay
                     0.20000    0.00000    4.00000 ^ sequence_in (in)
     7    0.01350                                    sequence_in (net)
                     0.20000    0.00000    4.00000 ^ _29_/A1 (sky130_fd_sc_hd__a21oi_1)
                     0.04741    0.16518    4.16518 v _29_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00159                                    next_state[2] (net)
                     0.04741    0.00000    4.16518 v _36_/D (sky130_fd_sc_hd__dfrtp_1)
                                           4.16518   data arrival time

                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                0.10000    3.10000   clock uncertainty
                                0.00000    3.10000   clock reconvergence pessimism
                                           3.10000 ^ _36_/CLK (sky130_fd_sc_hd__dfrtp_1)
                               -0.17043    2.92957   library hold time
                                           2.92957   data required time
-----------------------------------------------------------------------------------------
                                           2.92957   data required time
                                          -4.16518   data arrival time
-----------------------------------------------------------------------------------------
                                           1.23561   slack (MET)


Startpoint: reset (input port clocked by clk1)
Endpoint: _34_ (recovery check against rising-edge clock clk1)
Path Group: asynchronous
Path Type: max

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                                3.00000    6.00000 v input external delay
                     0.40000    0.00000    6.00000 v reset (in)
     3    0.00752                                    reset (net)
                     0.40000    0.00000    6.00000 v _15_/A (sky130_fd_sc_hd__clkinv_1)
                     0.12294    0.33178    6.33178 ^ _15_/Y (sky130_fd_sc_hd__clkinv_1)
     2    0.00440                                    _00_ (net)
                     0.12294    0.00000    6.33178 ^ _34_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                           6.33178   data arrival time

                     0.00000   10.00000   10.00000   clock clk1 (rise edge)
                                3.00000   13.00000   clock network delay (ideal)
                               -0.10000   12.90000   clock uncertainty
                                0.00000   12.90000   clock reconvergence pessimism
                                          12.90000 ^ _34_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                0.71024   13.61024   library recovery time
                                          13.61024   data required time
-----------------------------------------------------------------------------------------
                                          13.61024   data required time
                                          -6.33178   data arrival time
-----------------------------------------------------------------------------------------
                                           7.27846   slack (MET)


Startpoint: _33_ (rising edge-triggered flip-flop clocked by clk1)
Endpoint: detector_out (output port clocked by clk1)
Path Group: clk1
Path Type: max

Fanout        Cap       Slew      Delay       Time   Description
-----------------------------------------------------------------------------------------
                     0.00000    0.00000    0.00000   clock clk1 (rise edge)
                                3.00000    3.00000   clock network delay (ideal)
                     0.00000    0.00000    3.00000 ^ _33_/CLK (sky130_fd_sc_hd__dfxtp_1)
                     5.60272    5.11218    8.11218 ^ _33_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.20000                                    detector_out (net)
                     5.60272    0.00000    8.11218 ^ detector_out (out)
                                           8.11218   data arrival time

                     0.00000   10.00000   10.00000   clock clk1 (rise edge)
                                3.00000   13.00000   clock network delay (ideal)
                               -0.10000   12.90000   clock uncertainty
                                0.00000   12.90000   clock reconvergence pessimism
                               -3.00000    9.90000   output external delay
                                           9.90000   data required time
-----------------------------------------------------------------------------------------
                                           9.90000   data required time
                                          -8.11218   data arrival time
-----------------------------------------------------------------------------------------
                                           1.78782   slack (MET)


tns 0.00
wns 0.00
