Command: vcs -full64 -LDFLAGS -Wl,--no-as-needed -R -sverilog -timescale=1ns/1ns \
-f ../common/run.f -debug_access+all +fsdb+functions -l simv.log +define+CASE_1W8T \
+vcs+initreg+random +vcs+finish+100000000 +ntb_random_seed_automatic -notice
                         Chronologic VCS (TM)
        Version X-2025.06-1_Full64 -- Sun Aug 17 10:49:30 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[ILLGO] Invalid option used
  Invalid option '-2012' must be ignored.
  Please check vcs -help for supported options.

Parsing design file '../common/host_inter.sv'
Parsing included file '../../../src/define/define.v'.
Back to file '../common/host_inter.sv'.
Parsing design file '../common/test_gpu_axi_top.sv'
Parsing included file '../../../src/define/define.v'.
Back to file '../common/test_gpu_axi_top.sv'.
Parsing design file '../common/gen_rst.v'
Parsing design file '../common/gen_clk.v'
Parsing design file '../common/axi_ram.sv'
Parsing design file './tc.v'
Parsing design file '../../../src/gen_fpga_verilog/ALUexe.sv'
Parsing design file '../../../src/axi_replace/AXI4Adapter.sv'
Parsing design file '../../../src/axi_replace/AXI4Lite2CTA.sv'

Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 7
  Text macro (NUM_SM) is redefined. The last definition will override previous
  ones.
  Location of previous definition: ../../../src/define/define.v, 5.
  Previous value: 1 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 9
  Text macro (NUM_SM_IN_CLUSTER) is redefined. The last definition will 
  override previous ones.
  Location of previous definition: ../../../src/define/define.v, 7.
  Previous value: (`NUM_SM/`NUM_CLUSTER) 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 11
  Text macro (NUM_WARP) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 9.
  Previous value: 4'd4 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 13
  Text macro (NUM_THREAD) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 11.
  Previous value: 8 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 33
  Text macro (NUM_VGPR) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 31.
  Previous value: (256*`NUM_WARP) 


Warning-[TMR] Text macro redefined
../../../src/axi_replace/AXI4Lite2CTA.sv, 35
  Text macro (NUM_SGPR) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../../src/define/define.v, 33.
  Previous value: (256*`NUM_WARP) 

Parsing design file '../../../src/gen_fpga_verilog/AddrCalculate.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter1_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter1_TLBundleD_lite_plus.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_ArbiterIO_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_BranchCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_DCacheCoreRsp_np.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_FPUOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_L1CacheMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_SRAMBundleAW.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter2_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleA.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_SRAMBundleAW.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter3_WshrMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter5_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter5_FPUOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter6_WriteScalarCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Arbiter6_WriteVecCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/ArrayMulDataModule.sv'
Parsing design file '../../../src/gen_fpga_verilog/ArrayMultiplier.sv'
Parsing design file '../../../src/gen_fpga_verilog/BankConflictArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/BankedStore.sv'
Parsing design file '../../../src/gen_fpga_verilog/Branch_back.sv'
Parsing design file '../../../src/gen_fpga_verilog/C22.sv'
Parsing design file '../../../src/gen_fpga_verilog/C32.sv'
Parsing design file '../../../src/gen_fpga_verilog/C53.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_168.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_44.sv'
Parsing design file '../../../src/gen_fpga_verilog/CLZ_82.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSA32.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSA3_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSRFile.sv'
Parsing design file '../../../src/gen_fpga_verilog/CSRexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/CTA2warp.sv'
Parsing design file '../../../src/gen_fpga_verilog/CTAinterface.sv'
Parsing design file '../../../src/gen_fpga_verilog/Classify.sv'
Parsing design file '../../../src/gen_fpga_verilog/DCacheWSHR.sv'
Parsing design file '../../../src/gen_fpga_verilog/DataCache.sv'
Parsing design file '../../../src/gen_fpga_verilog/DataCrossbar.sv'
Parsing design file '../../../src/gen_fpga_verilog/DecoupledIO_1_to_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/DecoupledIO_1_to_3_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Directory_test.sv'
Parsing design file '../../../src/gen_fpga_verilog/DualIssueIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/FADDPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FADDPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s1_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMA_ADD_s2_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FCMP_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMA.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMA_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMULPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMULPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FMUL_s3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPMV.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPMV_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_s1.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPToInt_s2.sv'
Parsing design file '../../../src/gen_fpga_verilog/FPUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/FarPath_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/FloatDivSqrt.sv'
Parsing design file '../../../src/gen_fpga_verilog/FloatRegFileBank.sv'
Parsing design file '../../../src/gen_fpga_verilog/FracDivSqrt.sv'
Parsing design file '../../../src/axi_replace/GPGPU_axi_adapter_top.sv'
Parsing design file '../../../src/axi_replace/GPGPU_axi_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/GPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ImmGen.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstrBufferV2.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstrDecodeV2.sv'
Parsing design file '../../../src/gen_fpga_verilog/InstructionCache.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntDivMod.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_postnorm.sv'
Parsing design file '../../../src/gen_fpga_verilog/IntToFP_prenorm.sv'
Parsing design file '../../../src/gen_fpga_verilog/Issue.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1Cache2L2Arbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1TagAccess.sv'
Parsing design file '../../../src/gen_fpga_verilog/L1TagAccess_ICache.sv'
Parsing design file '../../../src/gen_fpga_verilog/LSU2WB.sv'
Parsing design file '../../../src/gen_fpga_verilog/LSUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_24.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_48.sv'
Parsing design file '../../../src/gen_fpga_verilog/LZA_96.sv'
Parsing design file '../../../src/gen_fpga_verilog/ListBuffer.sv'
Parsing design file '../../../src/gen_fpga_verilog/ListBuffer_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHR_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/MSHRv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/NaiveMultiplier.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/NearPath_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/OnTheFlyConv.sv'
Parsing design file '../../../src/gen_fpga_verilog/PCcontrol.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue16_warpRspData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_5_Anon.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_5_Anon_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_ArbiterIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_ArbiterIO_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_BranchCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_BranchCtrl_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheControl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheCoreReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DCacheCoreRsp_d.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_DirectoryResult_lite_victim.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUInput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUInput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_FPUOutput_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MSHRmissRspOut.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MSHRpipe1Reg.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MulToAddIO.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_MulToAddIO_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_SRAMBundleA.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_TCDotProductOutput_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_Vec32_UInt32.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteScalarCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_WriteVecCtrl2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_io_alloc2cuinterface.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_simtExeData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_tagCheckerResult.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vExeData.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vExeData_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue1_vec_alu_bus2.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_DCacheMemRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_ICacheMemRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_TLBundleA_lite.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_Vec2_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_Vec2_CtrlSigs.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_cta_data.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue2_io_rt2dealloc.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue32_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue4_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_DCacheCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_FullRequest.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_ShareMemCoreRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec16_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_Vec8_Bool.sv'
Parsing design file '../../../src/gen_fpga_verilog/Queue8_WshrMemReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_11.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRArbiter_9.sv'
Parsing design file '../../../src/gen_fpga_verilog/RRPriorityEncoder.sv'
Parsing design file '../../../src/gen_fpga_verilog/RegFileBank.sv'
Parsing design file '../../../src/gen_fpga_verilog/ReplacementUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/ReplacementUnit_ICache.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_128.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_256.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_6.sv'
Parsing design file '../../../src/gen_fpga_verilog/RoundingUnit_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/SFUexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM2clusterArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM_wrapper.sv'
Parsing design file '../../../src/gen_fpga_verilog/SM_wrapper_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_106.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_107.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_36.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_37.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_44.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_45.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_46.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_5.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_53.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_54.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_69.sv'
Parsing design file '../../../src/gen_fpga_verilog/SRAMTemplate_70.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarALU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarFPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/ScalarFPU_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/Scheduler.sv'
Parsing design file '../../../src/gen_fpga_verilog/Scoreboard.sv'
Parsing design file '../../../src/gen_fpga_verilog/SharedMemory.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftBoard.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_16.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_32.sv'
Parsing design file '../../../src/gen_fpga_verilog/ShiftRightJam_64.sv'
Parsing design file '../../../src/gen_fpga_verilog/SinkA.sv'
Parsing design file '../../../src/gen_fpga_verilog/SinkD.sv'
Parsing design file '../../../src/gen_fpga_verilog/SlowDown.sv'
Parsing design file '../../../src/gen_fpga_verilog/SourceA.sv'
Parsing design file '../../../src/gen_fpga_verilog/SourceD.sv'
Parsing design file '../../../src/gen_fpga_verilog/SrtTable.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCAddPipe_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCDotProduct.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCDotProduct_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/TCMulPipe_8.sv'
Parsing design file '../../../src/gen_fpga_verilog/TensorCoreFP32.sv'
Parsing design file '../../../src/gen_fpga_verilog/TininessRounder.sv'
Parsing design file '../../../src/gen_fpga_verilog/VectorFPU.sv'
Parsing design file '../../../src/gen_fpga_verilog/Writeback.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr1_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/addr1_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/addr2.sv'
Parsing design file '../../../src/gen_fpga_verilog/addr2_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/allocator.sv'
Parsing design file '../../../src/gen_fpga_verilog/array.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_1_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_2_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_3.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_3_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_4.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_4_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_5.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_5_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_6.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_6_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/array_7.sv'
Parsing design file '../../../src/gen_fpga_verilog/array_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/branch_join.sv'
Parsing design file '../../../src/gen_fpga_verilog/branch_join_stack.sv'
Parsing design file '../../../src/gen_fpga_verilog/cluster2L2Arbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/collectorUnit.sv'
Parsing design file '../../../src/gen_fpga_verilog/crossBar.sv'
Parsing design file '../../../src/gen_fpga_verilog/cta_scheduler_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/cu_interface.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1152.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1175.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_32x1176.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_4x256.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_4x512.sv'
Parsing design file '../../../src/gen_fpga_verilog/data_8x1024.sv'
Parsing design file '../../../src/gen_fpga_verilog/extern_modules.sv'
Parsing design file '../../../src/gen_fpga_verilog/genControl.sv'
Parsing design file '../../../src/gen_fpga_verilog/genDataMapPerByte.sv'
Parsing design file '../../../src/gen_fpga_verilog/genDataMapSameWord.sv'
Parsing design file '../../../src/gen_fpga_verilog/getDataAccessBankEn.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatus.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusReq.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusReq_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/getEntryStatusRsp.sv'
Parsing design file '../../../src/gen_fpga_verilog/head_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/ibuffer2issue.sv'
Parsing design file '../../../src/gen_fpga_verilog/instDemux.sv'
Parsing design file '../../../src/gen_fpga_verilog/l2Distribute.sv'
Parsing design file '../../../src/gen_fpga_verilog/minIdxTree.sv'
Parsing design file '../../../src/gen_fpga_verilog/next.sv'
Parsing design file '../../../src/gen_fpga_verilog/next_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/next_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/operandArbiter.sv'
Parsing design file '../../../src/gen_fpga_verilog/operandCollector.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/pipe_Anon.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/prev_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/ram_16x530.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1028.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1029.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1040.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1269.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x1270.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x2.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x249.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x251.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x252.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x258.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x454.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x456.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x6.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_2x7.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_32x1059.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_4x266.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1202.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1203.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x1300.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x16.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x266.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x32.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_8x8.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_wid_16x2.sv'
Parsing design file '../../../src/gen_fpga_verilog/ram_wid_16x3.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs_0.sv'
Parsing design file '../../../src/gen_fpga_verilog/regs_0_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/regs_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_handler_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_ram_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/resource_table_top.sv'
Parsing design file '../../../src/gen_fpga_verilog/rtcache_writer.sv'
Parsing design file '../../../src/gen_fpga_verilog/rtcache_writer_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3_1.sv'
Parsing design file '../../../src/gen_fpga_verilog/sort3_2.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_16x80.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_32x96.sv'
Parsing design file '../../../src/gen_fpga_verilog/stack_mem_8x72.sv'
Parsing design file '../../../src/gen_fpga_verilog/tagChecker.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_4x127.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_4x167.sv'
Parsing design file '../../../src/gen_fpga_verilog/tag_8x248.sv'
Parsing design file '../../../src/gen_fpga_verilog/tail_32x5.sv'
Parsing design file '../../../src/gen_fpga_verilog/vALUv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/vMULv2.sv'
Parsing design file '../../../src/gen_fpga_verilog/vTCexe.sv'
Parsing design file '../../../src/gen_fpga_verilog/warp_scheduler.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_cnt.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_cnt_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_ram.sv'
Parsing design file '../../../src/gen_fpga_verilog/wf_gather_ram_ext.v'
Parsing design file '../../../src/gen_fpga_verilog/wg_buffer.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram1_8x75.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram1_8x78.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x236.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x238.sv'
Parsing design file '../../../src/gen_fpga_verilog/wgram2_8x242.sv'
Top Level Modules:
       test_gpu_axi_top
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 3-bit expression is connected to 4-bit port 
  "io_host_req_bits_host_num_wf" of module "GPU", instance "gpgpu_top".
  Expression: host_req_num_wf
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 4-bit expression is connected to 6-bit port 
  "io_host_req_bits_host_wf_size" of module "GPU", instance "gpgpu_top".
  Expression: host_req_wf_size
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 16-bit expression is connected to 18-bit port 
  "io_host_req_bits_host_pds_size_per_wf" of module "GPU", instance 
  "gpgpu_top".
  Expression: host_req_pds_size_per_wf
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 14-bit expression is connected to 15-bit port 
  "io_out_a_0_bits_source" of module "GPU", instance "gpgpu_top".
  Expression: top_out_a_source
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../../src/axi_replace/GPGPU_axi_top.sv, 742
"GPU gpgpu_top( .clock (clk),  .reset ((~rst_n)),  .io_host_req_valid (host_req_valid),  .io_host_req_ready (host_req_ready),  .io_host_req_bits_host_wg_id (host_req_wg_id),  .io_host_req_bits_host_num_wf (host_req_num_wf),  .io_host_req_bits_host_wf_size (host_req_wf_size),  .io_host_req_bits_host_start_pc (host_req_start_pc),  .io_host_req_bits_host_kernel_size_3d_0 (host_req_kernel_size_3d[(($clog2(2048) * (0 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_1 (host_req_kernel_size_3d[(($clog2(2048) * (1 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_kernel_size_3d_2 (host_req_kernel_size_3d[(($clog2(2048) * (2 + 1)) - 1)-:$clog2(2048)]),  .io_host_req_bits_host_pds_baseaddr (host_req_pds_baseaddr),  .io_host_req_bits_host_csr_kn ... "
  The following 14-bit expression is connected to 15-bit port 
  "io_out_d_0_bits_source" of module "GPU", instance "gpgpu_top".
  Expression: top_out_d_source
  Instantiated module defined at: "../../../src/gen_fpga_verilog/GPU.sv", 87
  Use +lint=PCWM for more details.

Starting vcs inline pass...

Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/wg_buffer.sv, 92
"io_host_wg_new_bits_num_wf"
  Port "io_host_wg_new_bits_num_wf" declared as input in module "wg_buffer" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 93
"io_push_bits_data_mask"
  Port "io_push_bits_data_mask" declared as input in module "ListBuffer_1" may
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 94
"io_push_bits_data_data"
  Port "io_push_bits_data_data" declared as input in module "ListBuffer_1" may
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 95
"io_push_bits_data_opcode"
  Port "io_push_bits_data_opcode" declared as input in module "ListBuffer_1" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 96
"io_push_bits_data_put"
  Port "io_push_bits_data_put" declared as input in module "ListBuffer_1" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/ListBuffer_1.sv, 97
"io_push_bits_data_source"
  Port "io_push_bits_data_source" declared as input in module "ListBuffer_1" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate.sv, 96
"io_w_req_bits_data_0"
  Port "io_w_req_bits_data_0" declared as input in module "SRAMTemplate" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate.sv, 97
"io_w_req_bits_data_1"
  Port "io_w_req_bits_data_1" declared as input in module "SRAMTemplate" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 97
"io_w_req_bits_data_0"
  Port "io_w_req_bits_data_0" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 98
"io_w_req_bits_data_1"
  Port "io_w_req_bits_data_1" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 99
"io_w_req_bits_data_2"
  Port "io_w_req_bits_data_2" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/SRAMTemplate_37.sv, 100
"io_w_req_bits_data_3"
  Port "io_w_req_bits_data_3" declared as input in module "SRAMTemplate_37" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 91
"io_enq_bits_0"
  Port "io_enq_bits_0" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 92
"io_enq_bits_1"
  Port "io_enq_bits_1" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 93
"io_enq_bits_2"
  Port "io_enq_bits_2" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 94
"io_enq_bits_3"
  Port "io_enq_bits_3" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 95
"io_enq_bits_4"
  Port "io_enq_bits_4" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 96
"io_enq_bits_5"
  Port "io_enq_bits_5" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 97
"io_enq_bits_6"
  Port "io_enq_bits_6" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 98
"io_enq_bits_7"
  Port "io_enq_bits_7" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 99
"io_enq_bits_8"
  Port "io_enq_bits_8" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 100
"io_enq_bits_9"
  Port "io_enq_bits_9" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 101
"io_enq_bits_10"
  Port "io_enq_bits_10" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 102
"io_enq_bits_11"
  Port "io_enq_bits_11" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 103
"io_enq_bits_12"
  Port "io_enq_bits_12" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 104
"io_enq_bits_13"
  Port "io_enq_bits_13" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 105
"io_enq_bits_14"
  Port "io_enq_bits_14" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 106
"io_enq_bits_15"
  Port "io_enq_bits_15" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 107
"io_enq_bits_16"
  Port "io_enq_bits_16" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 108
"io_enq_bits_17"
  Port "io_enq_bits_17" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 109
"io_enq_bits_18"
  Port "io_enq_bits_18" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 110
"io_enq_bits_19"
  Port "io_enq_bits_19" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 111
"io_enq_bits_20"
  Port "io_enq_bits_20" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 112
"io_enq_bits_21"
  Port "io_enq_bits_21" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 113
"io_enq_bits_22"
  Port "io_enq_bits_22" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 114
"io_enq_bits_23"
  Port "io_enq_bits_23" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 115
"io_enq_bits_24"
  Port "io_enq_bits_24" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 116
"io_enq_bits_25"
  Port "io_enq_bits_25" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 117
"io_enq_bits_26"
  Port "io_enq_bits_26" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 118
"io_enq_bits_27"
  Port "io_enq_bits_27" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 119
"io_enq_bits_28"
  Port "io_enq_bits_28" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 120
"io_enq_bits_29"
  Port "io_enq_bits_29" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 121
"io_enq_bits_30"
  Port "io_enq_bits_30" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue8_Vec32_Bool.sv, 122
"io_enq_bits_31"
  Port "io_enq_bits_31" declared as input in module "Queue8_Vec32_Bool" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 94
"io_enq_bits_data_0"
  Port "io_enq_bits_data_0" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 95
"io_enq_bits_data_1"
  Port "io_enq_bits_data_1" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 96
"io_enq_bits_data_2"
  Port "io_enq_bits_data_2" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 97
"io_enq_bits_data_3"
  Port "io_enq_bits_data_3" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 98
"io_enq_bits_data_4"
  Port "io_enq_bits_data_4" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 99
"io_enq_bits_data_5"
  Port "io_enq_bits_data_5" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 100
"io_enq_bits_data_6"
  Port "io_enq_bits_data_6" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 101
"io_enq_bits_data_7"
  Port "io_enq_bits_data_7" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 102
"io_enq_bits_data_8"
  Port "io_enq_bits_data_8" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 103
"io_enq_bits_data_9"
  Port "io_enq_bits_data_9" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 104
"io_enq_bits_data_10"
  Port "io_enq_bits_data_10" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 105
"io_enq_bits_data_11"
  Port "io_enq_bits_data_11" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 106
"io_enq_bits_data_12"
  Port "io_enq_bits_data_12" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 107
"io_enq_bits_data_13"
  Port "io_enq_bits_data_13" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 108
"io_enq_bits_data_14"
  Port "io_enq_bits_data_14" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 109
"io_enq_bits_data_15"
  Port "io_enq_bits_data_15" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 110
"io_enq_bits_data_16"
  Port "io_enq_bits_data_16" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 111
"io_enq_bits_data_17"
  Port "io_enq_bits_data_17" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 112
"io_enq_bits_data_18"
  Port "io_enq_bits_data_18" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 113
"io_enq_bits_data_19"
  Port "io_enq_bits_data_19" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 114
"io_enq_bits_data_20"
  Port "io_enq_bits_data_20" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 115
"io_enq_bits_data_21"
  Port "io_enq_bits_data_21" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 116
"io_enq_bits_data_22"
  Port "io_enq_bits_data_22" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 117
"io_enq_bits_data_23"
  Port "io_enq_bits_data_23" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 118
"io_enq_bits_data_24"
  Port "io_enq_bits_data_24" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 119
"io_enq_bits_data_25"
  Port "io_enq_bits_data_25" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 120
"io_enq_bits_data_26"
  Port "io_enq_bits_data_26" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 121
"io_enq_bits_data_27"
  Port "io_enq_bits_data_27" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 122
"io_enq_bits_data_28"
  Port "io_enq_bits_data_28" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 123
"io_enq_bits_data_29"
  Port "io_enq_bits_data_29" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 124
"io_enq_bits_data_30"
  Port "io_enq_bits_data_30" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/Queue32_DCacheCoreRsp.sv, 125
"io_enq_bits_data_31"
  Port "io_enq_bits_data_31" declared as input in module 
  "Queue32_DCacheCoreRsp" may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/MSHR_1.sv, 100
"io_missRspIn_bits_instrId"
  Port "io_missRspIn_bits_instrId" declared as input in module "MSHR_1" may 
  need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 122
"io_rd_0"
  Port "io_rd_0" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 123
"io_rd_1"
  Port "io_rd_1" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 124
"io_rd_2"
  Port "io_rd_2" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 125
"io_rd_3"
  Port "io_rd_3" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 126
"io_rd_4"
  Port "io_rd_4" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 127
"io_rd_5"
  Port "io_rd_5" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 128
"io_rd_6"
  Port "io_rd_6" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 129
"io_rd_7"
  Port "io_rd_7" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 130
"io_rd_8"
  Port "io_rd_8" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 131
"io_rd_9"
  Port "io_rd_9" declared as input in module "FloatRegFileBank" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 132
"io_rd_10"
  Port "io_rd_10" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 133
"io_rd_11"
  Port "io_rd_11" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 134
"io_rd_12"
  Port "io_rd_12" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 135
"io_rd_13"
  Port "io_rd_13" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 136
"io_rd_14"
  Port "io_rd_14" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 137
"io_rd_15"
  Port "io_rd_15" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 138
"io_rd_16"
  Port "io_rd_16" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 139
"io_rd_17"
  Port "io_rd_17" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 140
"io_rd_18"
  Port "io_rd_18" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 141
"io_rd_19"
  Port "io_rd_19" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 142
"io_rd_20"
  Port "io_rd_20" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 143
"io_rd_21"
  Port "io_rd_21" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 144
"io_rd_22"
  Port "io_rd_22" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 145
"io_rd_23"
  Port "io_rd_23" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 146
"io_rd_24"
  Port "io_rd_24" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 147
"io_rd_25"
  Port "io_rd_25" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 148
"io_rd_26"
  Port "io_rd_26" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 149
"io_rd_27"
  Port "io_rd_27" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 150
"io_rd_28"
  Port "io_rd_28" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 151
"io_rd_29"
  Port "io_rd_29" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 152
"io_rd_30"
  Port "io_rd_30" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 153
"io_rd_31"
  Port "io_rd_31" declared as input in module "FloatRegFileBank" may need to 
  be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 156
"io_rdwmask_0"
  Port "io_rdwmask_0" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 157
"io_rdwmask_1"
  Port "io_rdwmask_1" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 158
"io_rdwmask_2"
  Port "io_rdwmask_2" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 159
"io_rdwmask_3"
  Port "io_rdwmask_3" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 160
"io_rdwmask_4"
  Port "io_rdwmask_4" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 161
"io_rdwmask_5"
  Port "io_rdwmask_5" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 162
"io_rdwmask_6"
  Port "io_rdwmask_6" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 163
"io_rdwmask_7"
  Port "io_rdwmask_7" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 164
"io_rdwmask_8"
  Port "io_rdwmask_8" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 165
"io_rdwmask_9"
  Port "io_rdwmask_9" declared as input in module "FloatRegFileBank" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 166
"io_rdwmask_10"
  Port "io_rdwmask_10" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 167
"io_rdwmask_11"
  Port "io_rdwmask_11" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 168
"io_rdwmask_12"
  Port "io_rdwmask_12" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 169
"io_rdwmask_13"
  Port "io_rdwmask_13" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 170
"io_rdwmask_14"
  Port "io_rdwmask_14" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 171
"io_rdwmask_15"
  Port "io_rdwmask_15" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 172
"io_rdwmask_16"
  Port "io_rdwmask_16" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 173
"io_rdwmask_17"
  Port "io_rdwmask_17" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 174
"io_rdwmask_18"
  Port "io_rdwmask_18" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 175
"io_rdwmask_19"
  Port "io_rdwmask_19" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 176
"io_rdwmask_20"
  Port "io_rdwmask_20" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 177
"io_rdwmask_21"
  Port "io_rdwmask_21" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 178
"io_rdwmask_22"
  Port "io_rdwmask_22" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 179
"io_rdwmask_23"
  Port "io_rdwmask_23" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 180
"io_rdwmask_24"
  Port "io_rdwmask_24" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 181
"io_rdwmask_25"
  Port "io_rdwmask_25" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 182
"io_rdwmask_26"
  Port "io_rdwmask_26" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 183
"io_rdwmask_27"
  Port "io_rdwmask_27" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 184
"io_rdwmask_28"
  Port "io_rdwmask_28" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 185
"io_rdwmask_29"
  Port "io_rdwmask_29" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 186
"io_rdwmask_30"
  Port "io_rdwmask_30" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/FloatRegFileBank.sv, 187
"io_rdwmask_31"
  Port "io_rdwmask_31" declared as input in module "FloatRegFileBank" may need
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 92
"io_pushData_reconPC"
  Port "io_pushData_reconPC" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 93
"io_pushData_jumpPC"
  Port "io_pushData_jumpPC" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/branch_join_stack.sv, 94
"io_pushData_newMask"
  Port "io_pushData_newMask" declared as input in module "branch_join_stack" 
  may need to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 91
"io_in_bits_a_0"
  Port "io_in_bits_a_0" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 92
"io_in_bits_a_1"
  Port "io_in_bits_a_1" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 93
"io_in_bits_a_2"
  Port "io_in_bits_a_2" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 94
"io_in_bits_a_3"
  Port "io_in_bits_a_3" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 95
"io_in_bits_a_4"
  Port "io_in_bits_a_4" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 96
"io_in_bits_a_5"
  Port "io_in_bits_a_5" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 97
"io_in_bits_a_6"
  Port "io_in_bits_a_6" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 98
"io_in_bits_a_7"
  Port "io_in_bits_a_7" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 99
"io_in_bits_b_0"
  Port "io_in_bits_b_0" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 100
"io_in_bits_b_1"
  Port "io_in_bits_b_1" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 101
"io_in_bits_b_2"
  Port "io_in_bits_b_2" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 102
"io_in_bits_b_3"
  Port "io_in_bits_b_3" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 103
"io_in_bits_b_4"
  Port "io_in_bits_b_4" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 104
"io_in_bits_b_5"
  Port "io_in_bits_b_5" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 105
"io_in_bits_b_6"
  Port "io_in_bits_b_6" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCDotProduct_1.sv, 106
"io_in_bits_b_7"
  Port "io_in_bits_b_7" declared as input in module "TCDotProduct_1" may need 
  to be inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/NearPath_64.sv, 90
"io_in_a_sig"
  Port "io_in_a_sig" declared as input in module "NearPath_64" may need to be 
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCMulPipe_1.sv, 92
"io_in_bits_a"
  Port "io_in_bits_a" declared as input in module "TCMulPipe_1" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/TCMulPipe_1.sv, 93
"io_in_bits_b"
  Port "io_in_bits_b" declared as input in module "TCMulPipe_1" may need to be
  inout. Coercing to inout.


Lint-[PCTIO-L] Ports coerced to inout
../../../src/gen_fpga_verilog/NearPath.sv, 90
"io_in_a_sig"
  Port "io_in_a_sig" declared as input in module "NearPath" may need to be 
  inout. Coercing to inout.

141 modules and 0 UDP read.
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_N8eAQ
recompiling module host_inter
Generating code for _VCSgd_Uxwf6
recompiling module test_gpu_axi_top
Generating code for _VCSgd_zv4zq
Generating code for _VCSgd_dqIsc
Generating code for _VCSgd_Yay3x
recompiling module axi_ram
Generating code for _VCSgd_vGDGr
recompiling module tc
Generating code for _VCSgd_kyfA0
Generating code for _VCSgd_GzSL6
Generating code for _VCSgd_t8xpK
Generating code for _VCSgd_eVz6b
Generating code for _VCSgd_P8Mgt
Generating code for _VCSgd_zdub8
Generating code for _VCSgd_Natwy
Generating code for _VCSgd_tG8r6
Generating code for _VCSgd_W3B3K
Generating code for _VCSgd_dmb71
Generating code for _VCSgd_yVKiA
Generating code for _VCSgd_F3wij
Generating code for _VCSgd_spmcr
Generating code for _VCSgd_aaMRQ
Generating code for _VCSgd_rKkVB
Generating code for _VCSgd_EL5PB
Generating code for _VCSgd_aPSWx
Generating code for _VCSgd_b7Bq0
Generating code for _VCSgd_Ff5cA
Generating code for _VCSgd_LvsB7
Generating code for _VCSgd_Pdw2a
Generating code for _VCSgd_MGM9u
Generating code for _VCSgd_TTYiG
Generating code for _VCSgd_qLFP4
Generating code for _VCSgd_LA0Ux
Generating code for _VCSgd_YKsf8
Generating code for _VCSgd_R5jJU
Generating code for _VCSgd_Vth12
Generating code for _VCSgd_fwxkU
Generating code for _VCSgd_qAcVG
Generating code for _VCSgd_A2Nry
Generating code for _VCSgd_IKGge
Generating code for _VCSgd_bVzUg
Generating code for _VCSgd_Q16vA
Generating code for _VCSgd_A0H6W
Generating code for _VCSgd_MBiLp
Generating code for _VCSgd_Vv81j
Generating code for _VCSgd_FQV2V
Generating code for _VCSgd_vIzAv
Generating code for _VCSgd_TDEgS
Generating code for _VCSgd_jkvqS
Generating code for _VCSgd_dyMav
Generating code for _VCSgd_IEQ0U
Generating code for _VCSgd_tk8Zn
Generating code for _VCSgd_a51Wu
Generating code for _VCSgd_unmwB
Generating code for _VCSgd_Bw8Lc
Generating code for _VCSgd_QzMV4
Generating code for _VCSgd_wn5aw
Generating code for _VCSgd_E5Ehg
Generating code for _VCSgd_d5GUC
Generating code for _VCSgd_ycSIZ
Generating code for _VCSgd_wxjdQ
Generating code for _VCSgd_Vf7hL
Generating code for _VCSgd_NSWgL
Generating code for _VCSgd_ewzNP
Generating code for _VCSgd_IikgZ
Generating code for _VCSgd_kSgJH
Generating code for _VCSgd_g6V91
Generating code for _VCSgd_SUgnH
Generating code for _VCSgd_VdSJ8
Generating code for _VCSgd_gnc0R
Generating code for _VCSgd_ZDRtE
Generating code for _VCSgd_k3iWd
Generating code for _VCSgd_aFiT4
Generating code for _VCSgd_paRCp
Generating code for _VCSgd_VaE5e
Generating code for _VCSgd_r3IaH
Generating code for _VCSgd_RW3Yd
Generating code for _VCSgd_QRv3D
Generating code for _VCSgd_zJWLe
Generating code for _VCSgd_UwrQ6
Generating code for _VCSgd_C1K6J
Generating code for _VCSgd_q9WDe
Generating code for _VCSgd_z7xvB
Generating code for _VCSgd_P4iEr
Generating code for _VCSgd_zgZFV
Generating code for _VCSgd_c7vnd
Generating code for _VCSgd_SurD1
Generating code for _VCSgd_UJrEW
Generating code for _VCSgd_up2VD
Generating code for _VCSgd_UeBDx
Generating code for _VCSgd_JHh34
Generating code for _VCSgd_HgUqx
Generating code for _VCSgd_n03TY
Generating code for _VCSgd_etp40
Generating code for _VCSgd_ftxDz
Generating code for _VCSgd_w5RKY
Generating code for _VCSgd_mehdH
Generating code for _VCSgd_Jxm8r
Generating code for _VCSgd_TzKrM
Generating code for _VCSgd_SFsHS
Generating code for _VCSgd_QJqAu
Generating code for _VCSgd_WkFeG
Generating code for _VCSgd_a2MY1
Generating code for _VCSgd_wVMYL
Generating code for _VCSgd_rLNVc
Generating code for _VCSgd_mrZ6Q
Generating code for _VCSgd_AFepy
Generating code for _VCSgd_WSahb
Generating code for _VCSgd_nLeuq
Generating code for _VCSgd_bCLch
Generating code for _VCSgd_aIibU
Generating code for _VCSgd_kbLBi
Generating code for _VCSgd_I3yYd
Generating code for _VCSgd_PRxtS
Generating code for _VCSgd_vbhxP
Generating code for _VCSgd_qBNQz
Generating code for _VCSgd_W0ArC
Generating code for _VCSgd_vmquI
Generating code for _VCSgd_n2VbL
Generating code for _VCSgd_DbJIH
Generating code for _VCSgd_vrFPq
Generating code for _VCSgd_xeB9p
Generating code for _VCSgd_bdy7I
Generating code for _VCSgd_WuLAI
Generating code for _VCSgd_M6KCk
Generating code for _VCSgd_LuD2V
Generating code for _VCSgd_a6jDq
Generating code for _VCSgd_dVUtJ
Generating code for _VCSgd_eUBHK
Generating code for _VCSgd_W7GjU
Generating code for _VCSgd_uGiCC
Generating code for _VCSgd_VIJvF
Generating code for _VCSgd_fN1ih
Generating code for _VCSgd_R0vq3
Generating code for _VCSgd_QC0Jf
Generating code for _VCSgd_SfKxb
Generating code for _VCSgd_eGyig
Generating code for _VCSgd_q5Tcw
Generating code for _VCSgd_TpzQ6
Generating code for _VCSgd_rpWaw
Generating code for _VCSgd_VzBMS
Generating code for _VCSgd_YNBqV
Generating code for _VCSgd_PdAqk
4 of 141 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[2]: Entering directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_vecadd/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -Wl,--no-as-needed -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir \
-Wl,-rpath=./simv.daidir -Wl,-rpath=/eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib \
-L/eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 \
_2873738_archive_1.so _prev_archive_1.so _cuarc0.so   SIM_l.o      rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs      -lvcsnew -ldistsimclient -lsimprofile -luclinative /eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o \
_vcs_pli_stub_.o   /eda/synopsys/tools/vcs/X-2025.06-1/linux64/lib/vcs_save_restore_new.o \
/eda/synopsys/tools/verdi/X-2025.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[2]: Leaving directory '/home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_vecadd/csrc' \

Command: /home/sunhn/ventus_fpga_sim/testcase/test_gpgpu_axi_top/tc_vecadd/./simv +fsdb+functions -a simv.log +define+CASE_1W8T +vcs+initreg+random +vcs+finish+100000000 +ntb_random_seed_automatic
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Aug 17 10:50 2025
NOTE: automatic random seed used: 2759651407
*Verdi* Loading libsscore_vcs202506.so
FSDB Dumper for VCS, Release Verdi_X-2025.06-1, Linux x86_64/64bit, 07/19/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'test.fsdb'
*Verdi* : Begin traversing the scope (test_gpu_axi_top), layer (0).
*Verdi* : Enable +all, +mda and +functions dumping.
*Verdi* WARNING: Var 'test_gpu_axi_top.u_ram.mem' will be ignored because its total element is larger than or equal to 2097152.
You may set environmental parameter "FSDB_MAX_VAR_ELEM" to enable the dumping.
*Verdi* : End of traversing.
============================================
*********
Begin test:
metadata is                                                                                              ./softdata/1b1w8t/vecadd_0.metadata:
data is                                                                                                  ./softdata/1b1w8t/vecadd_0.data:
*********

*********
metadata is                                                                                              ./softdata/1b1w8t/vecadd_0.metadata:
data is                                                                                                  ./softdata/1b1w8t/vecadd_0.data:
Config finish!  time:              4925000 ns
*********

           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000000 ps
CPU Time:     24.060 seconds;       Data structure size:  15.1Mb
Sun Aug 17 10:50:52 2025
CPU time: 7.252 seconds to compile + .653 seconds to elab + .262 seconds to link + 24.092 seconds in simulation
