# Boundary-scan-register-for-ASIC-design
Structurally designed and synthesised the main components of JTAG/Boundary Scan (input and output boundary scan cells, TAP controller, instruction decoder, instruction register, bypass register and boundary scan register) using ModelSim and precision RTL logic synthesis tools. 
