# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../register_file_st_asgn1.srcs/sources_1/new/register_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
