# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/AXIvideo2Mat.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/Block_proc.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/fifo_w8_d2_A.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/fifo_w10_d2_A.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/fifo_w10_d4_A.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/fifo_w11_d2_A.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/fifo_w11_d4_A.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/Filter2D.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/Filter2D_k_buf_0_bkb.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_am_addmul_pcA.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_ama_addmuludo.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdg8j.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdhbi.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdibs.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdjbC.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdkbM.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdlbW.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdqcK.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdrcU.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdsc4.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mac_muladdtde.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mul_mul_11ncg.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mul_mul_12ocq.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mul_mul_13mb6.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter_mux_53_8_1_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/GaussianBlur.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/Mat2AXIvideo.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/regslice_core.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/start_for_GaussiawdI.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/start_for_Mat2AXIxdS.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/start_for_Threshovdy.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/Threshold.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6238/hdl/vhdl/filter.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_filter_0_0/sim/design_1_filter_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
