{"auto_keywords": [{"score": 0.004556901872357751, "phrase": "single-chip_accelerator_architecture"}, {"score": 0.004081385289516914, "phrase": "broad_class"}, {"score": 0.0039341294012600085, "phrase": "data-and_task-parallel_computation"}, {"score": 0.0035887342563437935, "phrase": "rigel's_motivation"}, {"score": 0.0027741761880779535, "phrase": "memory_systems"}, {"score": 0.002265833357217618, "phrase": "future_opportunities"}, {"score": 0.0021049977753042253, "phrase": "large-scale_designs"}], "paper_keywords": [""], "paper_abstract": "Rigel is a single-chip accelerator architecture with 1,024 independent processing cores targeted at a broad class of data-and task-parallel computation. This article discusses rigel's motivation, evaluates its performance scalability as well as power and area requirements, and explores memory systems in the context of 1,024-core single-chip accelerators. The authors also consider future opportunities and challenges for large-scale designs.", "paper_title": "RIGEL: A 1,024-CORE SINGLE-CHIP ACCELERATOR ARCHITECTURE", "paper_id": "WOS:000293234400005"}