// Seed: 2746851554
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input wand id_10,
    output tri id_11,
    input supply1 id_12
);
  assign module_1.id_11 = 0;
  logic id_14, id_15;
endmodule
module module_1 #(
    parameter id_11 = 32'd80
) (
    input wor id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri1 _id_11
);
  wire [id_11  <  1 : 1] id_13;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_5,
      id_0,
      id_0,
      id_1,
      id_5
  );
endmodule
