<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_0_5_x1'" level="0">
<item name = "Date">Sun Sep 18 14:04:36 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.342 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 4055258577, 0.190 us, 13.516 sec, 57, 4055258577, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_0_5_x1_loop_1">56, 4055258576, 14 ~ 1013814644, -, -, 4, no</column>
<column name=" + PE_wrapper_0_5_x1_loop_2">12, 1013814642, 2 ~ 168969107, -, -, 6, no</column>
<column name="  ++ PE_wrapper_0_5_x1_loop_3">144, 144, 18, -, -, 8, no</column>
<column name="   +++ PE_wrapper_0_5_x1_loop_4">16, 16, 1, -, -, 16, no</column>
<column name="  ++ PE_wrapper_0_5_x1_loop_5">168968960, 168968960, 1320070, -, -, 128, no</column>
<column name="   +++ PE_wrapper_0_5_x1_loop_6">1320068, 1320068, 660034, -, -, 2, no</column>
<column name="    ++++ PE_wrapper_0_5_x1_loop_7">660032, 660032, 20626, -, -, 32, no</column>
<column name="     +++++ PE_wrapper_0_5_x1_loop_8">20624, 20624, 2578, -, -, 8, no</column>
<column name="      ++++++ PE_wrapper_0_5_x1_loop_9">2576, 2576, 161, -, -, 16, no</column>
<column name="       +++++++ PE_wrapper_0_5_x1_loop_10">8, 8, 1, -, -, 8, no</column>
<column name="       +++++++ PE_wrapper_0_5_x1_loop_11">8, 8, 1, -, -, 8, no</column>
<column name="       +++++++ PE_wrapper_0_5_x1_loop_12">136, 136, 17, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 341, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 461, 276, -</column>
<column name="Memory">0, -, 96, 131, -</column>
<column name="Multiplexer">-, -, -, 566, -</column>
<column name="Register">-, -, 1169, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U944">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U945">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_0_0_U">PE_wrapper_0_0_x0_local_A_0_0, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="local_C_0_U">PE_wrapper_0_0_x0_local_A_0_0, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="local_D_U">PE_wrapper_0_0_x0_local_D, 0, 32, 65, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19380_fu_667_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln691_573_fu_633_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_574_fu_649_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_575_fu_601_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_577_fu_701_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_578_fu_719_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_579_fu_747_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_580_fu_797_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_581_fu_837_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_582_fu_880_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_583_fu_763_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_589_p2">+, 0, 0, 10, 3, 1</column>
<column name="c2_V_53_fu_683_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2549_fu_781_p2">+, 0, 0, 14, 7, 7</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op216_write_state14">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i273_not_fu_713_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i279_not_fu_695_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i_not_fu_731_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln19383_fu_689_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln878_53_fu_848_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln878_fu_808_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_457_fu_607_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln890_458_fu_627_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln890_459_fu_643_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_460_fu_677_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_461_fu_707_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_462_fu_725_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_463_fu_757_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_464_fu_791_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_465_fu_892_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_fu_595_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state34">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_fu_742_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_fu_621_p2">or, 0, 0, 6, 6, 3</column>
<column name="tmp1_fu_737_p2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_401">9, 2, 3, 6</column>
<column name="c1_V_reg_412">9, 2, 3, 6</column>
<column name="c2_V_reg_445">9, 2, 8, 16</column>
<column name="c5_V_reg_456">9, 2, 2, 4</column>
<column name="c6_V_53_reg_467">9, 2, 6, 12</column>
<column name="c6_V_reg_423">9, 2, 4, 8</column>
<column name="c7_V_53_reg_478">9, 2, 4, 8</column>
<column name="c7_V_reg_434">9, 2, 5, 10</column>
<column name="c8_V_reg_489">9, 2, 5, 10</column>
<column name="c9_V_reg_540">9, 2, 4, 8</column>
<column name="empty_2550_reg_551">9, 2, 32, 64</column>
<column name="fifo_A_PE_0_5_x130_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_0_6_x131_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_0_5_x186_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_5_x187_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_0_5_x1126_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_1_5_x1127_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_0_5_x1161_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_567_p0">14, 3, 32, 96</column>
<column name="grp_fu_567_p1">14, 3, 32, 96</column>
<column name="local_A_0_0_address0">37, 7, 3, 21</column>
<column name="local_A_0_0_address1">26, 5, 3, 15</column>
<column name="local_C_0_address0">37, 7, 3, 21</column>
<column name="local_C_0_address1">26, 5, 3, 15</column>
<column name="local_D_address0">14, 3, 7, 21</column>
<column name="local_D_d0">14, 3, 32, 96</column>
<column name="n_V_53_reg_520">9, 2, 4, 8</column>
<column name="n_V_reg_500">9, 2, 4, 8</column>
<column name="p_Val2_57_reg_531">9, 2, 256, 512</column>
<column name="p_Val2_s_reg_511">9, 2, 256, 512</column>
<column name="reg_571">9, 2, 32, 64</column>
<column name="reg_577">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_573_reg_1099">4, 0, 4, 0</column>
<column name="add_ln691_575_reg_1087">3, 0, 3, 0</column>
<column name="add_ln691_577_reg_1133">2, 0, 2, 0</column>
<column name="add_ln691_578_reg_1146">6, 0, 6, 0</column>
<column name="add_ln691_579_reg_1158">4, 0, 4, 0</column>
<column name="add_ln691_582_reg_1236">4, 0, 4, 0</column>
<column name="add_ln691_583_reg_1171">5, 0, 5, 0</column>
<column name="add_ln691_reg_1079">3, 0, 3, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="brmerge906_reg_1154">1, 0, 1, 0</column>
<column name="c0_V_reg_401">3, 0, 3, 0</column>
<column name="c1_V_reg_412">3, 0, 3, 0</column>
<column name="c2_V_53_reg_1120">8, 0, 8, 0</column>
<column name="c2_V_reg_445">8, 0, 8, 0</column>
<column name="c5_V_reg_456">2, 0, 2, 0</column>
<column name="c6_V_53_reg_467">6, 0, 6, 0</column>
<column name="c6_V_reg_423">4, 0, 4, 0</column>
<column name="c7_V_53_reg_478">4, 0, 4, 0</column>
<column name="c7_V_reg_434">5, 0, 5, 0</column>
<column name="c8_V_reg_489">5, 0, 5, 0</column>
<column name="c9_V_reg_540">4, 0, 4, 0</column>
<column name="cmp_i_i273_not_reg_1141">1, 0, 1, 0</column>
<column name="cmp_i_i279_not_reg_1128">1, 0, 1, 0</column>
<column name="empty_2550_reg_551">32, 0, 32, 0</column>
<column name="fifo_B_PE_0_5_x186_read_reg_1202">32, 0, 32, 0</column>
<column name="icmp_ln890_458_reg_1095">1, 0, 1, 0</column>
<column name="local_D_addr_53_reg_1176">7, 0, 7, 0</column>
<column name="n_V_53_reg_520">4, 0, 4, 0</column>
<column name="n_V_reg_500">4, 0, 4, 0</column>
<column name="p_Val2_57_reg_531">256, 0, 256, 0</column>
<column name="p_Val2_s_reg_511">256, 0, 256, 0</column>
<column name="reg_571">32, 0, 32, 0</column>
<column name="reg_577">32, 0, 32, 0</column>
<column name="reg_583">32, 0, 32, 0</column>
<column name="tmp_157_reg_1226">32, 0, 32, 0</column>
<column name="u2_53_reg_1304">32, 0, 32, 0</column>
<column name="u2_reg_1294">32, 0, 32, 0</column>
<column name="u3_53_reg_1299">32, 0, 32, 0</column>
<column name="u3_reg_1289">32, 0, 32, 0</column>
<column name="u4_53_reg_1284">32, 0, 32, 0</column>
<column name="u4_reg_1274">32, 0, 32, 0</column>
<column name="u5_53_reg_1279">32, 0, 32, 0</column>
<column name="u5_reg_1269">32, 0, 32, 0</column>
<column name="u6_53_reg_1264">32, 0, 32, 0</column>
<column name="u6_reg_1259">32, 0, 32, 0</column>
<column name="zext_ln890_105_reg_1163">4, 0, 7, 3</column>
<column name="zext_ln890_reg_1104">4, 0, 7, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_0_5_x1, return value</column>
<column name="fifo_A_PE_0_5_x130_dout">in, 256, ap_fifo, fifo_A_PE_0_5_x130, pointer</column>
<column name="fifo_A_PE_0_5_x130_empty_n">in, 1, ap_fifo, fifo_A_PE_0_5_x130, pointer</column>
<column name="fifo_A_PE_0_5_x130_read">out, 1, ap_fifo, fifo_A_PE_0_5_x130, pointer</column>
<column name="fifo_A_PE_0_6_x131_din">out, 256, ap_fifo, fifo_A_PE_0_6_x131, pointer</column>
<column name="fifo_A_PE_0_6_x131_full_n">in, 1, ap_fifo, fifo_A_PE_0_6_x131, pointer</column>
<column name="fifo_A_PE_0_6_x131_write">out, 1, ap_fifo, fifo_A_PE_0_6_x131, pointer</column>
<column name="fifo_B_PE_0_5_x186_dout">in, 32, ap_fifo, fifo_B_PE_0_5_x186, pointer</column>
<column name="fifo_B_PE_0_5_x186_empty_n">in, 1, ap_fifo, fifo_B_PE_0_5_x186, pointer</column>
<column name="fifo_B_PE_0_5_x186_read">out, 1, ap_fifo, fifo_B_PE_0_5_x186, pointer</column>
<column name="fifo_B_PE_1_5_x187_din">out, 32, ap_fifo, fifo_B_PE_1_5_x187, pointer</column>
<column name="fifo_B_PE_1_5_x187_full_n">in, 1, ap_fifo, fifo_B_PE_1_5_x187, pointer</column>
<column name="fifo_B_PE_1_5_x187_write">out, 1, ap_fifo, fifo_B_PE_1_5_x187, pointer</column>
<column name="fifo_C_PE_0_5_x1126_dout">in, 256, ap_fifo, fifo_C_PE_0_5_x1126, pointer</column>
<column name="fifo_C_PE_0_5_x1126_empty_n">in, 1, ap_fifo, fifo_C_PE_0_5_x1126, pointer</column>
<column name="fifo_C_PE_0_5_x1126_read">out, 1, ap_fifo, fifo_C_PE_0_5_x1126, pointer</column>
<column name="fifo_C_PE_1_5_x1127_din">out, 256, ap_fifo, fifo_C_PE_1_5_x1127, pointer</column>
<column name="fifo_C_PE_1_5_x1127_full_n">in, 1, ap_fifo, fifo_C_PE_1_5_x1127, pointer</column>
<column name="fifo_C_PE_1_5_x1127_write">out, 1, ap_fifo, fifo_C_PE_1_5_x1127, pointer</column>
<column name="fifo_D_drain_PE_0_5_x1161_din">out, 32, ap_fifo, fifo_D_drain_PE_0_5_x1161, pointer</column>
<column name="fifo_D_drain_PE_0_5_x1161_full_n">in, 1, ap_fifo, fifo_D_drain_PE_0_5_x1161, pointer</column>
<column name="fifo_D_drain_PE_0_5_x1161_write">out, 1, ap_fifo, fifo_D_drain_PE_0_5_x1161, pointer</column>
</table>
</item>
</section>
</profile>
