

================================================================
== Vitis HLS Report for 'TransposeA'
================================================================
* Date:           Mon Nov 11 16:40:31 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.734 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                         |                                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96  |TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       82|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      7|      351|     1181|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      209|     -|
|Register             |        -|      -|      244|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      7|      595|     1472|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96  |TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1  |        0|   0|  351|  1111|    0|
    |mul_24ns_41ns_64_1_1_U77                                                                 |mul_24ns_41ns_64_1_1                                                           |        0|   3|    0|    25|    0|
    |mul_24ns_64ns_87_1_1_U78                                                                 |mul_24ns_64ns_87_1_1                                                           |        0|   4|    0|    45|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                    |                                                                               |        0|   7|  351|  1181|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_151_p2  |         +|   0|  0|  40|          33|           9|
    |add_ln116_fu_171_p2  |         +|   0|  0|  40|          33|           9|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  82|          67|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |aPipes_0_write  |   9|          2|    1|          2|
    |aSplit_0_read   |   9|          2|    1|          2|
    |aSplit_10_read  |   9|          2|    1|          2|
    |aSplit_11_read  |   9|          2|    1|          2|
    |aSplit_12_read  |   9|          2|    1|          2|
    |aSplit_13_read  |   9|          2|    1|          2|
    |aSplit_14_read  |   9|          2|    1|          2|
    |aSplit_15_read  |   9|          2|    1|          2|
    |aSplit_1_read   |   9|          2|    1|          2|
    |aSplit_2_read   |   9|          2|    1|          2|
    |aSplit_3_read   |   9|          2|    1|          2|
    |aSplit_4_read   |   9|          2|    1|          2|
    |aSplit_5_read   |   9|          2|    1|          2|
    |aSplit_6_read   |   9|          2|    1|          2|
    |aSplit_7_read   |   9|          2|    1|          2|
    |aSplit_8_read   |   9|          2|    1|          2|
    |aSplit_9_read   |   9|          2|    1|          2|
    |ap_NS_fsm       |  20|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |size_k_blk_n    |   9|          2|    1|          2|
    |size_m_blk_n    |   9|          2|    1|          2|
    |size_n_blk_n    |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 209|         46|   22|         46|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                 | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                                                           |   1|   0|    1|          0|
    |bound16_reg_234                                                                                       |  87|   0|   87|          0|
    |bound4_reg_228                                                                                        |  64|   0|   64|          0|
    |grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |size_k_1_reg_213                                                                                      |  32|   0|   32|          0|
    |tmp_reg_223                                                                                           |  32|   0|   41|          9|
    |trunc_ln_reg_218                                                                                      |  24|   0|   24|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                 | 244|   0|  253|          9|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|    TransposeA|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|    TransposeA|  return value|
|aSplit_0_dout             |   in|   32|     ap_fifo|      aSplit_0|       pointer|
|aSplit_0_num_data_valid   |   in|   11|     ap_fifo|      aSplit_0|       pointer|
|aSplit_0_fifo_cap         |   in|   11|     ap_fifo|      aSplit_0|       pointer|
|aSplit_0_empty_n          |   in|    1|     ap_fifo|      aSplit_0|       pointer|
|aSplit_0_read             |  out|    1|     ap_fifo|      aSplit_0|       pointer|
|aSplit_1_dout             |   in|   32|     ap_fifo|      aSplit_1|       pointer|
|aSplit_1_num_data_valid   |   in|   11|     ap_fifo|      aSplit_1|       pointer|
|aSplit_1_fifo_cap         |   in|   11|     ap_fifo|      aSplit_1|       pointer|
|aSplit_1_empty_n          |   in|    1|     ap_fifo|      aSplit_1|       pointer|
|aSplit_1_read             |  out|    1|     ap_fifo|      aSplit_1|       pointer|
|aSplit_2_dout             |   in|   32|     ap_fifo|      aSplit_2|       pointer|
|aSplit_2_num_data_valid   |   in|   11|     ap_fifo|      aSplit_2|       pointer|
|aSplit_2_fifo_cap         |   in|   11|     ap_fifo|      aSplit_2|       pointer|
|aSplit_2_empty_n          |   in|    1|     ap_fifo|      aSplit_2|       pointer|
|aSplit_2_read             |  out|    1|     ap_fifo|      aSplit_2|       pointer|
|aSplit_3_dout             |   in|   32|     ap_fifo|      aSplit_3|       pointer|
|aSplit_3_num_data_valid   |   in|   11|     ap_fifo|      aSplit_3|       pointer|
|aSplit_3_fifo_cap         |   in|   11|     ap_fifo|      aSplit_3|       pointer|
|aSplit_3_empty_n          |   in|    1|     ap_fifo|      aSplit_3|       pointer|
|aSplit_3_read             |  out|    1|     ap_fifo|      aSplit_3|       pointer|
|aSplit_4_dout             |   in|   32|     ap_fifo|      aSplit_4|       pointer|
|aSplit_4_num_data_valid   |   in|   11|     ap_fifo|      aSplit_4|       pointer|
|aSplit_4_fifo_cap         |   in|   11|     ap_fifo|      aSplit_4|       pointer|
|aSplit_4_empty_n          |   in|    1|     ap_fifo|      aSplit_4|       pointer|
|aSplit_4_read             |  out|    1|     ap_fifo|      aSplit_4|       pointer|
|aSplit_5_dout             |   in|   32|     ap_fifo|      aSplit_5|       pointer|
|aSplit_5_num_data_valid   |   in|   11|     ap_fifo|      aSplit_5|       pointer|
|aSplit_5_fifo_cap         |   in|   11|     ap_fifo|      aSplit_5|       pointer|
|aSplit_5_empty_n          |   in|    1|     ap_fifo|      aSplit_5|       pointer|
|aSplit_5_read             |  out|    1|     ap_fifo|      aSplit_5|       pointer|
|aSplit_6_dout             |   in|   32|     ap_fifo|      aSplit_6|       pointer|
|aSplit_6_num_data_valid   |   in|   11|     ap_fifo|      aSplit_6|       pointer|
|aSplit_6_fifo_cap         |   in|   11|     ap_fifo|      aSplit_6|       pointer|
|aSplit_6_empty_n          |   in|    1|     ap_fifo|      aSplit_6|       pointer|
|aSplit_6_read             |  out|    1|     ap_fifo|      aSplit_6|       pointer|
|aSplit_7_dout             |   in|   32|     ap_fifo|      aSplit_7|       pointer|
|aSplit_7_num_data_valid   |   in|   11|     ap_fifo|      aSplit_7|       pointer|
|aSplit_7_fifo_cap         |   in|   11|     ap_fifo|      aSplit_7|       pointer|
|aSplit_7_empty_n          |   in|    1|     ap_fifo|      aSplit_7|       pointer|
|aSplit_7_read             |  out|    1|     ap_fifo|      aSplit_7|       pointer|
|aSplit_8_dout             |   in|   32|     ap_fifo|      aSplit_8|       pointer|
|aSplit_8_num_data_valid   |   in|   11|     ap_fifo|      aSplit_8|       pointer|
|aSplit_8_fifo_cap         |   in|   11|     ap_fifo|      aSplit_8|       pointer|
|aSplit_8_empty_n          |   in|    1|     ap_fifo|      aSplit_8|       pointer|
|aSplit_8_read             |  out|    1|     ap_fifo|      aSplit_8|       pointer|
|aSplit_9_dout             |   in|   32|     ap_fifo|      aSplit_9|       pointer|
|aSplit_9_num_data_valid   |   in|   11|     ap_fifo|      aSplit_9|       pointer|
|aSplit_9_fifo_cap         |   in|   11|     ap_fifo|      aSplit_9|       pointer|
|aSplit_9_empty_n          |   in|    1|     ap_fifo|      aSplit_9|       pointer|
|aSplit_9_read             |  out|    1|     ap_fifo|      aSplit_9|       pointer|
|aSplit_10_dout            |   in|   32|     ap_fifo|     aSplit_10|       pointer|
|aSplit_10_num_data_valid  |   in|   11|     ap_fifo|     aSplit_10|       pointer|
|aSplit_10_fifo_cap        |   in|   11|     ap_fifo|     aSplit_10|       pointer|
|aSplit_10_empty_n         |   in|    1|     ap_fifo|     aSplit_10|       pointer|
|aSplit_10_read            |  out|    1|     ap_fifo|     aSplit_10|       pointer|
|aSplit_11_dout            |   in|   32|     ap_fifo|     aSplit_11|       pointer|
|aSplit_11_num_data_valid  |   in|   11|     ap_fifo|     aSplit_11|       pointer|
|aSplit_11_fifo_cap        |   in|   11|     ap_fifo|     aSplit_11|       pointer|
|aSplit_11_empty_n         |   in|    1|     ap_fifo|     aSplit_11|       pointer|
|aSplit_11_read            |  out|    1|     ap_fifo|     aSplit_11|       pointer|
|aSplit_12_dout            |   in|   32|     ap_fifo|     aSplit_12|       pointer|
|aSplit_12_num_data_valid  |   in|   11|     ap_fifo|     aSplit_12|       pointer|
|aSplit_12_fifo_cap        |   in|   11|     ap_fifo|     aSplit_12|       pointer|
|aSplit_12_empty_n         |   in|    1|     ap_fifo|     aSplit_12|       pointer|
|aSplit_12_read            |  out|    1|     ap_fifo|     aSplit_12|       pointer|
|aSplit_13_dout            |   in|   32|     ap_fifo|     aSplit_13|       pointer|
|aSplit_13_num_data_valid  |   in|   11|     ap_fifo|     aSplit_13|       pointer|
|aSplit_13_fifo_cap        |   in|   11|     ap_fifo|     aSplit_13|       pointer|
|aSplit_13_empty_n         |   in|    1|     ap_fifo|     aSplit_13|       pointer|
|aSplit_13_read            |  out|    1|     ap_fifo|     aSplit_13|       pointer|
|aSplit_14_dout            |   in|   32|     ap_fifo|     aSplit_14|       pointer|
|aSplit_14_num_data_valid  |   in|   11|     ap_fifo|     aSplit_14|       pointer|
|aSplit_14_fifo_cap        |   in|   11|     ap_fifo|     aSplit_14|       pointer|
|aSplit_14_empty_n         |   in|    1|     ap_fifo|     aSplit_14|       pointer|
|aSplit_14_read            |  out|    1|     ap_fifo|     aSplit_14|       pointer|
|aSplit_15_dout            |   in|   32|     ap_fifo|     aSplit_15|       pointer|
|aSplit_15_num_data_valid  |   in|   11|     ap_fifo|     aSplit_15|       pointer|
|aSplit_15_fifo_cap        |   in|   11|     ap_fifo|     aSplit_15|       pointer|
|aSplit_15_empty_n         |   in|    1|     ap_fifo|     aSplit_15|       pointer|
|aSplit_15_read            |  out|    1|     ap_fifo|     aSplit_15|       pointer|
|aPipes_0_din              |  out|   32|     ap_fifo|      aPipes_0|       pointer|
|aPipes_0_num_data_valid   |   in|    3|     ap_fifo|      aPipes_0|       pointer|
|aPipes_0_fifo_cap         |   in|    3|     ap_fifo|      aPipes_0|       pointer|
|aPipes_0_full_n           |   in|    1|     ap_fifo|      aPipes_0|       pointer|
|aPipes_0_write            |  out|    1|     ap_fifo|      aPipes_0|       pointer|
|size_n_dout               |   in|   32|     ap_fifo|        size_n|       pointer|
|size_n_num_data_valid     |   in|    3|     ap_fifo|        size_n|       pointer|
|size_n_fifo_cap           |   in|    3|     ap_fifo|        size_n|       pointer|
|size_n_empty_n            |   in|    1|     ap_fifo|        size_n|       pointer|
|size_n_read               |  out|    1|     ap_fifo|        size_n|       pointer|
|size_k_dout               |   in|   32|     ap_fifo|        size_k|       pointer|
|size_k_num_data_valid     |   in|    3|     ap_fifo|        size_k|       pointer|
|size_k_fifo_cap           |   in|    3|     ap_fifo|        size_k|       pointer|
|size_k_empty_n            |   in|    1|     ap_fifo|        size_k|       pointer|
|size_k_read               |  out|    1|     ap_fifo|        size_k|       pointer|
|size_m_dout               |   in|   32|     ap_fifo|        size_m|       pointer|
|size_m_num_data_valid     |   in|    3|     ap_fifo|        size_m|       pointer|
|size_m_fifo_cap           |   in|    3|     ap_fifo|        size_m|       pointer|
|size_m_empty_n            |   in|    1|     ap_fifo|        size_m|       pointer|
|size_m_read               |  out|    1|     ap_fifo|        size_m|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 4 [1/1] (1.39ns)   --->   "%size_m_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 4 'read' 'size_m_2' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%size_k_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_k"   --->   Operation 5 'read' 'size_k_1' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "%size_n_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 6 'read' 'size_n_2' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %size_n_2" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:167]   --->   Operation 7 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.88ns)   --->   "%add_ln111 = add i33 %zext_ln111, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:167]   --->   Operation 8 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln111, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:167]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %size_m_2" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:167]   --->   Operation 10 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.88ns)   --->   "%add_ln116 = add i33 %zext_ln116, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:167]   --->   Operation 11 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln116, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:119->../kernel/Memory.cpp:167]   --->   Operation 12 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %size_k_1, i9 0"   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln2_cast = zext i24 %trunc_ln2" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:119->../kernel/Memory.cpp:167]   --->   Operation 14 'zext' 'trunc_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast = zext i41 %tmp"   --->   Operation 15 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.45ns)   --->   "%bound4 = mul i64 %trunc_ln2_cast, i64 %tmp_cast" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:119->../kernel/Memory.cpp:167]   --->   Operation 16 'mul' 'bound4' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i24 %trunc_ln" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:167]   --->   Operation 17 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bound4_cast = zext i64 %bound4" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:119->../kernel/Memory.cpp:167]   --->   Operation 18 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (4.43ns)   --->   "%bound16 = mul i87 %trunc_ln_cast, i87 %bound4_cast" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:167]   --->   Operation 19 'mul' 'bound16' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln114 = call void @TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1, i87 %bound16, i32 %aPipes_0, i32 %aSplit_0, i64 %bound4, i32 %size_k_1, i41 %tmp, i32 %aSplit_1, i32 %aSplit_2, i32 %aSplit_3, i32 %aSplit_4, i32 %aSplit_5, i32 %aSplit_6, i32 %aSplit_7, i32 %aSplit_8, i32 %aSplit_9, i32 %aSplit_10, i32 %aSplit_11, i32 %aSplit_12, i32 %aSplit_13, i32 %aSplit_14, i32 %aSplit_15" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:167]   --->   Operation 21 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_15, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_14, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_13, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_12, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_11, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_10, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_9, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_6, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_5, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_4, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_3, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.65ns)   --->   "%call_ln114 = call void @TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1, i87 %bound16, i32 %aPipes_0, i32 %aSplit_0, i64 %bound4, i32 %size_k_1, i41 %tmp, i32 %aSplit_1, i32 %aSplit_2, i32 %aSplit_3, i32 %aSplit_4, i32 %aSplit_5, i32 %aSplit_6, i32 %aSplit_7, i32 %aSplit_8, i32 %aSplit_9, i32 %aSplit_10, i32 %aSplit_11, i32 %aSplit_12, i32 %aSplit_13, i32 %aSplit_14, i32 %aSplit_15" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:167]   --->   Operation 42 'call' 'call_ln114' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln181 = ret" [../kernel/Memory.cpp:181]   --->   Operation 43 'ret' 'ret_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aSplit_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_m_2          (read          ) [ 0000]
size_k_1          (read          ) [ 0011]
size_n_2          (read          ) [ 0000]
zext_ln111        (zext          ) [ 0000]
add_ln111         (add           ) [ 0000]
trunc_ln          (partselect    ) [ 0010]
zext_ln116        (zext          ) [ 0000]
add_ln116         (add           ) [ 0000]
trunc_ln2         (partselect    ) [ 0000]
tmp               (bitconcatenate) [ 0011]
trunc_ln2_cast    (zext          ) [ 0000]
tmp_cast          (zext          ) [ 0000]
bound4            (mul           ) [ 0011]
trunc_ln_cast     (zext          ) [ 0000]
bound4_cast       (zext          ) [ 0000]
bound16           (mul           ) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln114        (call          ) [ 0000]
ret_ln181         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aSplit_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aSplit_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aSplit_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="aSplit_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aSplit_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="aSplit_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aSplit_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aSplit_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="aSplit_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="aSplit_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="aSplit_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="aSplit_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="aSplit_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="aSplit_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="aSplit_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="aSplit_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aPipes_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="size_n">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="size_k">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="size_m">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="size_m_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="size_k_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="size_n_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="87" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="64" slack="1"/>
<pin id="102" dir="0" index="5" bw="32" slack="1"/>
<pin id="103" dir="0" index="6" bw="41" slack="1"/>
<pin id="104" dir="0" index="7" bw="32" slack="0"/>
<pin id="105" dir="0" index="8" bw="32" slack="0"/>
<pin id="106" dir="0" index="9" bw="32" slack="0"/>
<pin id="107" dir="0" index="10" bw="32" slack="0"/>
<pin id="108" dir="0" index="11" bw="32" slack="0"/>
<pin id="109" dir="0" index="12" bw="32" slack="0"/>
<pin id="110" dir="0" index="13" bw="32" slack="0"/>
<pin id="111" dir="0" index="14" bw="32" slack="0"/>
<pin id="112" dir="0" index="15" bw="32" slack="0"/>
<pin id="113" dir="0" index="16" bw="32" slack="0"/>
<pin id="114" dir="0" index="17" bw="32" slack="0"/>
<pin id="115" dir="0" index="18" bw="32" slack="0"/>
<pin id="116" dir="0" index="19" bw="32" slack="0"/>
<pin id="117" dir="0" index="20" bw="32" slack="0"/>
<pin id="118" dir="0" index="21" bw="32" slack="0"/>
<pin id="119" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bound4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="41" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bound16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound16/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln111_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln111_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="33" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="7" slack="0"/>
<pin id="162" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln116_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln116_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="0"/>
<pin id="179" dir="0" index="1" bw="33" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="41" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln2_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="24" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln2_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="41" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="24" slack="1"/>
<pin id="207" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bound4_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound4_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="size_k_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_k_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="trunc_ln_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="41" slack="1"/>
<pin id="225" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="228" class="1005" name="bound4_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="bound16_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="87" slack="1"/>
<pin id="236" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="bound16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="96" pin=12"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="96" pin=15"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="96" pin=16"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="96" pin=17"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="96" pin=18"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="96" pin=19"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="96" pin=20"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="96" pin=21"/></net>

<net id="146"><net_src comp="142" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="150"><net_src comp="90" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="78" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="84" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="177" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="216"><net_src comp="84" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="221"><net_src comp="157" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="226"><net_src comp="187" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="231"><net_src comp="138" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="237"><net_src comp="142" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aPipes_0 | {2 3 }
 - Input state : 
	Port: TransposeA : aSplit_0 | {2 3 }
	Port: TransposeA : aSplit_1 | {2 3 }
	Port: TransposeA : aSplit_2 | {2 3 }
	Port: TransposeA : aSplit_3 | {2 3 }
	Port: TransposeA : aSplit_4 | {2 3 }
	Port: TransposeA : aSplit_5 | {2 3 }
	Port: TransposeA : aSplit_6 | {2 3 }
	Port: TransposeA : aSplit_7 | {2 3 }
	Port: TransposeA : aSplit_8 | {2 3 }
	Port: TransposeA : aSplit_9 | {2 3 }
	Port: TransposeA : aSplit_10 | {2 3 }
	Port: TransposeA : aSplit_11 | {2 3 }
	Port: TransposeA : aSplit_12 | {2 3 }
	Port: TransposeA : aSplit_13 | {2 3 }
	Port: TransposeA : aSplit_14 | {2 3 }
	Port: TransposeA : aSplit_15 | {2 3 }
	Port: TransposeA : size_n | {1 }
	Port: TransposeA : size_k | {1 }
	Port: TransposeA : size_m | {1 }
  - Chain level:
	State 1
		add_ln111 : 1
		trunc_ln : 2
		add_ln116 : 1
		trunc_ln2 : 2
		trunc_ln2_cast : 3
		tmp_cast : 1
		bound4 : 4
	State 2
		bound16 : 1
		call_ln114 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96 |    0    |   501   |   766   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                     add_ln111_fu_151                                    |    0    |    0    |    39   |
|          |                                     add_ln116_fu_171                                    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                                      bound4_fu_138                                      |    3    |    0    |    25   |
|          |                                      bound16_fu_142                                     |    4    |    0    |    45   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   size_m_2_read_fu_78                                   |    0    |    0    |    0    |
|   read   |                                   size_k_1_read_fu_84                                   |    0    |    0    |    0    |
|          |                                   size_n_2_read_fu_90                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    zext_ln111_fu_147                                    |    0    |    0    |    0    |
|          |                                    zext_ln116_fu_167                                    |    0    |    0    |    0    |
|   zext   |                                  trunc_ln2_cast_fu_195                                  |    0    |    0    |    0    |
|          |                                     tmp_cast_fu_200                                     |    0    |    0    |    0    |
|          |                                   trunc_ln_cast_fu_205                                  |    0    |    0    |    0    |
|          |                                    bound4_cast_fu_209                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                     trunc_ln_fu_157                                     |    0    |    0    |    0    |
|          |                                     trunc_ln2_fu_177                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                        tmp_fu_187                                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                         |    7    |   501   |   914   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| bound16_reg_234|   87   |
| bound4_reg_228 |   64   |
|size_k_1_reg_213|   32   |
|   tmp_reg_223  |   41   |
|trunc_ln_reg_218|   24   |
+----------------+--------+
|      Total     |   248  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                           Comp                                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96 |  p1  |   2  |  87  |   174  ||    0    ||    9    |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                          Total                                          |      |      |      |   174  ||  0.387  ||    0    ||    9    |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   501  |   914  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   248  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    0   |   749  |   923  |
+-----------+--------+--------+--------+--------+
