EN sigdiv NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd sub00/vhpl06 1672833092
AR sigklip structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd sub00/vhpl05 1672833091
EN signalmod NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd sub00/vhpl02 1672833088
EN sigklip NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigPr02.vhd sub00/vhpl04 1672833090
EN signalprocesing NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd sub00/vhpl08 1672833094
AR signalprocesing behavioral C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/SignalProcesing.vhd sub00/vhpl09 1672833095
AR signalmod structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/signalMod.vhd sub00/vhpl03 1672833089
EN dds_generator NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd sub00/vhpl00 1672833086
AR sigdiv structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/sigDiv.vhd sub00/vhpl07 1672833093
AR dds_generator structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_signal_processing/DDS_generator.vhd sub00/vhpl01 1672833087
