// Seed: 889627096
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input wor id_9,
    output wire id_10
);
  assign id_3 = id_9 * -1 + -1;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    input tri0 id_12,
    input wand id_13,
    output tri id_14,
    input tri id_15,
    output wire id_16,
    output wor id_17,
    output tri id_18,
    input tri id_19,
    output logic id_20,
    input tri0 id_21,
    output wor id_22,
    output wire id_23,
    input supply0 id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_16,
      id_8,
      id_2,
      id_24,
      id_8,
      id_15,
      id_21,
      id_18
  );
  assign modCall_1.id_9 = 0;
  always @(posedge -1 or posedge -1) id_20 <= 1;
endmodule
