{"vcs1":{"timestamp_begin":1681064483.298083664, "rt":0.39, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1681064483.754960195, "rt":0.45, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1681064484.267052424, "rt":0.22, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681064482.924325649}
{"VCS_COMP_START_TIME": 1681064482.924325649}
{"VCS_COMP_END_TIME": 1681064484.558022183}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337068}}
{"stitch_vcselab": {"peak_mem": 222608}}
