module mysFlops(input wire X, input wire CLK, output reg[1:0] Y);
reg[1:0] Q;

initial begin
    Q = 2'b0;
end

    always @(posedge CLK) begin
        if (!X) begin 
            case (Q)
                2'b00: Q <= 2'b01;
                2'b01: Q <= 2'b11;
                2'b10: Q <= 2'b00;
                2'b11: Q <= 2'b10;
            endcase
        end
    end

    always @(*) begin

        Y = Q;
    end

endmodule