#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 26 10:58:35 2025
# Process ID: 2916
# Log file: /home/ise/Desktop/fft_virt6/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Desktop/fft_virt6/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2859 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Desktop/fft_virt6/pa.fromHdl.tcl
# create_project -name fft_virt6 -dir "/home/ise/Desktop/fft_virt6/planAhead_run_1" -part xc5vlx20tff323-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spectra.ucf" [current_fileset -constrset]
Adding file '/home/ise/Desktop/fft_virt6/spectra.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/fft.ngc}]
# set hdlfile [add_files [list {ipcore_dir/fifo.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/mult.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/sqrt.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/sqrt.ngc}]
# add_files [list {ipcore_dir/mult.ngc}]
# add_files [list {ipcore_dir/fifo.ngc}]
# set hdlfile [add_files [list {ipcore_dir/fft.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo_fft_interface.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {complex_magnitude.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {comparator.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spectra.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top spectra $srcset
# add_files [list {spectra.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mult.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sqrt.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fft.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx20tff323-2
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/mult.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/fifo_fft_interface.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/complex_magnitude.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/comparator.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/spectra.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 105148 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fifo.ngc' for (cell view 'fifo', library 'work', file 'fifo.vhd')
Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/fifo.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/fifo.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft.ngc ...
WARNING:NetListWriters:298 - No output is written to fft.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft.edif ...
ngc2edif: Total memory usage is 140384 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/fft.ngc' for (cell view 'fft', library 'work', file 'spectra.vhd')
Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/fft.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/fft.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mult.ngc ...
WARNING:NetListWriters:298 - No output is written to mult.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mult.edif ...
ngc2edif: Total memory usage is 104488 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/mult.ngc' for (cell view 'mult', library 'work', file 'mult.vhd')
Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/mult.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/mult.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design sqrt.ngc ...
WARNING:NetListWriters:298 - No output is written to sqrt.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sqrt.edif ...
ngc2edif: Total memory usage is 106404 kilobytes

Reading core file '/home/ise/Desktop/fft_virt6/ipcore_dir/sqrt.ngc' for (cell view 'sqrt', library 'work', file 'sqrt.vhd')
Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/sqrt.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2916-localhost.localdomain/ngc2edif/sqrt.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx20t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx20t/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx20t/ff323/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/IOStandards.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/drc.xml
Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
Finished Parsing UCF File [/home/ise/Desktop/fft_virt6/spectra.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2e1e0aa3
open_rtl_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2899.434 ; gain = 249.664
update_compile_order -fileset sim_1
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/Desktop/fft_virt6/planAhead_pid2916.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 26 10:59:16 2025...
INFO: [Common 17-83] Releasing license: PlanAhead
