$comment
	File created using the following command:
		vcd file one_counter_op.msim.vcd -direction
$end
$date
	Fri Dec 06 15:35:04 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Top_module_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 16 " DataIn [15:0] $end
$var reg 1 # Start $end
$var wire 1 $ Datapath1 [15] $end
$var wire 1 % Datapath1 [14] $end
$var wire 1 & Datapath1 [13] $end
$var wire 1 ' Datapath1 [12] $end
$var wire 1 ( Datapath1 [11] $end
$var wire 1 ) Datapath1 [10] $end
$var wire 1 * Datapath1 [9] $end
$var wire 1 + Datapath1 [8] $end
$var wire 1 , Datapath1 [7] $end
$var wire 1 - Datapath1 [6] $end
$var wire 1 . Datapath1 [5] $end
$var wire 1 / Datapath1 [4] $end
$var wire 1 0 Datapath1 [3] $end
$var wire 1 1 Datapath1 [2] $end
$var wire 1 2 Datapath1 [1] $end
$var wire 1 3 Datapath1 [0] $end
$var wire 1 4 Done $end
$var wire 1 5 Out [15] $end
$var wire 1 6 Out [14] $end
$var wire 1 7 Out [13] $end
$var wire 1 8 Out [12] $end
$var wire 1 9 Out [11] $end
$var wire 1 : Out [10] $end
$var wire 1 ; Out [9] $end
$var wire 1 < Out [8] $end
$var wire 1 = Out [7] $end
$var wire 1 > Out [6] $end
$var wire 1 ? Out [5] $end
$var wire 1 @ Out [4] $end
$var wire 1 A Out [3] $end
$var wire 1 B Out [2] $end
$var wire 1 C Out [1] $end
$var wire 1 D Out [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L datapath|RF1|regfile[1][8]~regout $end
$var wire 1 M datapath|RF1|regfile[1][15]~regout $end
$var wire 1 N control|Equal0~0_combout $end
$var wire 1 O control|Equal0~1_combout $end
$var wire 1 P CLK~combout $end
$var wire 1 Q Start~combout $end
$var wire 1 R control|Selector0~0_combout $end
$var wire 1 S control|c_state.state0~regout $end
$var wire 1 T control|RAA~0_combout $end
$var wire 1 U control|Equal0~2_combout $end
$var wire 1 V control|Equal0~3_combout $end
$var wire 1 W control|Equal0~4_combout $end
$var wire 1 X control|Equal0~5_combout $end
$var wire 1 Y control|Selector1~2_combout $end
$var wire 1 Z control|c_state.state2~regout $end
$var wire 1 [ datapath|ALU4|mux16_1|Mux0~0_combout $end
$var wire 1 \ control|n_state.state1~0_combout $end
$var wire 1 ] control|c_state.state1~regout $end
$var wire 1 ^ control|WAB~0_combout $end
$var wire 1 _ datapath|RF1|regfile[2][15]~regout $end
$var wire 1 ` datapath|Mux|muxout[14]~1_combout $end
$var wire 1 a datapath|RF1|regfile[2][14]~regout $end
$var wire 1 b datapath|Mux|muxout[13]~14_combout $end
$var wire 1 c datapath|RF1|regfile[2][13]~regout $end
$var wire 1 d datapath|Mux|muxout[12]~13_combout $end
$var wire 1 e datapath|RF1|regfile[2][12]~regout $end
$var wire 1 f datapath|Mux|muxout[11]~12_combout $end
$var wire 1 g datapath|RF1|regfile[2][11]~regout $end
$var wire 1 h datapath|Mux|muxout[10]~11_combout $end
$var wire 1 i datapath|RF1|regfile[2][10]~regout $end
$var wire 1 j datapath|Mux|muxout[9]~10_combout $end
$var wire 1 k datapath|RF1|regfile[2][9]~regout $end
$var wire 1 l datapath|Mux|muxout[8]~9_combout $end
$var wire 1 m datapath|RF1|regfile[2][8]~regout $end
$var wire 1 n datapath|Mux|muxout[7]~8_combout $end
$var wire 1 o datapath|RF1|regfile[2][7]~regout $end
$var wire 1 p datapath|Mux|muxout[6]~7_combout $end
$var wire 1 q datapath|RF1|regfile[2][6]~regout $end
$var wire 1 r datapath|Mux|muxout[5]~5_combout $end
$var wire 1 s datapath|RF1|regfile[2][5]~regout $end
$var wire 1 t datapath|Mux|muxout[4]~4_combout $end
$var wire 1 u datapath|RF1|regfile[2][4]~regout $end
$var wire 1 v datapath|Mux|muxout[3]~3_combout $end
$var wire 1 w datapath|RF1|regfile[2][3]~regout $end
$var wire 1 x datapath|Mux|muxout[2]~2_combout $end
$var wire 1 y datapath|RF1|regfile[2][2]~regout $end
$var wire 1 z datapath|Mux|muxout[1]~6_combout $end
$var wire 1 { datapath|RF1|regfile[2][1]~regout $end
$var wire 1 | datapath|Mux|muxout[0]~0_combout $end
$var wire 1 } datapath|RF1|regfile[2][0]~regout $end
$var wire 1 ~ datapath|RF1|regfile[1][0]~regout $end
$var wire 1 !! datapath|ALU1|mux16_1|Mux15~0_combout $end
$var wire 1 "! control|Selector2~2_combout $end
$var wire 1 #! control|c_state.state3~regout $end
$var wire 1 $! datapath|RF1|regfile[1][1]~regout $end
$var wire 1 %! control|S_ALU1[0]~0_combout $end
$var wire 1 &! datapath|ALU1|mux16_1|Mux14~0_combout $end
$var wire 1 '! datapath|ALU1|mux16_1|Mux13~0_combout $end
$var wire 1 (! datapath|RF1|regfile[1][3]~regout $end
$var wire 1 )! datapath|ALU1|mux16_1|Mux12~0_combout $end
$var wire 1 *! datapath|RF1|regfile[1][4]~regout $end
$var wire 1 +! datapath|RF1|regfile[1][2]~regout $end
$var wire 1 ,! datapath|ALU1|Incre|co3~0_combout $end
$var wire 1 -! datapath|ALU1|mux16_1|Mux11~0_combout $end
$var wire 1 .! datapath|ALU1|mux16_1|Mux10~0_combout $end
$var wire 1 /! datapath|RF1|regfile[1][6]~regout $end
$var wire 1 0! datapath|RF1|regfile[1][5]~regout $end
$var wire 1 1! datapath|ALU1|Incre|co5~0_combout $end
$var wire 1 2! datapath|ALU1|mux16_1|Mux9~0_combout $end
$var wire 1 3! datapath|ALU1|mux16_1|Mux8~0_combout $end
$var wire 1 4! datapath|RF1|regfile[1][7]~regout $end
$var wire 1 5! datapath|ALU1|Incre|co6~0_combout $end
$var wire 1 6! datapath|ALU1|mux16_1|Mux7~0_combout $end
$var wire 1 7! datapath|RF1|regfile[1][9]~regout $end
$var wire 1 8! datapath|ALU1|Incre|co8~0_combout $end
$var wire 1 9! datapath|ALU1|Incre|co8~1_combout $end
$var wire 1 :! datapath|ALU1|mux16_1|Mux6~0_combout $end
$var wire 1 ;! datapath|ALU1|mux16_1|Mux5~0_combout $end
$var wire 1 <! datapath|RF1|regfile[1][11]~regout $end
$var wire 1 =! datapath|ALU1|mux16_1|Mux4~0_combout $end
$var wire 1 >! datapath|RF1|regfile[1][12]~regout $end
$var wire 1 ?! datapath|RF1|regfile[1][10]~regout $end
$var wire 1 @! datapath|ALU1|Incre|co11~0_combout $end
$var wire 1 A! datapath|ALU1|mux16_1|Mux3~0_combout $end
$var wire 1 B! datapath|ALU1|mux16_1|Mux2~0_combout $end
$var wire 1 C! datapath|RF1|regfile[1][14]~regout $end
$var wire 1 D! datapath|RF1|regfile[1][13]~regout $end
$var wire 1 E! datapath|ALU1|Incre|co13~0_combout $end
$var wire 1 F! datapath|ALU1|mux16_1|Mux1~0_combout $end
$var wire 1 G! datapath|ALU1|mux16_1|Mux0~0_combout $end
$var wire 1 H! datapath|REG|data_out [15] $end
$var wire 1 I! datapath|REG|data_out [14] $end
$var wire 1 J! datapath|REG|data_out [13] $end
$var wire 1 K! datapath|REG|data_out [12] $end
$var wire 1 L! datapath|REG|data_out [11] $end
$var wire 1 M! datapath|REG|data_out [10] $end
$var wire 1 N! datapath|REG|data_out [9] $end
$var wire 1 O! datapath|REG|data_out [8] $end
$var wire 1 P! datapath|REG|data_out [7] $end
$var wire 1 Q! datapath|REG|data_out [6] $end
$var wire 1 R! datapath|REG|data_out [5] $end
$var wire 1 S! datapath|REG|data_out [4] $end
$var wire 1 T! datapath|REG|data_out [3] $end
$var wire 1 U! datapath|REG|data_out [2] $end
$var wire 1 V! datapath|REG|data_out [1] $end
$var wire 1 W! datapath|REG|data_out [0] $end
$var wire 1 X! DataIn~combout [15] $end
$var wire 1 Y! DataIn~combout [14] $end
$var wire 1 Z! DataIn~combout [13] $end
$var wire 1 [! DataIn~combout [12] $end
$var wire 1 \! DataIn~combout [11] $end
$var wire 1 ]! DataIn~combout [10] $end
$var wire 1 ^! DataIn~combout [9] $end
$var wire 1 _! DataIn~combout [8] $end
$var wire 1 `! DataIn~combout [7] $end
$var wire 1 a! DataIn~combout [6] $end
$var wire 1 b! DataIn~combout [5] $end
$var wire 1 c! DataIn~combout [4] $end
$var wire 1 d! DataIn~combout [3] $end
$var wire 1 e! DataIn~combout [2] $end
$var wire 1 f! DataIn~combout [1] $end
$var wire 1 g! DataIn~combout [0] $end
$var wire 1 h! datapath|ALU1|Incre|s [15] $end
$var wire 1 i! datapath|ALU1|Incre|s [14] $end
$var wire 1 j! datapath|ALU1|Incre|s [13] $end
$var wire 1 k! datapath|ALU1|Incre|s [12] $end
$var wire 1 l! datapath|ALU1|Incre|s [11] $end
$var wire 1 m! datapath|ALU1|Incre|s [10] $end
$var wire 1 n! datapath|ALU1|Incre|s [9] $end
$var wire 1 o! datapath|ALU1|Incre|s [8] $end
$var wire 1 p! datapath|ALU1|Incre|s [7] $end
$var wire 1 q! datapath|ALU1|Incre|s [6] $end
$var wire 1 r! datapath|ALU1|Incre|s [5] $end
$var wire 1 s! datapath|ALU1|Incre|s [4] $end
$var wire 1 t! datapath|ALU1|Incre|s [3] $end
$var wire 1 u! datapath|ALU1|Incre|s [2] $end
$var wire 1 v! datapath|ALU1|Incre|s [1] $end
$var wire 1 w! datapath|ALU1|Incre|s [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1101 "
0#
z3
z2
z1
z0
z/
z.
z-
z,
z+
z*
z)
z(
z'
z&
z%
z$
04
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
xE
0F
1G
xH
1I
1J
1K
0L
0M
1N
1O
0P
0Q
0R
0S
0T
0U
1V
1W
0X
0Y
0Z
1[
0\
0]
0^
0_
1`
0a
1b
0c
1d
0e
1f
0g
1h
0i
1j
0k
1l
0m
1n
0o
1p
0q
1r
0s
1t
0u
1v
0w
1x
0y
1z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
1g!
0f!
1e!
1d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
zw!
zv!
zu!
0t!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
0l!
zk!
zj!
zi!
zh!
$end
#20000
1!
1P
0E
#40000
0!
0P
1E
#60000
1!
1P
0E
#80000
0!
0P
1E
#100000
1!
1P
0E
#120000
0!
0P
1E
#130000
1#
1Q
0E
1\
1R
#140000
1!
1P
1E
1]
1S
1^
0\
1Y
#150000
0#
0Q
0E
#160000
0!
0P
1E
#180000
1!
1P
0E
1}
1y
1w
0]
1Z
1%!
1!!
0O
0[
1T
0|
0v
0t
0r
0p
0n
0l
0j
0h
0f
0d
0b
0`
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
11
02
13
#200000
0!
0P
1E
#220000
1!
1P
0E
1~
0}
1{
0w
1&!
0%!
1|
0x
03
12
00
0&!
#240000
0!
0P
1E
#260000
1!
1P
0E
1}
0y
1%!
0!!
0z
1O
13
01
1&!
#280000
0!
0P
1E
#300000
1!
1P
0E
1$!
0~
0{
1!!
0|
02
#320000
0!
0P
1E
#340000
1!
1P
0E
1~
0}
1'!
0&!
0%!
1U
03
0'!
1&!
1X
1"!
0Y
#360000
0!
0P
1E
#380000
1!
1P
0E
1#!
0Z
0"!
0^
0R
14
#400000
0!
0P
1E
#420000
1!
1P
0E
1V!
1W!
0#!
0S
1[
0T
1C
1D
04
1|
1z
1x
1v
1t
1r
1p
1n
1l
1j
1h
1f
1d
1b
1`
0U
z$
z%
z&
z'
z(
z)
z*
z+
z,
z-
z.
z/
z0
z1
z2
z3
0X
#440000
0!
0P
1E
#460000
1!
1P
0E
#480000
0!
0P
1E
#500000
1!
1P
0E
#520000
0!
0P
1E
#540000
1!
1P
0E
#560000
0!
0P
1E
#580000
1!
1P
0E
#600000
0!
0P
1E
#620000
1!
1P
0E
#640000
0!
0P
1E
#660000
1!
1P
0E
#680000
0!
0P
1E
#700000
1!
1P
0E
#720000
0!
0P
1E
#740000
1!
1P
0E
#760000
0!
0P
1E
#780000
1!
1P
0E
#800000
0!
0P
1E
#820000
1!
1P
0E
#840000
0!
0P
1E
#860000
1!
1P
0E
#880000
0!
0P
1E
#900000
1!
1P
0E
#920000
0!
0P
1E
#940000
1!
1P
0E
#960000
0!
0P
1E
#980000
1!
1P
0E
#1000000
