

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Mon Apr 12 19:27:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_375_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_379_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_383_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      373|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      311|    -|
|Register             |        -|     -|      823|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      823|      684|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln375_1_fu_275_p2              |         +|   0|  0|  38|          31|          31|
    |add_ln375_fu_301_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln379_fu_358_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln383_fu_411_p2                |         +|   0|  0|  38|          31|           1|
    |mul_fu_256_p2                      |         +|   0|  0|  39|          32|          32|
    |mul4_fu_325_p2                     |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state32_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln375_1_fu_307_p2             |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln375_fu_262_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln379_1_fu_364_p2             |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln379_fu_330_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln383_1_fu_417_p2             |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln383_fu_379_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 373|         393|         210|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  145|         29|    1|         29|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_222_p4  |    9|          2|   31|         62|
    |ap_phi_mux_i_2_phi_fu_234_p4  |    9|          2|   31|         62|
    |ap_phi_mux_i_phi_fu_210_p4    |    9|          2|   31|         62|
    |i_1_reg_218                   |    9|          2|   31|         62|
    |i_2_reg_230                   |    9|          2|   31|         62|
    |i_reg_206                     |    9|          2|   31|         62|
    |m_axi_mem_ARADDR              |   20|          4|   64|        256|
    |m_axi_mem_ARLEN               |   20|          4|   32|        128|
    |mem_blk_n_AR                  |    9|          2|    1|          2|
    |mem_blk_n_R                   |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  311|         65|  291|        801|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln375_1_reg_464                 |  31|   0|   31|          0|
    |add_ln375_reg_475                   |  31|   0|   31|          0|
    |add_ln379_reg_515                   |  31|   0|   31|          0|
    |add_ln383_reg_549                   |  31|   0|   31|          0|
    |ap_CS_fsm                           |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |empty_73_reg_427                    |  31|   0|   31|          0|
    |empty_74_reg_432                    |  28|   0|   28|          0|
    |empty_77_reg_489                    |  30|   0|   30|          0|
    |empty_81_reg_529                    |  31|   0|   32|          1|
    |i_1_reg_218                         |  31|   0|   31|          0|
    |i_1_reg_218_pp1_iter1_reg           |  31|   0|   31|          0|
    |i_2_reg_230                         |  31|   0|   31|          0|
    |i_2_reg_230_pp2_iter1_reg           |  31|   0|   31|          0|
    |i_reg_206                           |  31|   0|   31|          0|
    |i_reg_206_pp0_iter1_reg             |  31|   0|   31|          0|
    |icmp_ln375_1_reg_480                |   1|   0|    1|          0|
    |icmp_ln375_1_reg_480_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln375_reg_442                  |   1|   0|    1|          0|
    |icmp_ln379_1_reg_520                |   1|   0|    1|          0|
    |icmp_ln379_1_reg_520_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln383_1_reg_554                |   1|   0|    1|          0|
    |icmp_ln383_1_reg_554_pp2_iter1_reg  |   1|   0|    1|          0|
    |mem_addr_4_read_reg_524             |  32|   0|   32|          0|
    |mem_addr_4_reg_504                  |  64|   0|   64|          0|
    |mem_addr_5_read_reg_558             |  32|   0|   32|          0|
    |mem_addr_5_reg_538                  |  64|   0|   64|          0|
    |mem_addr_read_reg_484               |  32|   0|   32|          0|
    |mul4_reg_494                        |  32|   0|   32|          0|
    |mul_reg_437                         |  32|   0|   32|          0|
    |trunc_ln379_reg_510                 |  31|   0|   31|          0|
    |trunc_ln383_1_reg_544               |  30|   0|   31|          1|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 823|   0|  825|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       load_graph|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|              mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_AWLEN        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|              mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_ARLEN        |  out|   32|       m_axi|              mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|              mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|              mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|              mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|              mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|              mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|              mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|              mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|              mem|       pointer|
|node_feature_in        |   in|   64|     ap_none|  node_feature_in|        scalar|
|edge_list_in           |   in|   64|     ap_none|     edge_list_in|        scalar|
|edge_attr_in           |   in|   64|     ap_none|     edge_attr_in|        scalar|
|num_of_nodes           |   in|   32|     ap_none|     num_of_nodes|        scalar|
|num_of_edges           |   in|   32|     ap_none|     num_of_edges|        scalar|
|node_feature_address1  |  out|   14|   ap_memory|     node_feature|         array|
|node_feature_ce1       |  out|    1|   ap_memory|     node_feature|         array|
|node_feature_we1       |  out|    1|   ap_memory|     node_feature|         array|
|node_feature_d1        |  out|   32|   ap_memory|     node_feature|         array|
|edge_attr_address1     |  out|   13|   ap_memory|        edge_attr|         array|
|edge_attr_ce1          |  out|    1|   ap_memory|        edge_attr|         array|
|edge_attr_we1          |  out|    1|   ap_memory|        edge_attr|         array|
|edge_attr_d1           |  out|   32|   ap_memory|        edge_attr|         array|
|edge_list_address1     |  out|   12|   ap_memory|        edge_list|         array|
|edge_list_ce1          |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_we1          |  out|    1|   ap_memory|        edge_list|         array|
|edge_list_d1           |  out|   32|   ap_memory|        edge_list|         array|
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 23 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 35 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %num_of_nodes_read, i32 3"   --->   Operation 36 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_73 = trunc i32 %num_of_nodes_read"   --->   Operation 37 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %num_of_nodes_read"   --->   Operation 38 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = add i32 %empty, i32 %num_of_nodes_read"   --->   Operation 39 'add' 'mul' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln375 = icmp_sgt  i32 %mul, i32 0" [GIN_compute.cpp:375]   --->   Operation 40 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 45 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in"   --->   Operation 46 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in"   --->   Operation 47 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in"   --->   Operation 48 'read' 'node_feature_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %empty_74, i3 0"   --->   Operation 49 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375, void %._crit_edge15, void %.lr.ph14" [GIN_compute.cpp:375]   --->   Operation 50 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln375_1 = add i31 %p_shl_cast, i31 %empty_73" [GIN_compute.cpp:375]   --->   Operation 51 'add' 'add_ln375_1' <Predicate = (icmp_ln375)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63" [GIN_compute.cpp:375]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i62 %trunc_ln" [GIN_compute.cpp:375]   --->   Operation 53 'sext' 'sext_ln375' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln375" [GIN_compute.cpp:375]   --->   Operation 54 'getelementptr' 'mem_addr' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 55 [7/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 55 'readreq' 'empty_75' <Predicate = (icmp_ln375)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [6/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 56 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [5/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 57 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [4/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 58 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [3/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 59 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [2/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 60 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [1/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul" [GIN_compute.cpp:375]   --->   Operation 61 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln375 = br void" [GIN_compute.cpp:375]   --->   Operation 62 'br' 'br_ln375' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.87>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln375, void %.split6, i31 0, void %.lr.ph14" [GIN_compute.cpp:375]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.87ns)   --->   "%add_ln375 = add i31 %i, i31 1" [GIN_compute.cpp:375]   --->   Operation 64 'add' 'add_ln375' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.84ns)   --->   "%icmp_ln375_1 = icmp_eq  i31 %i, i31 %add_ln375_1" [GIN_compute.cpp:375]   --->   Operation 66 'icmp' 'icmp_ln375_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 67 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375_1, void %.split6, void %._crit_edge15.loopexit" [GIN_compute.cpp:375]   --->   Operation 68 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 69 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr" [GIN_compute.cpp:376]   --->   Operation 69 'read' 'mem_addr_read' <Predicate = (!icmp_ln375_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i" [GIN_compute.cpp:375]   --->   Operation 70 'zext' 'i_cast' <Predicate = (!icmp_ln375_1)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [GIN_compute.cpp:375]   --->   Operation 71 'specloopname' 'specloopname_ln375' <Predicate = (!icmp_ln375_1)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast" [GIN_compute.cpp:376]   --->   Operation 72 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln375_1)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.24ns)   --->   "%store_ln376 = store i32 %mem_addr_read, i14 %node_feature_addr" [GIN_compute.cpp:376]   --->   Operation 73 'store' 'store_ln376' <Predicate = (!icmp_ln375_1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln375_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.73>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_77 = trunc i32 %num_of_edges_read"   --->   Operation 76 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node mul4)   --->   "%empty_78 = shl i32 %num_of_edges_read, i32 2"   --->   Operation 77 'shl' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul4 = sub i32 %empty_78, i32 %num_of_edges_read"   --->   Operation 78 'sub' 'mul4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln379 = icmp_sgt  i32 %mul4, i32 0" [GIN_compute.cpp:379]   --->   Operation 79 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %._crit_edge10, void %.lr.ph9" [GIN_compute.cpp:379]   --->   Operation 80 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63" [GIN_compute.cpp:379]   --->   Operation 81 'partselect' 'trunc_ln2' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i62 %trunc_ln2" [GIN_compute.cpp:379]   --->   Operation 82 'sext' 'sext_ln379' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln379" [GIN_compute.cpp:379]   --->   Operation 83 'getelementptr' 'mem_addr_4' <Predicate = (icmp_ln379)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 84 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [7/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 85 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 86 [6/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 86 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 87 [5/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 87 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 88 [4/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 88 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 89 [3/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 89 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 90 [2/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 90 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 91 [1/7] (7.30ns)   --->   "%empty_79 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:379]   --->   Operation 91 'readreq' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln379 = br void" [GIN_compute.cpp:379]   --->   Operation 92 'br' 'br_ln379' <Predicate = true> <Delay = 0.38>

State 20 <SV = 17> <Delay = 0.87>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln379, void %.split4, i31 0, void %.lr.ph9" [GIN_compute.cpp:379]   --->   Operation 93 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.87ns)   --->   "%add_ln379 = add i31 %i_1, i31 1" [GIN_compute.cpp:379]   --->   Operation 94 'add' 'add_ln379' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.84ns)   --->   "%icmp_ln379_1 = icmp_eq  i31 %i_1, i31 %trunc_ln379" [GIN_compute.cpp:379]   --->   Operation 96 'icmp' 'icmp_ln379_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 97 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379_1, void %.split4, void %._crit_edge10.loopexit" [GIN_compute.cpp:379]   --->   Operation 98 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 99 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_4" [GIN_compute.cpp:380]   --->   Operation 99 'read' 'mem_addr_4_read' <Predicate = (!icmp_ln379_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 1.24>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1" [GIN_compute.cpp:379]   --->   Operation 100 'zext' 'i_1_cast' <Predicate = (!icmp_ln379_1)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [GIN_compute.cpp:379]   --->   Operation 101 'specloopname' 'specloopname_ln379' <Predicate = (!icmp_ln379_1)> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %i_1_cast" [GIN_compute.cpp:380]   --->   Operation 102 'getelementptr' 'edge_attr_addr' <Predicate = (!icmp_ln379_1)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (1.24ns)   --->   "%store_ln380 = store i32 %mem_addr_4_read, i13 %edge_attr_addr" [GIN_compute.cpp:380]   --->   Operation 103 'store' 'store_ln380' <Predicate = (!icmp_ln379_1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln379_1)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 0.85>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge10"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%empty_81 = shl i32 %num_of_edges_read, i32 1"   --->   Operation 106 'shl' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln383 = icmp_sgt  i32 %empty_81, i32 0" [GIN_compute.cpp:383]   --->   Operation 107 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %icmp_ln383, void %._crit_edge, void %.lr.ph" [GIN_compute.cpp:383]   --->   Operation 108 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63" [GIN_compute.cpp:383]   --->   Operation 109 'partselect' 'trunc_ln3' <Predicate = (icmp_ln383)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i62 %trunc_ln3" [GIN_compute.cpp:383]   --->   Operation 110 'sext' 'sext_ln383' <Predicate = (icmp_ln383)> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln383" [GIN_compute.cpp:383]   --->   Operation 111 'getelementptr' 'mem_addr_5' <Predicate = (icmp_ln383)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 112 [7/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 112 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 113 [6/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 113 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 114 [5/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 114 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 115 [4/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 115 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 116 [3/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 116 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 117 [2/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 117 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln383_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %empty_77, i1 0" [GIN_compute.cpp:383]   --->   Operation 118 'bitconcatenate' 'trunc_ln383_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 119 [1/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_81" [GIN_compute.cpp:383]   --->   Operation 119 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln383 = br void" [GIN_compute.cpp:383]   --->   Operation 120 'br' 'br_ln383' <Predicate = true> <Delay = 0.38>

State 31 <SV = 26> <Delay = 0.87>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln383, void %.split, i31 0, void %.lr.ph" [GIN_compute.cpp:383]   --->   Operation 121 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [1/1] (0.87ns)   --->   "%add_ln383 = add i31 %i_2, i31 1" [GIN_compute.cpp:383]   --->   Operation 122 'add' 'add_ln383' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.84ns)   --->   "%icmp_ln383_1 = icmp_eq  i31 %i_2, i31 %trunc_ln383_1" [GIN_compute.cpp:383]   --->   Operation 124 'icmp' 'icmp_ln383_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 125 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %icmp_ln383_1, void %.split, void %._crit_edge.loopexit" [GIN_compute.cpp:383]   --->   Operation 126 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 127 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_5" [GIN_compute.cpp:384]   --->   Operation 127 'read' 'mem_addr_5_read' <Predicate = (!icmp_ln383_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 28> <Delay = 1.23>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2" [GIN_compute.cpp:383]   --->   Operation 128 'zext' 'i_2_cast' <Predicate = (!icmp_ln383_1)> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [GIN_compute.cpp:383]   --->   Operation 129 'specloopname' 'specloopname_ln383' <Predicate = (!icmp_ln383_1)> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_2_cast" [GIN_compute.cpp:384]   --->   Operation 130 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln383_1)> <Delay = 0.00>
ST_33 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln384 = store i32 %mem_addr_5_read, i12 %edge_list_addr" [GIN_compute.cpp:384]   --->   Operation 131 'store' 'store_ln384' <Predicate = (!icmp_ln383_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_33 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln383_1)> <Delay = 0.00>

State 34 <SV = 27> <Delay = 0.00>
ST_34 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln383)> <Delay = 0.00>
ST_34 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln386 = ret" [GIN_compute.cpp:386]   --->   Operation 134 'ret' 'ret_ln386' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ node_feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_attr_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_feature]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ edge_attr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_of_nodes_read    (read             ) [ 00000000000000000000000000000000000]
empty                (shl              ) [ 00000000000000000000000000000000000]
empty_73             (trunc            ) [ 00100000000000000000000000000000000]
empty_74             (trunc            ) [ 00100000000000000000000000000000000]
mul                  (add              ) [ 00111111100000000000000000000000000]
icmp_ln375           (icmp             ) [ 00111111111110000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000]
specmemcore_ln0      (specmemcore      ) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000]
num_of_edges_read    (read             ) [ 00011111111111111111111100000000000]
edge_attr_in_read    (read             ) [ 00011111111110000000000000000000000]
edge_list_in_read    (read             ) [ 00011111111111111111111100000000000]
node_feature_in_read (read             ) [ 00000000000000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000]
br_ln375             (br               ) [ 00000000000000000000000000000000000]
add_ln375_1          (add              ) [ 00011111111100000000000000000000000]
trunc_ln             (partselect       ) [ 00000000000000000000000000000000000]
sext_ln375           (sext             ) [ 00000000000000000000000000000000000]
mem_addr             (getelementptr    ) [ 00011111111100000000000000000000000]
empty_75             (readreq          ) [ 00000000000000000000000000000000000]
br_ln375             (br               ) [ 00000000111100000000000000000000000]
i                    (phi              ) [ 00000000011100000000000000000000000]
add_ln375            (add              ) [ 00000000111100000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000]
icmp_ln375_1         (icmp             ) [ 00000000011100000000000000000000000]
empty_76             (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln375             (br               ) [ 00000000000000000000000000000000000]
mem_addr_read        (read             ) [ 00000000010100000000000000000000000]
i_cast               (zext             ) [ 00000000000000000000000000000000000]
specloopname_ln375   (specloopname     ) [ 00000000000000000000000000000000000]
node_feature_addr    (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln376          (store            ) [ 00000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000111100000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000]
empty_77             (trunc            ) [ 00000000000001111111111111111110000]
empty_78             (shl              ) [ 00000000000000000000000000000000000]
mul4                 (sub              ) [ 00000000000001111111000000000000000]
icmp_ln379           (icmp             ) [ 00000000000011111111111100000000000]
br_ln379             (br               ) [ 00000000000000000000000000000000000]
trunc_ln2            (partselect       ) [ 00000000000000000000000000000000000]
sext_ln379           (sext             ) [ 00000000000000000000000000000000000]
mem_addr_4           (getelementptr    ) [ 00000000000001111111111000000000000]
trunc_ln379          (trunc            ) [ 00000000000000111111111000000000000]
empty_79             (readreq          ) [ 00000000000000000000000000000000000]
br_ln379             (br               ) [ 00000000000000000001111000000000000]
i_1                  (phi              ) [ 00000000000000000000111000000000000]
add_ln379            (add              ) [ 00000000000000000001111000000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000]
icmp_ln379_1         (icmp             ) [ 00000000000000000000111000000000000]
empty_80             (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln379             (br               ) [ 00000000000000000000000000000000000]
mem_addr_4_read      (read             ) [ 00000000000000000000101000000000000]
i_1_cast             (zext             ) [ 00000000000000000000000000000000000]
specloopname_ln379   (specloopname     ) [ 00000000000000000000000000000000000]
edge_attr_addr       (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln380          (store            ) [ 00000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000001111000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000]
empty_81             (shl              ) [ 00000000000000000000000011111110000]
icmp_ln383           (icmp             ) [ 00000000000000000000000111111111111]
br_ln383             (br               ) [ 00000000000000000000000000000000000]
trunc_ln3            (partselect       ) [ 00000000000000000000000000000000000]
sext_ln383           (sext             ) [ 00000000000000000000000000000000000]
mem_addr_5           (getelementptr    ) [ 00000000000000000000000011111111110]
trunc_ln383_1        (bitconcatenate   ) [ 00000000000000000000000000000001110]
empty_82             (readreq          ) [ 00000000000000000000000000000000000]
br_ln383             (br               ) [ 00000000000000000000000000000011110]
i_2                  (phi              ) [ 00000000000000000000000000000001110]
add_ln383            (add              ) [ 00000000000000000000000000000011110]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000000000000000]
icmp_ln383_1         (icmp             ) [ 00000000000000000000000000000001110]
empty_83             (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln383             (br               ) [ 00000000000000000000000000000000000]
mem_addr_5_read      (read             ) [ 00000000000000000000000000000001010]
i_2_cast             (zext             ) [ 00000000000000000000000000000000000]
specloopname_ln383   (specloopname     ) [ 00000000000000000000000000000000000]
edge_list_addr       (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln384          (store            ) [ 00000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000011110]
br_ln0               (br               ) [ 00000000000000000000000000000000000]
ret_ln386            (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="node_feature_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_list_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_attr_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_of_nodes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_of_edges">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="node_feature">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="edge_attr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="edge_list">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i28.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="num_of_nodes_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="num_of_edges_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="edge_attr_in_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_attr_in_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="edge_list_in_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_list_in_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="node_feature_in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_feature_in_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mem_addr_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="8"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_readreq_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_79/13 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mem_addr_4_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="9"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_4_read/21 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_82/24 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mem_addr_5_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="9"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_5_read/32 "/>
</bind>
</comp>

<comp id="155" class="1004" name="node_feature_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="31" slack="0"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_feature_addr/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln376_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="14" slack="1"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="edge_attr_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="31" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_attr_addr/22 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln380_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="13" slack="1"/>
<pin id="185" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/22 "/>
</bind>
</comp>

<comp id="189" class="1004" name="edge_list_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="31" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/33 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln384_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="12" slack="1"/>
<pin id="202" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln384/33 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="1"/>
<pin id="220" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="1"/>
<pin id="232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_2_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/31 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="empty_73_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_73/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_74_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln375_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="28" slack="1"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln375_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="0" index="1" bw="31" slack="1"/>
<pin id="278" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln375_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="62" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="0" index="3" bw="7" slack="0"/>
<pin id="285" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln375_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="62" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln375/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mem_addr_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln375_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln375/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln375_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="0"/>
<pin id="309" dir="0" index="1" bw="31" slack="7"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375_1/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="2"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_77_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="8"/>
<pin id="319" dir="1" index="1" bw="30" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_78_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="8"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_78/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="8"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul4/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln379_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="62" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="8"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln379_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="62" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln379/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mem_addr_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/12 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln379_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln379_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln379/20 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln379_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="31" slack="7"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379_1/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_1_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/22 "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_81_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="17"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_81/23 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln383_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln383/23 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="62" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="17"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/23 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln383_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="62" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln383/23 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mem_addr_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_5/23 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln383_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="0" index="1" bw="30" slack="16"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln383_1/30 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln383_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln383/31 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln383_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="0" index="1" bw="31" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln383_1/31 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_2_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="2"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/33 "/>
</bind>
</comp>

<comp id="427" class="1005" name="empty_73_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="1"/>
<pin id="429" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_73 "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_74_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="28" slack="1"/>
<pin id="434" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="437" class="1005" name="mul_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln375_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln375 "/>
</bind>
</comp>

<comp id="446" class="1005" name="num_of_edges_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="8"/>
<pin id="448" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="edge_attr_in_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="8"/>
<pin id="456" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="edge_attr_in_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="edge_list_in_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="17"/>
<pin id="461" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="edge_list_in_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln375_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="7"/>
<pin id="466" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="add_ln375_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="mem_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln375_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln375 "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln375_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln375_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="mem_addr_read_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="489" class="1005" name="empty_77_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="30" slack="16"/>
<pin id="491" dir="1" index="1" bw="30" slack="16"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="494" class="1005" name="mul4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln379_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="9"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln379 "/>
</bind>
</comp>

<comp id="504" class="1005" name="mem_addr_4_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 "/>
</bind>
</comp>

<comp id="510" class="1005" name="trunc_ln379_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="7"/>
<pin id="512" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="515" class="1005" name="add_ln379_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln379 "/>
</bind>
</comp>

<comp id="520" class="1005" name="icmp_ln379_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln379_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="mem_addr_4_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="empty_81_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_81 "/>
</bind>
</comp>

<comp id="534" class="1005" name="icmp_ln383_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="9"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln383 "/>
</bind>
</comp>

<comp id="538" class="1005" name="mem_addr_5_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5 "/>
</bind>
</comp>

<comp id="544" class="1005" name="trunc_ln383_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="1"/>
<pin id="546" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln383_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln383_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln383 "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln383_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln383_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="mem_addr_5_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="78" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="155" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="172" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="205"><net_src comp="189" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="92" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="92" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="92" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="242" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="92" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="116" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="305"><net_src comp="210" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="210" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="206" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="22" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="348"><net_src comp="336" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="362"><net_src comp="222" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="222" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="218" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="397"><net_src comp="385" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="86" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="88" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="234" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="234" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="230" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="430"><net_src comp="248" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="435"><net_src comp="252" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="440"><net_src comp="256" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="445"><net_src comp="262" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="98" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="457"><net_src comp="104" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="462"><net_src comp="110" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="467"><net_src comp="275" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="472"><net_src comp="294" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="478"><net_src comp="301" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="483"><net_src comp="307" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="128" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="492"><net_src comp="317" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="497"><net_src comp="325" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="503"><net_src comp="330" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="349" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="513"><net_src comp="355" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="518"><net_src comp="358" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="523"><net_src comp="364" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="139" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="532"><net_src comp="374" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="537"><net_src comp="379" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="398" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="547"><net_src comp="404" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="552"><net_src comp="411" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="557"><net_src comp="417" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="150" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="196" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: node_feature | {11 }
	Port: edge_attr | {22 }
	Port: edge_list | {33 }
 - Input state : 
	Port: load_graph : mem | {2 3 4 5 6 7 8 10 13 14 15 16 17 18 19 21 24 25 26 27 28 29 30 32 }
	Port: load_graph : node_feature_in | {2 }
	Port: load_graph : edge_list_in | {2 }
	Port: load_graph : edge_attr_in | {2 }
	Port: load_graph : num_of_nodes | {1 }
	Port: load_graph : num_of_edges | {2 }
	Port: load_graph : node_feature | {}
	Port: load_graph : edge_attr | {}
	Port: load_graph : edge_list | {}
  - Chain level:
	State 1
		icmp_ln375 : 1
	State 2
		add_ln375_1 : 1
		sext_ln375 : 1
		mem_addr : 2
		empty_75 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln375 : 1
		icmp_ln375_1 : 1
		br_ln375 : 2
	State 10
	State 11
		node_feature_addr : 1
		store_ln376 : 2
	State 12
		icmp_ln379 : 1
		br_ln379 : 2
		sext_ln379 : 1
		mem_addr_4 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		add_ln379 : 1
		icmp_ln379_1 : 1
		br_ln379 : 2
	State 21
	State 22
		edge_attr_addr : 1
		store_ln380 : 2
	State 23
		br_ln383 : 1
		sext_ln383 : 1
		mem_addr_5 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		add_ln383 : 1
		icmp_ln383_1 : 1
		br_ln383 : 2
	State 32
	State 33
		edge_list_addr : 1
		store_ln384 : 2
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            mul_fu_256            |    0    |    39   |
|          |        add_ln375_1_fu_275        |    0    |    38   |
|    add   |         add_ln375_fu_301         |    0    |    38   |
|          |         add_ln379_fu_358         |    0    |    38   |
|          |         add_ln383_fu_411         |    0    |    38   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln375_fu_262        |    0    |    20   |
|          |        icmp_ln375_1_fu_307       |    0    |    19   |
|   icmp   |         icmp_ln379_fu_330        |    0    |    20   |
|          |        icmp_ln379_1_fu_364       |    0    |    19   |
|          |         icmp_ln383_fu_379        |    0    |    20   |
|          |        icmp_ln383_1_fu_417       |    0    |    19   |
|----------|----------------------------------|---------|---------|
|    sub   |            mul4_fu_325           |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |   num_of_nodes_read_read_fu_92   |    0    |    0    |
|          |   num_of_edges_read_read_fu_98   |    0    |    0    |
|          |   edge_attr_in_read_read_fu_104  |    0    |    0    |
|   read   |   edge_list_in_read_read_fu_110  |    0    |    0    |
|          | node_feature_in_read_read_fu_116 |    0    |    0    |
|          |     mem_addr_read_read_fu_128    |    0    |    0    |
|          |    mem_addr_4_read_read_fu_139   |    0    |    0    |
|          |    mem_addr_5_read_read_fu_150   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        grp_readreq_fu_122        |    0    |    0    |
|  readreq |        grp_readreq_fu_133        |    0    |    0    |
|          |        grp_readreq_fu_144        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           empty_fu_242           |    0    |    0    |
|    shl   |          empty_78_fu_320         |    0    |    0    |
|          |          empty_81_fu_374         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          empty_73_fu_248         |    0    |    0    |
|   trunc  |          empty_74_fu_252         |    0    |    0    |
|          |          empty_77_fu_317         |    0    |    0    |
|          |        trunc_ln379_fu_355        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|         p_shl_cast_fu_268        |    0    |    0    |
|          |       trunc_ln383_1_fu_404       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          trunc_ln_fu_280         |    0    |    0    |
|partselect|         trunc_ln2_fu_336         |    0    |    0    |
|          |         trunc_ln3_fu_385         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         sext_ln375_fu_290        |    0    |    0    |
|   sext   |         sext_ln379_fu_345        |    0    |    0    |
|          |         sext_ln383_fu_394        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           i_cast_fu_312          |    0    |    0    |
|   zext   |          i_1_cast_fu_369         |    0    |    0    |
|          |          i_2_cast_fu_422         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   347   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln375_1_reg_464   |   31   |
|    add_ln375_reg_475    |   31   |
|    add_ln379_reg_515    |   31   |
|    add_ln383_reg_549    |   31   |
|edge_attr_in_read_reg_454|   64   |
|edge_list_in_read_reg_459|   64   |
|     empty_73_reg_427    |   31   |
|     empty_74_reg_432    |   28   |
|     empty_77_reg_489    |   30   |
|     empty_81_reg_529    |   32   |
|       i_1_reg_218       |   31   |
|       i_2_reg_230       |   31   |
|        i_reg_206        |   31   |
|   icmp_ln375_1_reg_480  |    1   |
|    icmp_ln375_reg_442   |    1   |
|   icmp_ln379_1_reg_520  |    1   |
|    icmp_ln379_reg_500   |    1   |
|   icmp_ln383_1_reg_554  |    1   |
|    icmp_ln383_reg_534   |    1   |
| mem_addr_4_read_reg_524 |   32   |
|    mem_addr_4_reg_504   |   32   |
| mem_addr_5_read_reg_558 |   32   |
|    mem_addr_5_reg_538   |   32   |
|  mem_addr_read_reg_484  |   32   |
|     mem_addr_reg_469    |   32   |
|       mul4_reg_494      |   32   |
|       mul_reg_437       |   32   |
|num_of_edges_read_reg_446|   32   |
|   trunc_ln379_reg_510   |   31   |
|  trunc_ln383_1_reg_544  |   31   |
+-------------------------+--------+
|          Total          |   822  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_122 |  p1  |   2  |  32  |   64   ||    9    |
|      i_reg_206     |  p0  |   2  |  31  |   62   ||    9    |
|     i_1_reg_218    |  p0  |   2  |  31  |   62   ||    9    |
|     i_2_reg_230    |  p0  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   250  ||  1.548  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   347  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   822  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   822  |   383  |
+-----------+--------+--------+--------+
