Analysis & Synthesis report for DE0_NANO
Mon Oct 23 16:32:25 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 13. Port Connectivity Checks: "spi_slave:slave"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 23 16:32:24 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 348                                         ;
;     Total combinational functions  ; 344                                         ;
;     Dedicated logic registers      ; 68                                          ;
; Total registers                    ; 68                                          ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; VGA_DRIVER.v                     ; yes             ; User Verilog HDL File        ; F:/ECE 3400 Lab 4/FPGA/VGA_DRIVER.v                                        ;         ;
; DE0_NANO.v                       ; yes             ; User Verilog HDL File        ; F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v                                          ;         ;
; spi_slave.v                      ; yes             ; User Verilog HDL File        ; F:/ECE 3400 Lab 4/FPGA/spi_slave.v                                         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc      ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/ECE 3400 Lab 4/FPGA/db/lpm_divide_vim.tdf                               ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/ECE 3400 Lab 4/FPGA/db/sign_div_unsign_nlh.tdf                          ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/ECE 3400 Lab 4/FPGA/db/alt_u_div_27f.tdf                                ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/ECE 3400 Lab 4/FPGA/db/add_sub_7pc.tdf                                  ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/ECE 3400 Lab 4/FPGA/db/add_sub_8pc.tdf                                  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 348      ;
;                                             ;          ;
; Total combinational functions               ; 344      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 77       ;
;     -- 3 input functions                    ; 89       ;
;     -- <=2 input functions                  ; 178      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 256      ;
;     -- arithmetic mode                      ; 88       ;
;                                             ;          ;
; Total registers                             ; 68       ;
;     -- Dedicated logic registers            ; 68       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 87       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_25 ;
; Maximum fan-out                             ; 68       ;
; Total fan-out                               ; 1259     ;
; Average fan-out                             ; 1.93     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE0_NANO                              ; 344 (145)           ; 68 (27)                   ; 0           ; 0            ; 0       ; 0         ; 87   ; 0            ; |DE0_NANO                                                                                                 ; DE0_NANO            ; work         ;
;    |VGA_DRIVER:driver|                 ; 37 (37)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|VGA_DRIVER:driver                                                                               ; VGA_DRIVER          ; work         ;
;    |lpm_divide:Div0|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div1|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;    |spi_slave:slave|                   ; 24 (24)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|spi_slave:slave                                                                                 ; spi_slave           ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; my_grid[1][1][0]                                    ; my_grid[1][1][1]    ; yes                    ;
; my_grid[1][2][0]                                    ; my_grid[1][2][1]    ; yes                    ;
; my_grid[1][0][0]                                    ; my_grid[1][0][1]    ; yes                    ;
; my_grid[1][3][0]                                    ; my_grid[1][3][0]    ; yes                    ;
; my_grid[0][4][0]                                    ; my_grid[0][4][1]    ; yes                    ;
; my_grid[0][2][0]                                    ; my_grid[0][2][1]    ; yes                    ;
; my_grid[0][1][0]                                    ; my_grid[0][1][1]    ; yes                    ;
; my_grid[0][0][0]                                    ; my_grid[0][0][1]    ; yes                    ;
; my_grid[0][3][0]                                    ; my_grid[0][3][1]    ; yes                    ;
; my_grid[1][4][0]                                    ; my_grid[1][4][0]    ; yes                    ;
; my_grid[2][4][0]                                    ; my_grid[2][4][0]    ; yes                    ;
; my_grid[3][1][0]                                    ; my_grid[3][1][0]    ; yes                    ;
; my_grid[3][2][0]                                    ; my_grid[3][2][0]    ; yes                    ;
; my_grid[3][0][0]                                    ; my_grid[3][0][0]    ; yes                    ;
; my_grid[3][3][0]                                    ; my_grid[3][3][0]    ; yes                    ;
; my_grid[2][2][0]                                    ; my_grid[2][2][0]    ; yes                    ;
; my_grid[2][1][0]                                    ; my_grid[2][1][0]    ; yes                    ;
; my_grid[2][0][0]                                    ; my_grid[2][0][0]    ; yes                    ;
; my_grid[2][3][0]                                    ; my_grid[2][3][0]    ; yes                    ;
; my_grid[3][4][0]                                    ; my_grid[3][4][0]    ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|pixel_count[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO|spi_slave:slave|dout_q[7]        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|line_count[3]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|spi_slave:slave|bit_ct_q[0]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|spi_slave:slave|data_q[6]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:slave"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 68                          ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 1                           ;
;     plain             ; 31                          ;
; cycloneiii_io_obuf    ; 68                          ;
; cycloneiii_lcell_comb ; 345                         ;
;     arith             ; 88                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 36                          ;
;     normal            ; 257                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 77                          ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 6.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 23 16:32:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File DE_NANO_SOPC.qip not found
    Info (125063): set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: VGA_DRIVER File: F:/ECE 3400 Lab 4/FPGA/VGA_DRIVER.v Line: 14
Warning (10275): Verilog HDL Module Instantiation warning at DE0_NANO.v(107): ignored dangling comma in List of Port Connections File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 107
Warning (10238): Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE0_NANO" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_NANO File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 1
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.v(121): object "white" assigned a value but never read File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 121
Warning (10858): Verilog HDL warning at DE0_NANO.v(131): object test used but never assigned File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 131
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(162): truncated value with size 10 to match size of target (2) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 162
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(163): truncated value with size 10 to match size of target (3) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 163
Warning (10240): Verilog HDL Always Construct warning at DE0_NANO.v(146): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at DE0_NANO.v(146): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at DE0_NANO.v(146): inferring latch(es) for variable "LAST_POS", which holds its previous value in one or more paths through the always construct File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Warning (10030): Net "test" at DE0_NANO.v(131) has no driver or initial value, using a default initial value '0' File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 131
Warning (10034): Output port "LED[7..1]" at DE0_NANO.v(48) has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
Info (10041): Inferred latch for "my_grid[0][0][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][0][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][1][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][1][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][2][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][2][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][3][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][3][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][4][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[0][4][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][0][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][0][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][1][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][1][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][2][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][2][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][3][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][3][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][4][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[1][4][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][0][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][0][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][1][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][1][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][2][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][2][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][3][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][3][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][4][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[2][4][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][0][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][0][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][1][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][1][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][2][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][2][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][3][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][3][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][4][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "my_grid[3][4][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "LAST_POS[3]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "LAST_POS[4]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "LAST_POS[5]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "LAST_POS[6]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "LAST_POS[7]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][2]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][3]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][4]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][5]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][6]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[0][7]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][2]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][3]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][4]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][5]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][6]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[1][7]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][0]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][1]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][2]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][3]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][4]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][5]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][6]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10041): Inferred latch for "colors[2][7]" at DE0_NANO.v(146) File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 146
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "my_grid" into its bus
Info (12128): Elaborating entity "VGA_DRIVER" for hierarchy "VGA_DRIVER:driver" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 95
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10) File: F:/ECE 3400 Lab 4/FPGA/VGA_DRIVER.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10) File: F:/ECE 3400 Lab 4/FPGA/VGA_DRIVER.v Line: 75
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:slave" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 107
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 162
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 163
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: F:/ECE 3400 Lab 4/FPGA/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: F:/ECE 3400 Lab 4/FPGA/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: F:/ECE 3400 Lab 4/FPGA/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: F:/ECE 3400 Lab 4/FPGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: F:/ECE 3400 Lab 4/FPGA/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 162
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[5]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[7]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[9]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[11]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[13]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[15]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[17]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[19]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[28]" and its non-tri-state driver. File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_0_D[0]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[1]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[2]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[3]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[4]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[6]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[8]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[10]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[5]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[6]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[7]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[8]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[10]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[11]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[12]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[13]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[14]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[15]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[16]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[17]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[18]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[19]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[20]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[21]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[22]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[23]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[24]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[25]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
    Warning (13040): bidirectional pin "GPIO_1_D[33]" has no driver File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0_D[21]" is fed by GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13033): The pin "GPIO_0_D[23]" is fed by GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13033): The pin "GPIO_1_D[1]" is fed by GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
Warning (13012): Latch my_grid[1][1][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[1][2][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[1][0][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[1][3][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[0][4][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[0][2][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[0][1][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[0][0][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[0][3][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[1][4][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[2][4][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[3][1][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[3][2][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[3][0][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[3][3][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[2][2][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[2][1][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[2][0][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[2][3][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13012): Latch my_grid[3][4][0] has unsafe behavior File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 125
    Warning (13013): Ports D and ENA on the latch are fed by the same signal spi_slave:slave|dout_q[6] File: F:/ECE 3400 Lab 4/FPGA/spi_slave.v Line: 57
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0_D[5]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[7]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[9]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[11]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[13]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[15]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[17]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_0_D[19]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 57
    Warning (13010): Node "GPIO_1_D[28]~synth" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[2]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[3]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[4]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[5]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[6]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
    Warning (13410): Pin "LED[7]" is stuck at GND File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 51
    Warning (15610): No output dependent on input pin "SW[0]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[1]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[2]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "SW[3]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 54
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 58
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 58
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 62
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: F:/ECE 3400 Lab 4/FPGA/DE0_NANO.v Line: 62
Info (21057): Implemented 435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 348 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Mon Oct 23 16:32:25 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:22


