{
  "processor": "MIPS R3000",
  "year": 1988,
  "specifications": {
    "data_width_bits": 32,
    "address_width_bits": 32,
    "clock_mhz": 33.0,
    "transistors": 120000,
    "technology": "1.2um CMOS",
    "package": "N/A"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1.0,
      12.0
    ],
    "typical_cpi": 1.4
  },
  "validated_performance": {
    "ips_min": 11785714,
    "ips_max": 35357142,
    "mips_typical": 23.6
  },
  "notes": "32-bit RISC, 5-stage pipeline, SGI/DECstation, PS1 variant",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "MIPS R3000 Datasheet",
      "url": "N/A",
      "verified": false
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/MIPS_R3000",
      "verified": false
    }
  ],
  "validation_date": "2026-01-30",
  "accuracy": {
    "expected_cpi": 1.4,
    "expected_ipc": 0.7143,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.4,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-30",
    "sysid_loss_before": 1e-06,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "dhrystone"
    ],
    "primary_source": "dhrystone",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.0
  }
}