Analysis & Synthesis report for DE1_SoC_SDRAM_RTL_Test
Mon Feb 01 22:08:42 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 15. Signal Tap Logic Analyzer Settings
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Connections to In-System Debugging Instance "auto_signaltap_0"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb 01 22:08:41 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_SDRAM_RTL_Test                      ;
; Top-level Entity Name           ; DE1_SoC_SDRAM_RTL_SR                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2667                                        ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,458,176                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+----------------------+------------------------+
; Option                                                                          ; Setting              ; Default Value          ;
+---------------------------------------------------------------------------------+----------------------+------------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                        ;
; Top-level entity name                                                           ; DE1_SoC_SDRAM_RTL_SR ; DE1_SoC_SDRAM_RTL_Test ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX          ;
; Use smart compilation                                                           ; Off                  ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                     ;
; Enable compact report table                                                     ; Off                  ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                    ;
; Preserve fewer node names                                                       ; On                   ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                 ; Auto                   ;
; Safe State Machine                                                              ; Off                  ; Off                    ;
; Extract Verilog State Machines                                                  ; On                   ; On                     ;
; Extract VHDL State Machines                                                     ; On                   ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                     ;
; Parallel Synthesis                                                              ; On                   ; On                     ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                   ; On                     ;
; Power-Up Don't Care                                                             ; On                   ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                    ;
; Remove Duplicate Registers                                                      ; On                   ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                   ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                    ;
; Optimization Technique                                                          ; Balanced             ; Balanced               ;
; Carry Chain Length                                                              ; 70                   ; 70                     ;
; Auto Carry Chains                                                               ; On                   ; On                     ;
; Auto Open-Drain Pins                                                            ; On                   ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                    ;
; Auto ROM Replacement                                                            ; On                   ; On                     ;
; Auto RAM Replacement                                                            ; On                   ; On                     ;
; Auto DSP Block Replacement                                                      ; On                   ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                     ;
; Strict RAM Replacement                                                          ; Off                  ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                   ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                    ;
; Auto Resource Sharing                                                           ; Off                  ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                   ; On                     ;
; Report Parameter Settings                                                       ; On                   ; On                     ;
; Report Source Assignments                                                       ; On                   ; On                     ;
; Report Connectivity Checks                                                      ; On                   ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation     ;
; HDL message level                                                               ; Level2               ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                    ;
; Clock MUX Protection                                                            ; On                   ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                    ;
; Block Design Naming                                                             ; Auto                 ; Auto                   ;
; SDC constraint protection                                                       ; Off                  ; Off                    ;
; Synthesis Effort                                                                ; Auto                 ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                     ;
; Automatic Parallel Synthesis                                                    ; Off                  ; Off                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                    ;
+---------------------------------------------------------------------------------+----------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; SEG7_LUT.v                                                         ; yes             ; User Verilog HDL File                        ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/SEG7_LUT.v                                                         ;             ;
; dev_clk.v                                                          ; yes             ; User Verilog HDL File                        ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/dev_clk.v                                                          ;             ;
; DE1_SoC_SDRAM_RTL_SR.v                                             ; yes             ; User Verilog HDL File                        ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_ih84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/altsyncram_ih84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_uai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_uai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld44158d60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;             ;
; db/dcfifo_bg02.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/dcfifo_bg02.tdf                                                 ;             ;
; db/a_gray2bin_oab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/a_gray2bin_oab.tdf                                              ;             ;
; db/a_graycounter_nv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/a_graycounter_nv6.tdf                                           ;             ;
; db/a_graycounter_jdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/a_graycounter_jdc.tdf                                           ;             ;
; db/altsyncram_d3f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/altsyncram_d3f1.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_906.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_906.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 1399              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 574               ;
;     -- 7 input functions                    ; 1                 ;
;     -- 6 input functions                    ; 90                ;
;     -- 5 input functions                    ; 254               ;
;     -- 4 input functions                    ; 49                ;
;     -- <=3 input functions                  ; 180               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 2667              ;
;                                             ;                   ;
; I/O pins                                    ; 241               ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 1458176           ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 1768              ;
; Total fan-out                               ; 15832             ;
; Average fan-out                             ; 3.95              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC_SDRAM_RTL_SR                                                                                                                   ; 574 (10)            ; 2667 (50)                 ; 1458176           ; 0          ; 241  ; 0            ; |DE1_SoC_SDRAM_RTL_SR                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_SDRAM_RTL_SR              ; work         ;
;    |SEG7_LUT:comb_80|                                                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|SEG7_LUT:comb_80                                                                                                                                                                                                                                                                                                                           ; SEG7_LUT                          ; work         ;
;    |dev_clk:dev_clk|                                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|dev_clk:dev_clk                                                                                                                                                                                                                                                                                                                            ; dev_clk                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 465 (2)             ; 2526 (356)                ; 1458176           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 463 (0)             ; 2170 (0)                  ; 1458176           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 463 (67)            ; 2170 (798)                ; 1458176           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1458176           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ih84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1458176           ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ih84:auto_generated                                                                                                                                                 ; altsyncram_ih84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 218 (1)             ; 906 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 178 (0)             ; 890 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 534 (534)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 178 (0)             ; 356 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 39 (39)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (11)             ; 259 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_uai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated                                                             ; cntr_uai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 178 (178)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_SDRAM_RTL_SR|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ih84:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 8192         ; 178          ; 8192         ; 178          ; 1458176 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_SDRAM_RTL_SR|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; dev_clk:dev_clk|timer[1..27]           ; Lost fanout        ;
; Total Number of Removed Registers = 27 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2667  ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 326   ;
; Number of registers using Asynchronous Clear ; 894   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 878   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 178                 ; 178              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 51                          ;
;     plain             ; 51                          ;
; arriav_io_obuf        ; 97                          ;
; arriav_lcell_comb     ; 17                          ;
;     normal            ; 17                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 11                          ;
; boundary_port         ; 241                         ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_ADDR[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_BA[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_BA[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_BA[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_BA[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A                                                                                                                                                            ;
; DRAM_DQ[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                         ; N/A                                                                                                                                                            ;
; DRAM_DQ[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                          ; N/A                                                                                                                                                            ;
; DRAM_DQ[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                          ; N/A                                                                                                                                                            ;
; KEY[1]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; KEY[1]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; RW_Test:u2|address[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[10]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[10]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[11]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[11]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[12]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[12]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[13]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[13]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[14]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[14]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[15]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[15]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[16]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[16]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[17]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[17]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[18]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[18]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[19]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[19]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[20]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[20]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[21]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[21]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[22]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[22]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[23]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[23]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[24]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[24]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[6]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[6]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[7]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[7]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[8]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[8]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[9]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|address[9]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|c_state[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|iCLK                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|iCLK                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|read                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|read                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[0]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[0]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[10]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[10]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[11]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[11]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[12]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[12]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[13]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[13]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[14]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[14]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[15]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[15]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[1]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[1]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[2]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[2]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[3]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[3]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[4]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[4]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[5]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[5]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[6]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[6]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[7]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[7]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[8]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[8]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[9]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|readdata[9]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|same                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|same                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|trigger                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|trigger                                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|write                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|write                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[0]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[0]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[10]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[10]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[11]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[11]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[12]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[12]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[13]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[13]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[14]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[14]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[15]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[15]                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[1]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[1]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[2]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[2]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[3]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[3]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[4]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[4]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[5]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[5]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[6]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[6]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[7]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[7]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[8]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[8]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[9]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RW_Test:u2|writedata[9]                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|RD_MASK                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|RD_MASK                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[0]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[10]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[11]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[12]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[13]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[14]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[15]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[1]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[2]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[3]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[4]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[5]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[6]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[7]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[8]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|data[9]     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrreq       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrreq       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|wrusedw[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|q[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdreq      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdreq      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[8] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|rdusedw[8] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|WR_MASK                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|WR_MASK                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|flag                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|flag                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[0]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[10]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[10]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[11]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[11]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[12]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[12]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[13]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[13]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[14]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[14]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[15]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[15]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[16]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[16]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[17]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[17]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[18]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[18]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[19]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[19]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[1]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[20]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[20]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[21]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[21]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[22]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[22]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[23]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[23]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[24]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[24]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[2]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[3]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[4]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[5]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[6]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[7]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[8]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[9]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sdram_Control:u1|mADDR[9]                             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pll:u0|outclk_1                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Feb 01 22:07:45 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_SDRAM_RTL_Test -c DE1_SoC_SDRAM_RTL_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_sdram_rtl_test.v
    Info (12023): Found entity 1: DE1_SoC_SDRAM_RTL_Test File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_Test.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file dev_clk.v
    Info (12023): Found entity 1: dev_clk File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/dev_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v
    Info (12023): Found entity 1: sdram_pll0 File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/sdram_pll0.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v
    Info (12023): Found entity 1: sdram_pll0_0002 File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/Sdram_Control.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/Sdram_Control/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: pll File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/v/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/v/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/rw_test.v
    Info (12023): Found entity 1: RW_Test File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/v/RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_sdram_rtl_sr.v
    Info (12023): Found entity 1: DE1_SoC_SDRAM_RTL_SR File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 36
Critical Warning (10846): Verilog HDL Instantiation warning at DE1_SoC_SDRAM_RTL_SR.v(262): instance has no name File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 262
Info (12127): Elaborating entity "DE1_SoC_SDRAM_RTL_SR" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SoC_SDRAM_RTL_SR.v(256): truncated value with size 32 to match size of target (4) File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 256
Warning (10034): Output port "DRAM_ADDR" at DE1_SoC_SDRAM_RTL_SR.v(64) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
Warning (10034): Output port "DRAM_BA" at DE1_SoC_SDRAM_RTL_SR.v(65) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 65
Warning (10034): Output port "LEDR" at DE1_SoC_SDRAM_RTL_SR.v(170) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
Warning (10034): Output port "VGA_B" at DE1_SoC_SDRAM_RTL_SR.v(189) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
Warning (10034): Output port "VGA_G" at DE1_SoC_SDRAM_RTL_SR.v(192) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
Warning (10034): Output port "VGA_R" at DE1_SoC_SDRAM_RTL_SR.v(194) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
Warning (10034): Output port "ADC_DIN" at DE1_SoC_SDRAM_RTL_SR.v(39) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 39
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_SDRAM_RTL_SR.v(41) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 41
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_SDRAM_RTL_SR.v(47) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 47
Warning (10034): Output port "AUD_XCK" at DE1_SoC_SDRAM_RTL_SR.v(49) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 49
Warning (10034): Output port "DRAM_CAS_N" at DE1_SoC_SDRAM_RTL_SR.v(66) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 66
Warning (10034): Output port "DRAM_CKE" at DE1_SoC_SDRAM_RTL_SR.v(67) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 67
Warning (10034): Output port "DRAM_CLK" at DE1_SoC_SDRAM_RTL_SR.v(68) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 68
Warning (10034): Output port "DRAM_CS_N" at DE1_SoC_SDRAM_RTL_SR.v(69) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 69
Warning (10034): Output port "DRAM_LDQM" at DE1_SoC_SDRAM_RTL_SR.v(71) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 71
Warning (10034): Output port "DRAM_RAS_N" at DE1_SoC_SDRAM_RTL_SR.v(72) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 72
Warning (10034): Output port "DRAM_UDQM" at DE1_SoC_SDRAM_RTL_SR.v(73) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 73
Warning (10034): Output port "DRAM_WE_N" at DE1_SoC_SDRAM_RTL_SR.v(74) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 74
Warning (10034): Output port "FAN_CTRL" at DE1_SoC_SDRAM_RTL_SR.v(77) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 77
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_SDRAM_RTL_SR.v(80) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 80
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_SDRAM_RTL_SR.v(164) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 164
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_SDRAM_RTL_SR.v(185) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 185
Warning (10034): Output port "VGA_BLANK_N" at DE1_SoC_SDRAM_RTL_SR.v(190) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 190
Warning (10034): Output port "VGA_CLK" at DE1_SoC_SDRAM_RTL_SR.v(191) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 191
Warning (10034): Output port "VGA_HS" at DE1_SoC_SDRAM_RTL_SR.v(193) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 193
Warning (10034): Output port "VGA_SYNC_N" at DE1_SoC_SDRAM_RTL_SR.v(195) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 195
Warning (10034): Output port "VGA_VS" at DE1_SoC_SDRAM_RTL_SR.v(197) has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 197
Info (12128): Elaborating entity "dev_clk" for hierarchy "dev_clk:dev_clk" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 215
Warning (10230): Verilog HDL assignment warning at dev_clk.v(8): truncated value with size 32 to match size of target (28) File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/dev_clk.v Line: 8
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:comb_80" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 262
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ih84.tdf
    Info (12023): Found entity 1: altsyncram_ih84 File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/altsyncram_ih84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uai.tdf
    Info (12023): Found entity 1: cntr_uai File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_uai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.02.01.22:08:18 Progress: Loading sld44158d60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld44158d60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/db/ip/sld44158d60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 45
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 46
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 70
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 81
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 84
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 85
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 173
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 174
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 175
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 176
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 39
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 41
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 47
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 49
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 64
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 65
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 65
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 66
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 67
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 68
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 69
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 71
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 72
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 73
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 74
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 77
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 80
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 164
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 170
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 185
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 189
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 190
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 191
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 192
    Warning (13410): Pin "VGA_HS" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 193
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 194
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 195
    Warning (13410): Pin "VGA_VS" is stuck at GND File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 197
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "pll" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "sdram_pll0" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "sdram_pll0_0002" -- entity does not exist in design
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 96 of its 389 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 293 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 40
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 44
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 52
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 55
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 58
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 163
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 167
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 167
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 167
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 179
    Warning (15610): No output dependent on input pin "TD_CLK27" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 182
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 183
    Warning (15610): No output dependent on input pin "TD_HS" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 184
    Warning (15610): No output dependent on input pin "TD_VS" File: E:/repos/hse_spds_labs/lab_09/SR/SPDS_Lab_10_DE1_SoC_SDRAM_RTL_Test/DE1_SoC_SDRAM_RTL_SR.v Line: 186
Info (21057): Implemented 3290 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 97 bidirectional pins
    Info (21061): Implemented 2866 logic cells
    Info (21064): Implemented 178 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Mon Feb 01 22:08:42 2021
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:38


