Test signal = /testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.nerror
oldval = 0
pos1: -1 pos0: 0 posU: -1
newval = 1
Signal value: 0
oldval = 0
pos1: -1 pos0: 0 posU: -1
newval = 1
force in 3097181
586290000 >> iteration no: 0
1598340000 >> iteration no: 1
2610390000 >> iteration no: 2
3622265000 >> iteration no: 3
3678796000 >> Requesting for the AHB bus...
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.wreg:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.irqen:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.icc:0000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ticc:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.step:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.irqen2:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.pc:01000000000000000000001010110000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.rexpl:{{00000000000000000000000000000000} {00} {0} 0 0 {0000000000000000000} 0 0 0 0 0 0}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.mexc:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.aw:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.ctrl:{{01000000000000000000001010101100} {11000000001001111011111111110000} {00} {10000000} {000000} 0 0 0 0 0 0 1 0 0}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.divstart:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.shleft:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.bp:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.twcwp:000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.jmpl:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.casa:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.werr:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.su:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.et:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ldcheck1:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.stwin:000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ldcheck2:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.intack:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.ctrl:{{01000000000000000000001010101000} {11000010001001111011111111101100} {01} {10000001} {000000} 0 0 0 0 0 0 0 0 0}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.cwp:101
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.sari:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.paw:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.aw:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.awp:000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.ctrl:{{01000000000000000000001010101000} {11000010001001111011111111101100} {00} {10000001} {000000} 0 0 0 0 0 0 1 0 0}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.rexnalign:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.su:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.wcwp:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.divrdy:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.cwp:101
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.except:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.nerror:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.bpimiss:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.nobp:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.rexcnt:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.s:{{101} {0000} {00000000} {01000000000000000000} {00000010} {0000} 0 0 1 1 1 {00000000000000000000000000000000} {UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU} 1 0 0 1 1 1 0 0 {000} {000} {111}}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.pv:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ldchkra:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rfa1:10000000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rfa2:01100000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.imm:11111111111111111111111111110000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.wa:10000001
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.casaz:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.dci:{0 1 0 0 0 0 {10} {00001011}}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.mac:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.divz:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.inst:{{00010000100000000000000000110111}}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.rfe1:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.wovf:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.rfe2:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.op1:01000000000011111111111010100000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.nalign:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.op2:11111111111111111111111111110000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.rexen:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ctrl:{{01000000000000000000001010101100} {11000000001001111011111111110000} {01} {10000000} {000000} 0 0 0 0 0 0 0 0 0}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.ipend:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.ldbp1:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.aluadd:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.set:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.inull:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.ldbp2:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.cnt:00
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.su:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.et:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.mul:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.alusel:00
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.aw:U
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.mac:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.decill:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.icc:0000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.result:01000000000011111111111010001100
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.bp:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rs1:00000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.jmpl:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rsel1:101
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.y:00000000000000000000000000000000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rsel2:100
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.awp:000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.paw:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.data:{{00000000000000000000000000001010}}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.mul:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.rd:UUUUU
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.invop2:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.wawp:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.cwpmax:111
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.f.branch:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.pcheld:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.dci:{0 0 0 1 0 0 {10} {00001011}}
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.paw:U
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.awp:UUU
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.shcnt:10000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.w.result:00000000000000000000000000000001
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.mac:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.y:00000000000000000000000000000000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.cwp:101
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.laddr:00
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.mulstep:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.ymsb:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.rexbuf:00000000000000000000000000000000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.npc:100
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.f.pc:01000000000000000000001010110100
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.annul:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.rstate:run
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.set:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.m.result:00000000000000000000000000000001
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.icc:UUUU
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.getpc:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.ldchkex:1
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.mexc:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.mulstart:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.rexpos:10
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.annul_all:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.aluop:000
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.x.debug:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rfe1:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.d.step:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.rfe2:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.e.alucin:0
/testbench/cpu/l3/u0/leon3x0/vhdl/p0/iu/r.a.wunf:0
======================================
progstatus: 0
execerr: 0
latent: 1
progstatus default value, probably error!
>>>>>>>>>>>>>>> 3678796000
======================================
