Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 12:41:07 2022
| Host         : ELECTRO-27 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_signal/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.369        0.000                      0                  408        0.136        0.000                      0                  408        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.369        0.000                      0                  408        0.136        0.000                      0                  408        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.426ns (43.310%)  route 1.867ns (56.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.954     7.536    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.213    13.991    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[1]/C
                         clock pessimism              0.253    14.244    
                         clock uncertainty           -0.035    14.208    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.303    13.905    clk_and_sw_to_Bin/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.426ns (43.310%)  route 1.867ns (56.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.954     7.536    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.213    13.991    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[2]/C
                         clock pessimism              0.253    14.244    
                         clock uncertainty           -0.035    14.208    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.303    13.905    clk_and_sw_to_Bin/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.426ns (43.310%)  route 1.867ns (56.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.954     7.536    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.213    13.991    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[3]/C
                         clock pessimism              0.253    14.244    
                         clock uncertainty           -0.035    14.208    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.303    13.905    clk_and_sw_to_Bin/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.426ns (43.310%)  route 1.867ns (56.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.954     7.536    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.213    13.991    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
                         clock pessimism              0.253    14.244    
                         clock uncertainty           -0.035    14.208    
    SLICE_X3Y82          FDRE (Setup_fdre_C_CE)      -0.303    13.905    clk_and_sw_to_Bin/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.426ns (43.313%)  route 1.866ns (56.687%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.954     7.536    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.213    13.991    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[0]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X2Y82          FDRE (Setup_fdre_C_CE)      -0.272    13.914    clk_and_sw_to_Bin/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.426ns (44.599%)  route 1.771ns (55.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.859     7.441    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.214    13.992    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[5]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.303    13.883    clk_and_sw_to_Bin/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.426ns (44.599%)  route 1.771ns (55.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.859     7.441    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.214    13.992    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[6]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.303    13.883    clk_and_sw_to_Bin/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.426ns (44.599%)  route 1.771ns (55.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.859     7.441    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.214    13.992    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[7]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.303    13.883    clk_and_sw_to_Bin/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 1.426ns (44.599%)  route 1.771ns (55.401%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.859     7.441    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.214    13.992    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  clk_and_sw_to_Bin/count_reg[8]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.303    13.883    clk_and_sw_to_Bin/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 clk_and_sw_to_Bin/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.426ns (44.759%)  route 1.760ns (55.241%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.312     4.244    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  clk_and_sw_to_Bin/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     4.585 r  clk_and_sw_to_Bin/count_reg[4]/Q
                         net (fo=3, routed)           0.613     5.198    clk_and_sw_to_Bin/count_reg_n_0_[4]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.097     5.295 r  clk_and_sw_to_Bin/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.295    clk_and_sw_to_Bin/state1_carry_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.697 r  clk_and_sw_to_Bin/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.697    clk_and_sw_to_Bin/state1_carry_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.789 r  clk_and_sw_to_Bin/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.789    clk_and_sw_to_Bin/state1_carry__0_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.881 r  clk_and_sw_to_Bin/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.881    clk_and_sw_to_Bin/state1_carry__1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     6.055 r  clk_and_sw_to_Bin/state1_carry__2/CO[2]
                         net (fo=3, routed)           0.299     6.354    clk_and_sw_to_Bin/state1_carry__2_n_1
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.228     6.582 r  clk_and_sw_to_Bin/count[31]_i_2/O
                         net (fo=84, routed)          0.848     7.429    clk_and_sw_to_Bin/count[31]_i_2_n_0
    SLICE_X3Y84          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.214    13.992    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[16]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.303    13.883    clk_and_sw_to_Bin/bin_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         13.883    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  6.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bin_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.600     1.519    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clk_and_sw_to_Bin/bin_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     1.715    clk_and_sw_to_Bin/in7[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.760 r  clk_and_sw_to_Bin/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.760    clk_and_sw_to_Bin/bin_reg[10]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.092     1.624    clk_and_sw_to_Bin/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bcd_buf_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.261%)  route 0.108ns (36.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  clk_and_sw_to_Bin/bcd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_and_sw_to_Bin/bcd_reg_reg[6]/Q
                         net (fo=5, routed)           0.108     1.771    clk_and_sw_to_Bin/bcd_reg_reg_n_0_[6]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  clk_and_sw_to_Bin/bcd_buf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    clk_and_sw_to_Bin/bcd_buf[6]_i_1_n_0
    SLICE_X2Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.876     2.041    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDSE (Hold_fdse_C_D)         0.121     1.656    clk_and_sw_to_Bin/bcd_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_buf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  clk_and_sw_to_Bin/bcd_buf_reg[2]/Q
                         net (fo=1, routed)           0.112     1.775    bcd_buf__0[2]
    SLICE_X5Y91          FDRE                                         r  BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  BCD_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.070     1.607    BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_buf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDSE (Prop_fdse_C_Q)         0.164     1.686 r  clk_and_sw_to_Bin/bcd_buf_reg[0]/Q
                         net (fo=1, routed)           0.097     1.783    bcd_buf__0[0]
    SLICE_X1Y91          FDRE                                         r  BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  BCD_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.070     1.608    BCD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_buf_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.114%)  route 0.124ns (46.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  clk_and_sw_to_Bin/bcd_buf_reg[12]/Q
                         net (fo=2, routed)           0.124     1.787    clk_and_sw_to_Bin_n_15
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y91          FDSE (Hold_fdse_C_D)         0.070     1.607    BCD_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_buf_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.148ns (68.472%)  route 0.068ns (31.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDSE (Prop_fdse_C_Q)         0.148     1.670 r  clk_and_sw_to_Bin/bcd_buf_reg[9]/Q
                         net (fo=3, routed)           0.068     1.738    clk_and_sw_to_Bin_n_4
    SLICE_X3Y91          FDSE                                         r  BCD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  BCD_reg[9]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y91          FDSE (Hold_fdse_C_D)         0.018     1.553    BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bin_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.227ns (79.990%)  route 0.057ns (20.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  clk_and_sw_to_Bin/bin_reg_reg[1]/Q
                         net (fo=1, routed)           0.057     1.706    clk_and_sw_to_Bin/in7[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.099     1.805 r  clk_and_sw_to_Bin/bin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    clk_and_sw_to_Bin/bin_reg[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.040    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    clk_and_sw_to_Bin/bin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bin_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.528%)  route 0.116ns (38.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_and_sw_to_Bin/bin_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.779    clk_and_sw_to_Bin/in7[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  clk_and_sw_to_Bin/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    clk_and_sw_to_Bin/bin_reg[3]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    clk_and_sw_to_Bin/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bin_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_and_sw_to_Bin/bcd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.029%)  route 0.141ns (49.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_and_sw_to_Bin/bin_reg_reg[23]/Q
                         net (fo=1, routed)           0.141     1.803    clk_and_sw_to_Bin/bin_reg_reg_n_0_[23]
    SLICE_X3Y89          FDRE                                         r  clk_and_sw_to_Bin/bcd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.040    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  clk_and_sw_to_Bin/bcd_reg_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.075     1.596    clk_and_sw_to_Bin/bcd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_and_sw_to_Bin/bcd_buf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.507%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDSE                                         r  clk_and_sw_to_Bin/bcd_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDSE (Prop_fdse_C_Q)         0.164     1.686 r  clk_and_sw_to_Bin/bcd_buf_reg[4]/Q
                         net (fo=2, routed)           0.121     1.808    clk_and_sw_to_Bin_n_8
    SLICE_X2Y92          FDSE                                         r  BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  BCD_reg[4]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDSE (Hold_fdse_C_D)         0.059     1.597    BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     BCD_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     BCD_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     BCD_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     BCD_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     BCD_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     BCD_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     BCD_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     BCD_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     BCD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     BCD_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     BCD_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     BCD_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     BCD_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     BCD_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     BCD_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 3.859ns (49.646%)  route 3.914ns (50.354%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.985     1.326    clock_to_counter/count[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.604     2.028    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.101     2.129 r  clock_to_counter/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.324     4.453    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.320     7.773 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.773    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 3.734ns (50.773%)  route 3.621ns (49.227%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.985     1.326    clock_to_counter/count[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.417     1.841    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.097     1.938 r  clock_to_counter/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.218     4.156    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.199     7.355 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.355    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 3.718ns (51.919%)  route 3.443ns (48.081%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.840     1.181    clock_to_counter/count[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.278 r  clock_to_counter/CA_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.602     1.880    clock_to_counter/BCD_2[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.097     1.977 r  clock_to_counter/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.001     3.978    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.161 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.161    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 3.845ns (54.083%)  route 3.264ns (45.917%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.985     1.326    clock_to_counter/count[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.603     2.027    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.101     2.128 r  clock_to_counter/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.803    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.306     7.109 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.109    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.708ns (52.184%)  route 3.397ns (47.816%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.985     1.326    clock_to_counter/count[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.603     2.027    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.097     2.124 r  clock_to_counter/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     3.932    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173     7.105 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.105    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 3.650ns (55.135%)  route 2.970ns (44.865%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.985     1.326    clock_to_counter/count[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.423 f  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.604     2.028    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.097     2.125 r  clock_to_counter/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.381     3.505    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115     6.621 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.621    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 3.635ns (55.003%)  route 2.974ns (44.997%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.734     1.075    clock_to_counter/count[0]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.097     1.172 r  clock_to_counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.239     3.412    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.608 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.608    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 3.840ns (59.316%)  route 2.634ns (40.684%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.840     1.181    clock_to_counter/count[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.097     1.278 r  clock_to_counter/CA_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.602     1.880    clock_to_counter/BCD_2[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.099     1.979 r  clock_to_counter/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.171    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.303     6.473 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.473    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 3.742ns (60.201%)  route 2.474ns (39.799%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.972     1.313    clock_to_counter/count[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.101     1.414 r  clock_to_counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.501     2.916    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.300     6.216 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.216    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.203ns  (logic 3.775ns (60.866%)  route 2.427ns (39.134%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.734     1.075    clock_to_counter/count[0]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.104     1.179 r  clock_to_counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.693     2.872    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.330     6.203 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.203    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_to_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_to_counter/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/count_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clock_to_counter/count_reg[1]/Q
                         net (fo=2, routed)           0.113     0.241    clock_to_counter/count__0[1]
    SLICE_X4Y88          FDRE                                         r  clock_to_counter/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_to_counter/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.867%)  route 0.126ns (47.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/count_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.126     0.267    clock_to_counter/count__0[0]
    SLICE_X4Y88          FDRE                                         r  clock_to_counter/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_to_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.183ns (51.854%)  route 0.170ns (48.146%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/count_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    clock_to_counter/count__0[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.042     0.353 r  clock_to_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    clock_to_counter/plusOp[1]
    SLICE_X4Y88          FDRE                                         r  clock_to_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_to_counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.260%)  route 0.170ns (47.740%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/count_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock_to_counter/count_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    clock_to_counter/count__0[0]
    SLICE_X4Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  clock_to_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    clock_to_counter/plusOp[0]
    SLICE_X4Y88          FDRE                                         r  clock_to_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.425ns (62.365%)  route 0.860ns (37.635%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.286     0.427    clock_to_counter/count[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.472 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.146     0.618    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.663 r  clock_to_counter/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.091    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.285 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.285    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.422ns (61.809%)  route 0.879ns (38.191%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/Q_reg[1]/Q
                         net (fo=8, routed)           0.376     0.517    clock_to_counter/count[1]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.562 r  clock_to_counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.065    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.301 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.301    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.540ns (65.817%)  route 0.800ns (34.183%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/Q_reg[1]/Q
                         net (fo=8, routed)           0.289     0.430    clock_to_counter/count[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.475 r  clock_to_counter/CA_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.202     0.677    clock_to_counter/BCD_2[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.051     0.728 r  clock_to_counter/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.309     1.037    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.340 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.340    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.494ns (63.638%)  route 0.854ns (36.362%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/Q_reg[1]/Q
                         net (fo=8, routed)           0.376     0.517    clock_to_counter/count[1]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.049     0.566 r  clock_to_counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.477     1.044    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.304     2.348 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.348    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.512ns (63.349%)  route 0.875ns (36.651%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock_to_counter/Q_reg[1]/Q
                         net (fo=8, routed)           0.275     0.416    clock_to_counter/count[1]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.044     0.460 r  clock_to_counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.060    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.327     2.386 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.386    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_to_counter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.482ns (57.777%)  route 1.083ns (42.223%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  clock_to_counter/Q_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_to_counter/Q_reg[0]/Q
                         net (fo=8, routed)           0.286     0.427    clock_to_counter/count[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.472 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.147     0.619    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.664 r  clock_to_counter/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.314    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.565 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.565    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCD_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 3.859ns (51.468%)  route 3.639ns (48.532%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[12]/Q
                         net (fo=1, routed)           0.710     5.302    clock_to_counter/BCD[12]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.399 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.604     6.003    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.101     6.104 r  clock_to_counter/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.324     8.428    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.320    11.748 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.748    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 3.734ns (52.107%)  route 3.432ns (47.893%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[15]/Q
                         net (fo=1, routed)           0.604     5.196    clock_to_counter/BCD[15]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.293 r  clock_to_counter/CA_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.610     5.903    clock_to_counter/BCD_2[3]
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.097     6.000 r  clock_to_counter/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.218     8.218    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.199    11.417 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.417    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.718ns (53.623%)  route 3.216ns (46.377%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[14]/Q
                         net (fo=1, routed)           0.606     5.197    clock_to_counter/BCD[14]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.294 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.608     5.903    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.097     6.000 r  clock_to_counter/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.001     8.001    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.183    11.184 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.184    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 3.845ns (56.260%)  route 2.989ns (43.740%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[12]/Q
                         net (fo=1, routed)           0.710     5.302    clock_to_counter/BCD[12]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.399 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.603     6.002    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.101     6.103 r  clock_to_counter/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.676     7.779    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.306    11.085 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.085    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 3.708ns (54.286%)  route 3.122ns (45.714%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[12]/Q
                         net (fo=1, routed)           0.710     5.302    clock_to_counter/BCD[12]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.399 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.603     6.002    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.097     6.099 r  clock_to_counter/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     7.908    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173    11.080 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.080    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.346ns  (logic 3.650ns (57.526%)  route 2.695ns (42.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 f  BCD_reg[12]/Q
                         net (fo=1, routed)           0.710     5.302    clock_to_counter/BCD[12]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.399 f  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.604     6.003    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.097     6.100 r  clock_to_counter/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.381     7.481    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115    10.596 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.596    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.844ns (61.503%)  route 2.406ns (38.497%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.319     4.251    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDSE                                         r  BCD_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.341     4.592 r  BCD_reg[14]/Q
                         net (fo=1, routed)           0.606     5.197    clock_to_counter/BCD[14]
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.097     5.294 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.608     5.903    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.103     6.006 r  clock_to_counter/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.192     7.197    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.303    10.500 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.500    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.534ns (71.829%)  route 0.602ns (28.171%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BCD_reg[0]/Q
                         net (fo=1, routed)           0.095     1.759    clock_to_counter/BCD[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.197     2.001    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.046 r  clock_to_counter/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.309     2.355    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.658 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.658    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.425ns (66.099%)  route 0.731ns (33.901%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  BCD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  BCD_reg[10]/Q
                         net (fo=1, routed)           0.157     1.820    clock_to_counter/BCD[10]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.146     2.012    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     2.057 r  clock_to_counter/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.484    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.679 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.679    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.482ns (60.839%)  route 0.954ns (39.161%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  BCD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  BCD_reg[10]/Q
                         net (fo=1, routed)           0.157     1.820    clock_to_counter/BCD[10]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.147     2.013    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.058 r  clock_to_counter/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.707    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.958 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.958    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.536ns (63.010%)  route 0.902ns (36.991%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  BCD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  BCD_reg[10]/Q
                         net (fo=1, routed)           0.157     1.820    clock_to_counter/BCD[10]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.147     2.013    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.049     2.062 r  clock_to_counter/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.659    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.961 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.961    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.492ns (58.392%)  route 1.063ns (41.608%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  BCD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BCD_reg[0]/Q
                         net (fo=1, routed)           0.095     1.759    clock_to_counter/BCD[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  clock_to_counter/CA_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.197     2.001    clock_to_counter/BCD_2[0]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     2.046 r  clock_to_counter/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.770     2.817    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.078 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.078    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.531ns (58.240%)  route 1.098ns (41.760%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDSE                                         r  BCD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDSE (Prop_fdse_C_Q)         0.164     1.686 r  BCD_reg[5]/Q
                         net (fo=1, routed)           0.100     1.787    clock_to_counter/BCD[5]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  clock_to_counter/CA_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.114     1.946    clock_to_counter/BCD_2[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.991 r  clock_to_counter/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.884     2.874    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.152 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.152    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.552ns (55.462%)  route 1.246ns (44.538%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDSE                                         r  BCD_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  BCD_reg[10]/Q
                         net (fo=1, routed)           0.157     1.820    clock_to_counter/BCD[10]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  clock_to_counter/CA_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.146     2.012    clock_to_counter/BCD_2[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.048     2.060 r  clock_to_counter/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.943     3.003    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.321 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.321    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.399ns  (logic 0.913ns (20.757%)  route 3.486ns (79.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           3.486     4.302    clk_and_sw_to_Bin/SW_IBUF[9]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.097     4.399 r  clk_and_sw_to_Bin/bin_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.399    clk_and_sw_to_Bin/bin_reg[9]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.216     3.994    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.928ns (22.231%)  route 3.247ns (77.769%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           3.247     4.078    clk_and_sw_to_Bin/SW_IBUF[8]
    SLICE_X1Y86          LUT4 (Prop_lut4_I0_O)        0.097     4.175 r  clk_and_sw_to_Bin/bin_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     4.175    clk_and_sw_to_Bin/bin_reg[8]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.216     3.994    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.042ns  (logic 1.447ns (47.566%)  route 1.595ns (52.434%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           1.595     2.945    clk_and_sw_to_Bin/SW_IBUF[11]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.097     3.042 r  clk_and_sw_to_Bin/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.042    clk_and_sw_to_Bin/bin_reg[11]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.216     3.994    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[11]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 1.439ns (48.118%)  route 1.552ns (51.882%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.342     1.342 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.552     2.894    clk_and_sw_to_Bin/SW_IBUF[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.097     2.991 r  clk_and_sw_to_Bin/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.991    clk_and_sw_to_Bin/bin_reg[6]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.217     3.995    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 1.427ns (50.946%)  route 1.374ns (49.054%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.374     2.704    clk_and_sw_to_Bin/SW_IBUF[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.097     2.801 r  clk_and_sw_to_Bin/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.801    clk_and_sw_to_Bin/bin_reg[10]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.216     3.994    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 1.422ns (54.313%)  route 1.196ns (45.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.196     2.522    clk_and_sw_to_Bin/SW_IBUF[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.097     2.619 r  clk_and_sw_to_Bin/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.619    clk_and_sw_to_Bin/bin_reg[3]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.216     3.994    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.438ns (57.422%)  route 1.066ns (42.578%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.341     1.341 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.066     2.407    clk_and_sw_to_Bin/SW_IBUF[4]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.097     2.504 r  clk_and_sw_to_Bin/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.504    clk_and_sw_to_Bin/bin_reg[4]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.217     3.995    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.496ns  (logic 1.429ns (57.244%)  route 1.067ns (42.756%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.067     2.395    clk_and_sw_to_Bin/SW_IBUF[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.101     2.496 r  clk_and_sw_to_Bin/bin_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.496    clk_and_sw_to_Bin/bin_reg[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.217     3.995    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.434ns  (logic 1.423ns (58.450%)  route 1.011ns (41.550%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.011     2.337    clk_and_sw_to_Bin/SW_IBUF[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.097     2.434 r  clk_and_sw_to_Bin/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.434    clk_and_sw_to_Bin/bin_reg[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.217     3.995    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 1.453ns (62.694%)  route 0.865ns (37.306%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.356     1.356 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.865     2.221    clk_and_sw_to_Bin/SW_IBUF[7]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.097     2.318 r  clk_and_sw_to_Bin/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.318    clk_and_sw_to_Bin/bin_reg[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.217     3.995    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.310ns (44.863%)  route 0.381ns (55.137%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.381     0.646    clk_and_sw_to_Bin/SW_IBUF[5]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.691 r  clk_and_sw_to_Bin/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.691    clk_and_sw_to_Bin/bin_reg[5]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.298ns (40.501%)  route 0.438ns (59.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.438     0.691    clk_and_sw_to_Bin/SW_IBUF[2]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.736 r  clk_and_sw_to_Bin/bin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.736    clk_and_sw_to_Bin/bin_reg[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.040    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.320ns (43.129%)  route 0.423ns (56.871%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.423     0.698    clk_and_sw_to_Bin/SW_IBUF[7]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.743 r  clk_and_sw_to_Bin/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.743    clk_and_sw_to_Bin/bin_reg[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.290ns (35.045%)  route 0.538ns (64.955%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.538     0.784    clk_and_sw_to_Bin/SW_IBUF[0]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.045     0.829 r  clk_and_sw_to_Bin/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.829    clk_and_sw_to_Bin/bin_reg[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.040    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.291ns (35.132%)  route 0.538ns (64.868%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.538     0.786    clk_and_sw_to_Bin/SW_IBUF[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.044     0.830 r  clk_and_sw_to_Bin/bin_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.830    clk_and_sw_to_Bin/bin_reg[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.040    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.305ns (35.903%)  route 0.545ns (64.097%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.545     0.805    clk_and_sw_to_Bin/SW_IBUF[4]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.850 r  clk_and_sw_to_Bin/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.850    clk_and_sw_to_Bin/bin_reg[4]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.290ns (31.648%)  route 0.626ns (68.352%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.626     0.871    clk_and_sw_to_Bin/SW_IBUF[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.916 r  clk_and_sw_to_Bin/bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.916    clk_and_sw_to_Bin/bin_reg[3]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.295ns (29.254%)  route 0.713ns (70.746%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.713     0.963    clk_and_sw_to_Bin/SW_IBUF[10]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.008 r  clk_and_sw_to_Bin/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.008    clk_and_sw_to_Bin/bin_reg[10]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[10]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.307ns (27.234%)  route 0.820ns (72.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.820     1.082    clk_and_sw_to_Bin/SW_IBUF[6]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.127 r  clk_and_sw_to_Bin/bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.127    clk_and_sw_to_Bin/bin_reg[6]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            clk_and_sw_to_Bin/bin_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.315ns (27.923%)  route 0.812ns (72.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.812     1.082    clk_and_sw_to_Bin/SW_IBUF[11]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.127 r  clk_and_sw_to_Bin/bin_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.127    clk_and_sw_to_Bin/bin_reg[11]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.872     2.037    clk_and_sw_to_Bin/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clk_and_sw_to_Bin/bin_reg_reg[11]/C





