library ieee;
use ieee.std_logic_1164.all;

entity -- is
	port(
	
	);
end ---;

architecture structural of --- is
component  is
	port
	(
	
	);
end component ---;

begin

end structural;