<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<configuration>
    <partitioning>
        <partition id="0">
            <instance id="raster_to_mb"/>
            <instance id="mb_to_raster"/>
            <instance id="system_plink_0"/>
        </partition>
        <partition id="1">
            <instance id="splitter420"/>
            <instance id="huffman"/>
            <instance id="iq_Y"/>
        </partition>
        <partition id="2">
            <instance id="display"/>
            <instance id="iq_Cr"/>
            <instance id="source"/>
            <instance id="iq_Cb"/>
            <instance id="scale_1"/>
        </partition>
    </partitioning>
    <connections>
        <fifo-connection size="1048576" source="source" source-port="Out" target="system_plink_0" target-port="source_Out_parse_Byte"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_SOI_display_SOI" target="display" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="soi_up_SOI_OUT_raster_to_mb_SOI" target="raster_to_mb" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="soi_up_SOI_OUT_mb_to_raster_SOI" target="mb_to_raster" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="merger_YCbCr_mb_to_raster_YCbCr" target="mb_to_raster" target-port="YCbCr"/>
        <fifo-connection size="1048576" source="mb_to_raster" source-port="Y" target="system_plink_0" target-port="mb_to_raster_Y_ycrcb_to_rgb_Y"/>
        <fifo-connection size="1048576" source="mb_to_raster" source-port="CbCr" target="system_plink_0" target-port="mb_to_raster_CbCr_conv_420_422_CrCb420"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="rgb_to_ycrcb_Y_raster_to_mb_Y" target="raster_to_mb" target-port="Y"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="conv_422_420_CrCb420_raster_to_mb_CbCr" target="raster_to_mb" target-port="CbCr"/>
        <fifo-connection size="1048576" source="raster_to_mb" source-port="YCbCr" target="display" target-port="In"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_Data_huffman_Bit" target="huffman" target-port="Bit"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_HT_huffman_HT" target="huffman" target-port="HT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_Y_iq_Y_QT" target="iq_Y" target-port="QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_UV_iq_Cb_QT" target="iq_Cb" target-port="QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="splitQT_QT_UV_iq_Cr_QT" target="iq_Cr" target-port="QT"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_SOI_huffman_SOI" target="huffman" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_SOI_iq_Y_SOI" target="iq_Y" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_SOI_iq_Cb_SOI" target="iq_Cb" target-port="SOI"/>
        <fifo-connection size="1048576" source="system_plink_0" source-port="parse_SOI_iq_Cr_SOI" target="iq_Cr" target-port="SOI"/>
        <fifo-connection size="1048576" source="huffman" source-port="Block" target="splitter420" target-port="YCbCr"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Y" target="iq_Y" target-port="Block"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Cb" target="iq_Cb" target-port="Block"/>
        <fifo-connection size="1048576" source="splitter420" source-port="Cr" target="iq_Cr" target-port="Block"/>
        <fifo-connection size="1048576" source="iq_Y" source-port="Out" target="system_plink_0" target-port="iq_Y_Out_scale_IN"/>
        <fifo-connection size="1048576" source="iq_Cb" source-port="Out" target="system_plink_0" target-port="iq_Cb_Out_scale_0_IN"/>
        <fifo-connection size="1048576" source="iq_Cr" source-port="Out" target="scale_1" target-port="IN"/>
        <fifo-connection size="1048576" source="scale_1" source-port="OUT" target="system_plink_0" target-port="scale_1_OUT_row_1_IN"/>
    </connections>
</configuration>
