52
138
184
170
129
82
37
224
121
129
58
67
63
86
98
31
188
166
98
80

C:\Users\tmcphill\GitRepos\fpga-components\stochastic\lfsr\vivado-hls\lfsr\ultrazed\sim\verilog>call C:/Xilinx/Vivado/2016.4/bin/xelab xil_defaultlib.apatb_simple_lfsr_next_random_bits_top -prj simple_lfsr_next_random_bits.prj --initfile "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s simple_lfsr_next_random_bits  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_simple_lfsr_next_random_bits_top -prj simple_lfsr_next_random_bits.prj --initfile C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s simple_lfsr_next_random_bits 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_random_bits.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simple_lfsr_next_random_bits_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_random_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_lfsr_next_random_bits
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_lfsr_next_random_bits
Compiling module xil_defaultlib.apatb_simple_lfsr_next_random_bi...
Built simulation snapshot simple_lfsr_next_random_bits

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/xsim.dir/simple_lfsr_next_random_bits/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/xsim.dir/simple_lfsr_next_random_bits/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 24 16:50:33 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 24 16:50:33 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source xsim.dir/simple_lfsr_next_random_bits/xsim_script.tcl
# xsim {simple_lfsr_next_random_bits} -autoloadwcfg -tclbatch {simple_lfsr_next_random_bits.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source simple_lfsr_next_random_bits.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [0.00%] @ "235000"
// RTL Simulation : 2 / 20 [0.00%] @ "335000"
// RTL Simulation : 3 / 20 [0.00%] @ "435000"
// RTL Simulation : 4 / 20 [0.00%] @ "535000"
// RTL Simulation : 5 / 20 [0.00%] @ "635000"
// RTL Simulation : 6 / 20 [0.00%] @ "735000"
// RTL Simulation : 7 / 20 [0.00%] @ "835000"
// RTL Simulation : 8 / 20 [0.00%] @ "935000"
// RTL Simulation : 9 / 20 [0.00%] @ "1035000"
// RTL Simulation : 10 / 20 [0.00%] @ "1135000"
// RTL Simulation : 11 / 20 [0.00%] @ "1235000"
// RTL Simulation : 12 / 20 [0.00%] @ "1335000"
// RTL Simulation : 13 / 20 [0.00%] @ "1435000"
// RTL Simulation : 14 / 20 [0.00%] @ "1535000"
// RTL Simulation : 15 / 20 [0.00%] @ "1635000"
// RTL Simulation : 16 / 20 [0.00%] @ "1735000"
// RTL Simulation : 17 / 20 [0.00%] @ "1835000"
// RTL Simulation : 18 / 20 [0.00%] @ "1935000"
// RTL Simulation : 19 / 20 [0.00%] @ "2035000"
// RTL Simulation : 20 / 20 [0.00%] @ "2135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2175 ns : File "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_random_bits.autotb.v" Line 203
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 24 16:50:41 2017...
52
138
184
170
129
82
37
224
121
129
58
67
63
86
98
31
188
166
98
80
