INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO circuits/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/modul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO circuits/traffic_light_controller/traffic_light_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
