 
****************************************
Report : clocks
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:31:43 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         25.00   {12 25}             G         {U_clock_gating_cell/gated_clock}
REFERENCE_CLK   25.00   {12 25}                       {reference_clk}
SCAN_CLK       100.00   {50 100}                      {scan_clk}
UART_CLK       271.00   {0 135}                       {UART_clk}
UART_TRANSMITTER_CLK
              8672.00   {0 4336}            G         {U_clock_divider/output_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       reference_clk  {U_clock_gating_cell/gated_clock}
                                            REFERENCE_CLK  divide_by(1)
UART_TRANSMITTER_CLK
              UART_clk       {U_clock_divider/output_clk}
                                            UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
