#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Delay_PWM_PWMUDB */
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Delay_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Delay_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Delay_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Delay_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Delay_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Delay_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Delay_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Delay_PWM_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define Delay_PWM_PWMUDB_genblk8_stsreg__5__POS 5
#define Delay_PWM_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define Delay_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define Delay_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define Delay_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Delay_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ChannelSelect */
#define ChannelSelect__0__MASK 0x02u
#define ChannelSelect__0__PC CYREG_PRT6_PC1
#define ChannelSelect__0__PORT 6u
#define ChannelSelect__0__SHIFT 1
#define ChannelSelect__AG CYREG_PRT6_AG
#define ChannelSelect__AMUX CYREG_PRT6_AMUX
#define ChannelSelect__BIE CYREG_PRT6_BIE
#define ChannelSelect__BIT_MASK CYREG_PRT6_BIT_MASK
#define ChannelSelect__BYP CYREG_PRT6_BYP
#define ChannelSelect__CTL CYREG_PRT6_CTL
#define ChannelSelect__DM0 CYREG_PRT6_DM0
#define ChannelSelect__DM1 CYREG_PRT6_DM1
#define ChannelSelect__DM2 CYREG_PRT6_DM2
#define ChannelSelect__DR CYREG_PRT6_DR
#define ChannelSelect__INP_DIS CYREG_PRT6_INP_DIS
#define ChannelSelect__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ChannelSelect__LCD_EN CYREG_PRT6_LCD_EN
#define ChannelSelect__MASK 0x02u
#define ChannelSelect__PORT 6u
#define ChannelSelect__PRT CYREG_PRT6_PRT
#define ChannelSelect__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ChannelSelect__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ChannelSelect__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ChannelSelect__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ChannelSelect__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ChannelSelect__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ChannelSelect__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ChannelSelect__PS CYREG_PRT6_PS
#define ChannelSelect__SHIFT 1
#define ChannelSelect__SLW CYREG_PRT6_SLW

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* DMA_ADC2Mem */
#define DMA_ADC2Mem__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_ADC2Mem__DRQ_NUMBER 10u
#define DMA_ADC2Mem__NUMBEROF_TDS 0u
#define DMA_ADC2Mem__PRIORITY 2u
#define DMA_ADC2Mem__TERMIN_EN 0u
#define DMA_ADC2Mem__TERMIN_SEL 0u
#define DMA_ADC2Mem__TERMOUT0_EN 1u
#define DMA_ADC2Mem__TERMOUT0_SEL 10u
#define DMA_ADC2Mem__TERMOUT1_EN 0u
#define DMA_ADC2Mem__TERMOUT1_SEL 0u

/* DMA_Mem2Mem */
#define DMA_Mem2Mem__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_Mem2Mem__DRQ_NUMBER 0u
#define DMA_Mem2Mem__NUMBEROF_TDS 0u
#define DMA_Mem2Mem__PRIORITY 2u
#define DMA_Mem2Mem__TERMIN_EN 0u
#define DMA_Mem2Mem__TERMIN_SEL 0u
#define DMA_Mem2Mem__TERMOUT0_EN 0u
#define DMA_Mem2Mem__TERMOUT0_SEL 0u
#define DMA_Mem2Mem__TERMOUT1_EN 0u
#define DMA_Mem2Mem__TERMOUT1_SEL 0u

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Start_Reg */
#define Start_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Start_Reg_Sync_ctrl_reg__0__POS 0
#define Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Start_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Start_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Start_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Start_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Start_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Start_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Start_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Start_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Start_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Start_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Start_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Start_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Start_Reg_Sync_ctrl_reg__MASK 0x01u
#define Start_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Start_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Start_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_IRQ */
#define ADC_IRQ__ES2_PATCH 0u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_IRQ__INTC_MASK 0x20u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* Count0 */
#define Count0__0__MASK 0x01u
#define Count0__0__PC CYREG_PRT3_PC0
#define Count0__0__PORT 3u
#define Count0__0__SHIFT 0
#define Count0__AG CYREG_PRT3_AG
#define Count0__AMUX CYREG_PRT3_AMUX
#define Count0__BIE CYREG_PRT3_BIE
#define Count0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Count0__BYP CYREG_PRT3_BYP
#define Count0__CTL CYREG_PRT3_CTL
#define Count0__DM0 CYREG_PRT3_DM0
#define Count0__DM1 CYREG_PRT3_DM1
#define Count0__DM2 CYREG_PRT3_DM2
#define Count0__DR CYREG_PRT3_DR
#define Count0__INP_DIS CYREG_PRT3_INP_DIS
#define Count0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Count0__LCD_EN CYREG_PRT3_LCD_EN
#define Count0__MASK 0x01u
#define Count0__PORT 3u
#define Count0__PRT CYREG_PRT3_PRT
#define Count0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Count0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Count0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Count0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Count0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Count0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Count0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Count0__PS CYREG_PRT3_PS
#define Count0__SHIFT 0
#define Count0__SLW CYREG_PRT3_SLW

/* Count1 */
#define Count1__0__MASK 0x02u
#define Count1__0__PC CYREG_PRT3_PC1
#define Count1__0__PORT 3u
#define Count1__0__SHIFT 1
#define Count1__AG CYREG_PRT3_AG
#define Count1__AMUX CYREG_PRT3_AMUX
#define Count1__BIE CYREG_PRT3_BIE
#define Count1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Count1__BYP CYREG_PRT3_BYP
#define Count1__CTL CYREG_PRT3_CTL
#define Count1__DM0 CYREG_PRT3_DM0
#define Count1__DM1 CYREG_PRT3_DM1
#define Count1__DM2 CYREG_PRT3_DM2
#define Count1__DR CYREG_PRT3_DR
#define Count1__INP_DIS CYREG_PRT3_INP_DIS
#define Count1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Count1__LCD_EN CYREG_PRT3_LCD_EN
#define Count1__MASK 0x02u
#define Count1__PORT 3u
#define Count1__PRT CYREG_PRT3_PRT
#define Count1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Count1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Count1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Count1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Count1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Count1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Count1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Count1__PS CYREG_PRT3_PS
#define Count1__SHIFT 1
#define Count1__SLW CYREG_PRT3_SLW

/* Count2 */
#define Count2__0__MASK 0x04u
#define Count2__0__PC CYREG_PRT3_PC2
#define Count2__0__PORT 3u
#define Count2__0__SHIFT 2
#define Count2__AG CYREG_PRT3_AG
#define Count2__AMUX CYREG_PRT3_AMUX
#define Count2__BIE CYREG_PRT3_BIE
#define Count2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Count2__BYP CYREG_PRT3_BYP
#define Count2__CTL CYREG_PRT3_CTL
#define Count2__DM0 CYREG_PRT3_DM0
#define Count2__DM1 CYREG_PRT3_DM1
#define Count2__DM2 CYREG_PRT3_DM2
#define Count2__DR CYREG_PRT3_DR
#define Count2__INP_DIS CYREG_PRT3_INP_DIS
#define Count2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Count2__LCD_EN CYREG_PRT3_LCD_EN
#define Count2__MASK 0x04u
#define Count2__PORT 3u
#define Count2__PRT CYREG_PRT3_PRT
#define Count2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Count2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Count2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Count2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Count2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Count2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Count2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Count2__PS CYREG_PRT3_PS
#define Count2__SHIFT 2
#define Count2__SLW CYREG_PRT3_SLW

/* Count3 */
#define Count3__0__MASK 0x08u
#define Count3__0__PC CYREG_PRT3_PC3
#define Count3__0__PORT 3u
#define Count3__0__SHIFT 3
#define Count3__AG CYREG_PRT3_AG
#define Count3__AMUX CYREG_PRT3_AMUX
#define Count3__BIE CYREG_PRT3_BIE
#define Count3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Count3__BYP CYREG_PRT3_BYP
#define Count3__CTL CYREG_PRT3_CTL
#define Count3__DM0 CYREG_PRT3_DM0
#define Count3__DM1 CYREG_PRT3_DM1
#define Count3__DM2 CYREG_PRT3_DM2
#define Count3__DR CYREG_PRT3_DR
#define Count3__INP_DIS CYREG_PRT3_INP_DIS
#define Count3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Count3__LCD_EN CYREG_PRT3_LCD_EN
#define Count3__MASK 0x08u
#define Count3__PORT 3u
#define Count3__PRT CYREG_PRT3_PRT
#define Count3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Count3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Count3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Count3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Count3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Count3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Count3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Count3__PS CYREG_PRT3_PS
#define Count3__SHIFT 3
#define Count3__SLW CYREG_PRT3_SLW

/* EOCpin */
#define EOCpin__0__MASK 0x80u
#define EOCpin__0__PC CYREG_PRT3_PC7
#define EOCpin__0__PORT 3u
#define EOCpin__0__SHIFT 7
#define EOCpin__AG CYREG_PRT3_AG
#define EOCpin__AMUX CYREG_PRT3_AMUX
#define EOCpin__BIE CYREG_PRT3_BIE
#define EOCpin__BIT_MASK CYREG_PRT3_BIT_MASK
#define EOCpin__BYP CYREG_PRT3_BYP
#define EOCpin__CTL CYREG_PRT3_CTL
#define EOCpin__DM0 CYREG_PRT3_DM0
#define EOCpin__DM1 CYREG_PRT3_DM1
#define EOCpin__DM2 CYREG_PRT3_DM2
#define EOCpin__DR CYREG_PRT3_DR
#define EOCpin__INP_DIS CYREG_PRT3_INP_DIS
#define EOCpin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define EOCpin__LCD_EN CYREG_PRT3_LCD_EN
#define EOCpin__MASK 0x80u
#define EOCpin__PORT 3u
#define EOCpin__PRT CYREG_PRT3_PRT
#define EOCpin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define EOCpin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define EOCpin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define EOCpin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define EOCpin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define EOCpin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define EOCpin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define EOCpin__PS CYREG_PRT3_PS
#define EOCpin__SHIFT 7
#define EOCpin__SLW CYREG_PRT3_SLW

/* SOCpin */
#define SOCpin__0__MASK 0x40u
#define SOCpin__0__PC CYREG_PRT3_PC6
#define SOCpin__0__PORT 3u
#define SOCpin__0__SHIFT 6
#define SOCpin__AG CYREG_PRT3_AG
#define SOCpin__AMUX CYREG_PRT3_AMUX
#define SOCpin__BIE CYREG_PRT3_BIE
#define SOCpin__BIT_MASK CYREG_PRT3_BIT_MASK
#define SOCpin__BYP CYREG_PRT3_BYP
#define SOCpin__CTL CYREG_PRT3_CTL
#define SOCpin__DM0 CYREG_PRT3_DM0
#define SOCpin__DM1 CYREG_PRT3_DM1
#define SOCpin__DM2 CYREG_PRT3_DM2
#define SOCpin__DR CYREG_PRT3_DR
#define SOCpin__INP_DIS CYREG_PRT3_INP_DIS
#define SOCpin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SOCpin__LCD_EN CYREG_PRT3_LCD_EN
#define SOCpin__MASK 0x40u
#define SOCpin__PORT 3u
#define SOCpin__PRT CYREG_PRT3_PRT
#define SOCpin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SOCpin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SOCpin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SOCpin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SOCpin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SOCpin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SOCpin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SOCpin__PS CYREG_PRT3_PS
#define SOCpin__SHIFT 6
#define SOCpin__SLW CYREG_PRT3_SLW

/* Vin0 */
#define Vin0__0__MASK 0x01u
#define Vin0__0__PC CYREG_PRT4_PC0
#define Vin0__0__PORT 4u
#define Vin0__0__SHIFT 0
#define Vin0__AG CYREG_PRT4_AG
#define Vin0__AMUX CYREG_PRT4_AMUX
#define Vin0__BIE CYREG_PRT4_BIE
#define Vin0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin0__BYP CYREG_PRT4_BYP
#define Vin0__CTL CYREG_PRT4_CTL
#define Vin0__DM0 CYREG_PRT4_DM0
#define Vin0__DM1 CYREG_PRT4_DM1
#define Vin0__DM2 CYREG_PRT4_DM2
#define Vin0__DR CYREG_PRT4_DR
#define Vin0__INP_DIS CYREG_PRT4_INP_DIS
#define Vin0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin0__LCD_EN CYREG_PRT4_LCD_EN
#define Vin0__MASK 0x01u
#define Vin0__PORT 4u
#define Vin0__PRT CYREG_PRT4_PRT
#define Vin0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin0__PS CYREG_PRT4_PS
#define Vin0__SHIFT 0
#define Vin0__SLW CYREG_PRT4_SLW

/* Vin1 */
#define Vin1__0__MASK 0x02u
#define Vin1__0__PC CYREG_PRT4_PC1
#define Vin1__0__PORT 4u
#define Vin1__0__SHIFT 1
#define Vin1__AG CYREG_PRT4_AG
#define Vin1__AMUX CYREG_PRT4_AMUX
#define Vin1__BIE CYREG_PRT4_BIE
#define Vin1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin1__BYP CYREG_PRT4_BYP
#define Vin1__CTL CYREG_PRT4_CTL
#define Vin1__DM0 CYREG_PRT4_DM0
#define Vin1__DM1 CYREG_PRT4_DM1
#define Vin1__DM2 CYREG_PRT4_DM2
#define Vin1__DR CYREG_PRT4_DR
#define Vin1__INP_DIS CYREG_PRT4_INP_DIS
#define Vin1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin1__LCD_EN CYREG_PRT4_LCD_EN
#define Vin1__MASK 0x02u
#define Vin1__PORT 4u
#define Vin1__PRT CYREG_PRT4_PRT
#define Vin1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin1__PS CYREG_PRT4_PS
#define Vin1__SHIFT 1
#define Vin1__SLW CYREG_PRT4_SLW

/* Vin2 */
#define Vin2__0__MASK 0x04u
#define Vin2__0__PC CYREG_PRT4_PC2
#define Vin2__0__PORT 4u
#define Vin2__0__SHIFT 2
#define Vin2__AG CYREG_PRT4_AG
#define Vin2__AMUX CYREG_PRT4_AMUX
#define Vin2__BIE CYREG_PRT4_BIE
#define Vin2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin2__BYP CYREG_PRT4_BYP
#define Vin2__CTL CYREG_PRT4_CTL
#define Vin2__DM0 CYREG_PRT4_DM0
#define Vin2__DM1 CYREG_PRT4_DM1
#define Vin2__DM2 CYREG_PRT4_DM2
#define Vin2__DR CYREG_PRT4_DR
#define Vin2__INP_DIS CYREG_PRT4_INP_DIS
#define Vin2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin2__LCD_EN CYREG_PRT4_LCD_EN
#define Vin2__MASK 0x04u
#define Vin2__PORT 4u
#define Vin2__PRT CYREG_PRT4_PRT
#define Vin2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin2__PS CYREG_PRT4_PS
#define Vin2__SHIFT 2
#define Vin2__SLW CYREG_PRT4_SLW

/* Vin3 */
#define Vin3__0__MASK 0x08u
#define Vin3__0__PC CYREG_PRT4_PC3
#define Vin3__0__PORT 4u
#define Vin3__0__SHIFT 3
#define Vin3__AG CYREG_PRT4_AG
#define Vin3__AMUX CYREG_PRT4_AMUX
#define Vin3__BIE CYREG_PRT4_BIE
#define Vin3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin3__BYP CYREG_PRT4_BYP
#define Vin3__CTL CYREG_PRT4_CTL
#define Vin3__DM0 CYREG_PRT4_DM0
#define Vin3__DM1 CYREG_PRT4_DM1
#define Vin3__DM2 CYREG_PRT4_DM2
#define Vin3__DR CYREG_PRT4_DR
#define Vin3__INP_DIS CYREG_PRT4_INP_DIS
#define Vin3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin3__LCD_EN CYREG_PRT4_LCD_EN
#define Vin3__MASK 0x08u
#define Vin3__PORT 4u
#define Vin3__PRT CYREG_PRT4_PRT
#define Vin3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin3__PS CYREG_PRT4_PS
#define Vin3__SHIFT 3
#define Vin3__SLW CYREG_PRT4_SLW

/* Vin4 */
#define Vin4__0__MASK 0x10u
#define Vin4__0__PC CYREG_PRT4_PC4
#define Vin4__0__PORT 4u
#define Vin4__0__SHIFT 4
#define Vin4__AG CYREG_PRT4_AG
#define Vin4__AMUX CYREG_PRT4_AMUX
#define Vin4__BIE CYREG_PRT4_BIE
#define Vin4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin4__BYP CYREG_PRT4_BYP
#define Vin4__CTL CYREG_PRT4_CTL
#define Vin4__DM0 CYREG_PRT4_DM0
#define Vin4__DM1 CYREG_PRT4_DM1
#define Vin4__DM2 CYREG_PRT4_DM2
#define Vin4__DR CYREG_PRT4_DR
#define Vin4__INP_DIS CYREG_PRT4_INP_DIS
#define Vin4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin4__LCD_EN CYREG_PRT4_LCD_EN
#define Vin4__MASK 0x10u
#define Vin4__PORT 4u
#define Vin4__PRT CYREG_PRT4_PRT
#define Vin4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin4__PS CYREG_PRT4_PS
#define Vin4__SHIFT 4
#define Vin4__SLW CYREG_PRT4_SLW

/* Vin5 */
#define Vin5__0__MASK 0x20u
#define Vin5__0__PC CYREG_PRT4_PC5
#define Vin5__0__PORT 4u
#define Vin5__0__SHIFT 5
#define Vin5__AG CYREG_PRT4_AG
#define Vin5__AMUX CYREG_PRT4_AMUX
#define Vin5__BIE CYREG_PRT4_BIE
#define Vin5__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin5__BYP CYREG_PRT4_BYP
#define Vin5__CTL CYREG_PRT4_CTL
#define Vin5__DM0 CYREG_PRT4_DM0
#define Vin5__DM1 CYREG_PRT4_DM1
#define Vin5__DM2 CYREG_PRT4_DM2
#define Vin5__DR CYREG_PRT4_DR
#define Vin5__INP_DIS CYREG_PRT4_INP_DIS
#define Vin5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin5__LCD_EN CYREG_PRT4_LCD_EN
#define Vin5__MASK 0x20u
#define Vin5__PORT 4u
#define Vin5__PRT CYREG_PRT4_PRT
#define Vin5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin5__PS CYREG_PRT4_PS
#define Vin5__SHIFT 5
#define Vin5__SLW CYREG_PRT4_SLW

/* Vin6 */
#define Vin6__0__MASK 0x40u
#define Vin6__0__PC CYREG_PRT4_PC6
#define Vin6__0__PORT 4u
#define Vin6__0__SHIFT 6
#define Vin6__AG CYREG_PRT4_AG
#define Vin6__AMUX CYREG_PRT4_AMUX
#define Vin6__BIE CYREG_PRT4_BIE
#define Vin6__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin6__BYP CYREG_PRT4_BYP
#define Vin6__CTL CYREG_PRT4_CTL
#define Vin6__DM0 CYREG_PRT4_DM0
#define Vin6__DM1 CYREG_PRT4_DM1
#define Vin6__DM2 CYREG_PRT4_DM2
#define Vin6__DR CYREG_PRT4_DR
#define Vin6__INP_DIS CYREG_PRT4_INP_DIS
#define Vin6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin6__LCD_EN CYREG_PRT4_LCD_EN
#define Vin6__MASK 0x40u
#define Vin6__PORT 4u
#define Vin6__PRT CYREG_PRT4_PRT
#define Vin6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin6__PS CYREG_PRT4_PS
#define Vin6__SHIFT 6
#define Vin6__SLW CYREG_PRT4_SLW

/* Vin7 */
#define Vin7__0__MASK 0x80u
#define Vin7__0__PC CYREG_PRT4_PC7
#define Vin7__0__PORT 4u
#define Vin7__0__SHIFT 7
#define Vin7__AG CYREG_PRT4_AG
#define Vin7__AMUX CYREG_PRT4_AMUX
#define Vin7__BIE CYREG_PRT4_BIE
#define Vin7__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin7__BYP CYREG_PRT4_BYP
#define Vin7__CTL CYREG_PRT4_CTL
#define Vin7__DM0 CYREG_PRT4_DM0
#define Vin7__DM1 CYREG_PRT4_DM1
#define Vin7__DM2 CYREG_PRT4_DM2
#define Vin7__DR CYREG_PRT4_DR
#define Vin7__INP_DIS CYREG_PRT4_INP_DIS
#define Vin7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin7__LCD_EN CYREG_PRT4_LCD_EN
#define Vin7__MASK 0x80u
#define Vin7__PORT 4u
#define Vin7__PRT CYREG_PRT4_PRT
#define Vin7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin7__PS CYREG_PRT4_PS
#define Vin7__SHIFT 7
#define Vin7__SLW CYREG_PRT4_SLW

/* Vin8 */
#define Vin8__0__MASK 0x01u
#define Vin8__0__PC CYREG_PRT0_PC0
#define Vin8__0__PORT 0u
#define Vin8__0__SHIFT 0
#define Vin8__AG CYREG_PRT0_AG
#define Vin8__AMUX CYREG_PRT0_AMUX
#define Vin8__BIE CYREG_PRT0_BIE
#define Vin8__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin8__BYP CYREG_PRT0_BYP
#define Vin8__CTL CYREG_PRT0_CTL
#define Vin8__DM0 CYREG_PRT0_DM0
#define Vin8__DM1 CYREG_PRT0_DM1
#define Vin8__DM2 CYREG_PRT0_DM2
#define Vin8__DR CYREG_PRT0_DR
#define Vin8__INP_DIS CYREG_PRT0_INP_DIS
#define Vin8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin8__LCD_EN CYREG_PRT0_LCD_EN
#define Vin8__MASK 0x01u
#define Vin8__PORT 0u
#define Vin8__PRT CYREG_PRT0_PRT
#define Vin8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin8__PS CYREG_PRT0_PS
#define Vin8__SHIFT 0
#define Vin8__SLW CYREG_PRT0_SLW

/* Vin9 */
#define Vin9__0__MASK 0x02u
#define Vin9__0__PC CYREG_PRT0_PC1
#define Vin9__0__PORT 0u
#define Vin9__0__SHIFT 1
#define Vin9__AG CYREG_PRT0_AG
#define Vin9__AMUX CYREG_PRT0_AMUX
#define Vin9__BIE CYREG_PRT0_BIE
#define Vin9__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin9__BYP CYREG_PRT0_BYP
#define Vin9__CTL CYREG_PRT0_CTL
#define Vin9__DM0 CYREG_PRT0_DM0
#define Vin9__DM1 CYREG_PRT0_DM1
#define Vin9__DM2 CYREG_PRT0_DM2
#define Vin9__DR CYREG_PRT0_DR
#define Vin9__INP_DIS CYREG_PRT0_INP_DIS
#define Vin9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin9__LCD_EN CYREG_PRT0_LCD_EN
#define Vin9__MASK 0x02u
#define Vin9__PORT 0u
#define Vin9__PRT CYREG_PRT0_PRT
#define Vin9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin9__PS CYREG_PRT0_PS
#define Vin9__SHIFT 1
#define Vin9__SLW CYREG_PRT0_SLW

/* VinA */
#define VinA__0__MASK 0x04u
#define VinA__0__PC CYREG_PRT0_PC2
#define VinA__0__PORT 0u
#define VinA__0__SHIFT 2
#define VinA__AG CYREG_PRT0_AG
#define VinA__AMUX CYREG_PRT0_AMUX
#define VinA__BIE CYREG_PRT0_BIE
#define VinA__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinA__BYP CYREG_PRT0_BYP
#define VinA__CTL CYREG_PRT0_CTL
#define VinA__DM0 CYREG_PRT0_DM0
#define VinA__DM1 CYREG_PRT0_DM1
#define VinA__DM2 CYREG_PRT0_DM2
#define VinA__DR CYREG_PRT0_DR
#define VinA__INP_DIS CYREG_PRT0_INP_DIS
#define VinA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinA__LCD_EN CYREG_PRT0_LCD_EN
#define VinA__MASK 0x04u
#define VinA__PORT 0u
#define VinA__PRT CYREG_PRT0_PRT
#define VinA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinA__PS CYREG_PRT0_PS
#define VinA__SHIFT 2
#define VinA__SLW CYREG_PRT0_SLW

/* VinB */
#define VinB__0__MASK 0x08u
#define VinB__0__PC CYREG_PRT0_PC3
#define VinB__0__PORT 0u
#define VinB__0__SHIFT 3
#define VinB__AG CYREG_PRT0_AG
#define VinB__AMUX CYREG_PRT0_AMUX
#define VinB__BIE CYREG_PRT0_BIE
#define VinB__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinB__BYP CYREG_PRT0_BYP
#define VinB__CTL CYREG_PRT0_CTL
#define VinB__DM0 CYREG_PRT0_DM0
#define VinB__DM1 CYREG_PRT0_DM1
#define VinB__DM2 CYREG_PRT0_DM2
#define VinB__DR CYREG_PRT0_DR
#define VinB__INP_DIS CYREG_PRT0_INP_DIS
#define VinB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinB__LCD_EN CYREG_PRT0_LCD_EN
#define VinB__MASK 0x08u
#define VinB__PORT 0u
#define VinB__PRT CYREG_PRT0_PRT
#define VinB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinB__PS CYREG_PRT0_PS
#define VinB__SHIFT 3
#define VinB__SLW CYREG_PRT0_SLW

/* VinC */
#define VinC__0__MASK 0x10u
#define VinC__0__PC CYREG_PRT0_PC4
#define VinC__0__PORT 0u
#define VinC__0__SHIFT 4
#define VinC__AG CYREG_PRT0_AG
#define VinC__AMUX CYREG_PRT0_AMUX
#define VinC__BIE CYREG_PRT0_BIE
#define VinC__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinC__BYP CYREG_PRT0_BYP
#define VinC__CTL CYREG_PRT0_CTL
#define VinC__DM0 CYREG_PRT0_DM0
#define VinC__DM1 CYREG_PRT0_DM1
#define VinC__DM2 CYREG_PRT0_DM2
#define VinC__DR CYREG_PRT0_DR
#define VinC__INP_DIS CYREG_PRT0_INP_DIS
#define VinC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinC__LCD_EN CYREG_PRT0_LCD_EN
#define VinC__MASK 0x10u
#define VinC__PORT 0u
#define VinC__PRT CYREG_PRT0_PRT
#define VinC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinC__PS CYREG_PRT0_PS
#define VinC__SHIFT 4
#define VinC__SLW CYREG_PRT0_SLW

/* VinD */
#define VinD__0__MASK 0x20u
#define VinD__0__PC CYREG_PRT0_PC5
#define VinD__0__PORT 0u
#define VinD__0__SHIFT 5
#define VinD__AG CYREG_PRT0_AG
#define VinD__AMUX CYREG_PRT0_AMUX
#define VinD__BIE CYREG_PRT0_BIE
#define VinD__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinD__BYP CYREG_PRT0_BYP
#define VinD__CTL CYREG_PRT0_CTL
#define VinD__DM0 CYREG_PRT0_DM0
#define VinD__DM1 CYREG_PRT0_DM1
#define VinD__DM2 CYREG_PRT0_DM2
#define VinD__DR CYREG_PRT0_DR
#define VinD__INP_DIS CYREG_PRT0_INP_DIS
#define VinD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinD__LCD_EN CYREG_PRT0_LCD_EN
#define VinD__MASK 0x20u
#define VinD__PORT 0u
#define VinD__PRT CYREG_PRT0_PRT
#define VinD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinD__PS CYREG_PRT0_PS
#define VinD__SHIFT 5
#define VinD__SLW CYREG_PRT0_SLW

/* VinE */
#define VinE__0__MASK 0x40u
#define VinE__0__PC CYREG_PRT0_PC6
#define VinE__0__PORT 0u
#define VinE__0__SHIFT 6
#define VinE__AG CYREG_PRT0_AG
#define VinE__AMUX CYREG_PRT0_AMUX
#define VinE__BIE CYREG_PRT0_BIE
#define VinE__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinE__BYP CYREG_PRT0_BYP
#define VinE__CTL CYREG_PRT0_CTL
#define VinE__DM0 CYREG_PRT0_DM0
#define VinE__DM1 CYREG_PRT0_DM1
#define VinE__DM2 CYREG_PRT0_DM2
#define VinE__DR CYREG_PRT0_DR
#define VinE__INP_DIS CYREG_PRT0_INP_DIS
#define VinE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinE__LCD_EN CYREG_PRT0_LCD_EN
#define VinE__MASK 0x40u
#define VinE__PORT 0u
#define VinE__PRT CYREG_PRT0_PRT
#define VinE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinE__PS CYREG_PRT0_PS
#define VinE__SHIFT 6
#define VinE__SLW CYREG_PRT0_SLW

/* VinF */
#define VinF__0__MASK 0x80u
#define VinF__0__PC CYREG_PRT0_PC7
#define VinF__0__PORT 0u
#define VinF__0__SHIFT 7
#define VinF__AG CYREG_PRT0_AG
#define VinF__AMUX CYREG_PRT0_AMUX
#define VinF__BIE CYREG_PRT0_BIE
#define VinF__BIT_MASK CYREG_PRT0_BIT_MASK
#define VinF__BYP CYREG_PRT0_BYP
#define VinF__CTL CYREG_PRT0_CTL
#define VinF__DM0 CYREG_PRT0_DM0
#define VinF__DM1 CYREG_PRT0_DM1
#define VinF__DM2 CYREG_PRT0_DM2
#define VinF__DR CYREG_PRT0_DR
#define VinF__INP_DIS CYREG_PRT0_INP_DIS
#define VinF__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VinF__LCD_EN CYREG_PRT0_LCD_EN
#define VinF__MASK 0x80u
#define VinF__PORT 0u
#define VinF__PRT CYREG_PRT0_PRT
#define VinF__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VinF__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VinF__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VinF__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VinF__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VinF__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VinF__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VinF__PS CYREG_PRT0_PS
#define VinF__SHIFT 7
#define VinF__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000401u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
