Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "system.ngc"
Target Device                      : xc7a100t-3csg324

---- Source Options
Top Module Name                    : system
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : AREA
Optimization Effort                : 2
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" into library work
Parsing module <system>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" into library work
Parsing module <lac>.
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 23. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 24. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 25. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 86. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 87. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 88. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 89. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 90. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 91. parameter declaration becomes local in lac with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/lac.v" Line 92. parameter declaration becomes local in lac with formal parameter declaration list
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" into library work
Parsing module <uart>.
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 24. parameter declaration becomes local in uart with formal parameter declaration list
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/dp_ram.v" into library work
Parsing module <dp_ram>.
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/dp_ram.v" Line 20. parameter declaration becomes local in dp_ram with formal parameter declaration list
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system_conf.v" included at line 28.
Parsing module <lm32_cpu>.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_functions.v" included at line 423.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_instruction_unit>.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_functions.v" included at line 291.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_decoder.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_decoder>.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_functions.v" included at line 298.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_simtrace.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 10.
Parsing module <lm32_simtrace>.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_functions.v" included at line 63.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_load_store_unit>.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_functions.v" included at line 208.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_adder.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_addsub.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_logic_op.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_shifter.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_multiplier.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 24.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_interrupt.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system_conf.v" included at line 24.
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 25.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_ram.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_include.v" included at line 23.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_bram/wb_bram.v" into library work
Parsing module <wb_bram>.
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_bram/wb_bram.v" Line 25. parameter declaration becomes local in wb_bram with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_bram/wb_bram.v" Line 26. parameter declaration becomes local in wb_bram with formal parameter declaration list
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_uart/wb_uart.v" into library work
Parsing module <wb_uart>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_timer/wb_timer.v" into library work
Parsing module <wb_timer>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_gpio/wb_gpio.v" into library work
Parsing module <wb_gpio>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_spi/wb_spi.v" into library work
Parsing module <wb_spi>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_wb_top.v" into library work
Parsing module <i2c_master_wb_top>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_registers.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/timescale.v" included at line 50.
Parsing module <i2c_master_registers>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_byte_ctrl.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_defines.v" included at line 92.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_bit_ctrl.v" into library work
Parsing verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_defines.v" included at line 147.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_conbus/conbus.v" into library work
Parsing module <conbus>.
Analyzing Verilog file "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_conbus/conbus_arb.v" into library work
Parsing module <conbus_arb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 168: Port m0_cti_i is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 349: Port spi_cs is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 372: Port arst_i is not connected to this instance

Elaborating module <system>.

Elaborating module <conbus(s_addr_w=3,s0_addr=3'b0,s1_addr=3'b010,s2_addr=3'b011,s3_addr=3'b100,s4_addr=3'b101,s5_addr=3'b110)>.

Elaborating module <conbus_arb>.
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 230: Assignment to gpio0_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 248: Assignment to i2c0_sel ignored, since the identifier is never used

Elaborating module <lm32_cpu>.

Elaborating module <lm32_instruction_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.
"/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_instruction_unit.v" Line 699. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" Line 461: Assignment to pc_x ignored, since the identifier is never used

Elaborating module <lm32_simtrace>.
WARNING:HDLCompiler:1499 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_simtrace.v" Line 20: Empty module <lm32_simtrace> remains a black box.

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_decoder.v" Line 559: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=512,bytes_per_line=16,base_address=0,limit=0)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" Line 1138: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 273: Assignment to lm32i_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 274: Assignment to lm32i_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 275: Assignment to lm32i_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 287: Assignment to lm32d_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 288: Assignment to lm32d_lock ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 289: Assignment to lm32d_bte ignored, since the identifier is never used

Elaborating module <wb_bram(adr_width=12,mem_file_name="../firmware/hw-test/image.ram")>.
Reading initialization file \"../firmware/hw-test/image.ram\".

Elaborating module <wb_uart(clk_freq=100000000,baud=115200)>.

Elaborating module <uart(freq_hz=100000000,baud=115200)>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 39: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 135: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <wb_spi>.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_spi/wb_spi.v" Line 57: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_spi/wb_spi.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <i2c_master_wb_top>.

Elaborating module <i2c_master_byte_ctrl>.
WARNING:HDLCompiler:1308 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_byte_ctrl.v" Line 257: Found full_case directive in module i2c_master_byte_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:1308 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_bit_ctrl.v" Line 376: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <i2c_master_registers>.
WARNING:HDLCompiler:189 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 376: Size mismatch in connection of port <wb_adr_i>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 377: Size mismatch in connection of port <wb_dat_i>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 378: Size mismatch in connection of port <wb_dat_o>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <wb_timer(clk_freq=100000000)>.

Elaborating module <wb_gpio>.
WARNING:HDLCompiler:634 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 140: Net <lm32i_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 141: Net <lm32d_rty> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 143: Net <lm32i_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 144: Net <lm32d_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 161: Net <gpio0_intr> does not have a driver.
WARNING:HDLCompiler:552 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 176: Input port m0_cti_i[2] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" Line 372: Input port arst_i is not connected on this instance
WARNING:Xst:2972 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" line 483. All outputs of instance <simtrace> of block <lm32_simtrace> are unconnected in block <lm32_cpu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v".
        bootram_file = "../firmware/hw-test/image.ram"
        clk_freq = 100000000
        uart_baud_rate = 115200
WARNING:Xst:2898 - Port 'm0_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'm1_cti_i', unconnected in block instance 'conbus0', is tied to GND.
WARNING:Xst:2898 - Port 'arst_i', unconnected in block instance 'i2c0', is tied to GND.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s0_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s1_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s2_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s3_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s3_sel_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s4_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s5_cti_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 176: Output port <s5_sel_o> of the instance <conbus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <I_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <I_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <D_CTI_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <D_BTE_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <I_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 260: Output port <D_LOCK_O> of the instance <lm0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 349: Output port <spi_cs> of the instance <spi0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/system.v" line 372: Output port <wb_inta_o> of the instance <i2c0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <lm32i_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32i_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <lm32d_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_intr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

Synthesizing Unit <conbus>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_conbus/conbus.v".
        s_addr_w = 3
        s0_addr = 3'b000
        s1_addr = 3'b010
        s2_addr = 3'b011
        s3_addr = 3'b100
        s4_addr = 3'b101
        s5_addr = 3'b110
    Summary:
	no macro.
Unit <conbus> synthesized.

Synthesizing Unit <conbus_arb>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_conbus/conbus_arb.v".
        grant0 = 7'b0000001
        grant1 = 7'b0000010
        grant2 = 7'b0000100
        grant3 = 7'b0001000
        grant4 = 7'b0010000
        grant5 = 7'b0100000
        grant6 = 7'b1000000
    Found 7-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 56                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <conbus_arb> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 512
        icache_bytes_per_line = 16
        icache_base_address = 0
        icache_limit = 0
        dcache_associativity = 1
        dcache_sets = 512
        dcache_bytes_per_line = 16
        dcache_base_address = 0
        dcache_limit = 0
        watchpoints = 4'b0000
        breakpoints = 4'b0000
        interrupts = 32
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" line 436: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_cpu.v" line 495: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 32-bit register for signal <operand_m>.
    Found 32-bit register for signal <operand_w>.
    Found 30-bit register for signal <branch_target_x>.
    Found 30-bit register for signal <branch_target_m>.
    Found 5-bit register for signal <write_idx_x>.
    Found 5-bit register for signal <write_idx_m>.
    Found 5-bit register for signal <write_idx_w>.
    Found 3-bit register for signal <csr_x>.
    Found 3-bit register for signal <condition_x>.
    Found 2-bit register for signal <size_x>.
    Found 4-bit register for signal <logic_op_x>.
    Found 24-bit register for signal <eba>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_shift_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <system_call_exception>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <instruction_bus_error_exception>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit adder for signal <pc_d[31]_branch_offset_d[31]_add_160_OUT> created at line 1228.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 785.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 812.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 729
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 730
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 731
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 732
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 733
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 734
    Found 32-bit comparator equal for signal <cmp_zero> created at line 806
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_45_o> created at line 819
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 311 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_instruction_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <valid_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_f> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 32-bit register for signal <i_adr_o>.
    Found 32-bit register for signal <wb_data_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 1-bit register for signal <bus_error_f>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit adder for signal <pc_f[31]_GND_5_o_add_1_OUT> created at line 397.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_decoder.v".
    Summary:
	inferred  19 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_load_store_unit.v".
        associativity = 1
        sets = 512
        bytes_per_line = 16
        base_address = 0
        limit = 0
WARNING:Xst:647 - Input <load_store_address_x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <kill_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 32-bit register for signal <data_w>.
    Found 4-bit register for signal <d_sel_o>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 2-bit register for signal <size_m>.
    Found 2-bit register for signal <size_w>.
    Found 1-bit register for signal <d_stb_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 309.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 63.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 63.
    Found 33-bit adder for signal <n0025> created at line 62.
    Found 33-bit adder for signal <tmp_addResult> created at line 62.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 67.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 67.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0019> created at line 89.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 130.
    Found 6-bit subtractor for signal <cycles[5]_GND_19_o_sub_20_OUT> created at line 224.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lm32/lm32_interrupt.v".
        interrupts = 32
    Found 32-bit register for signal <im>.
    Found 32-bit register for signal <ip>.
    Found 1-bit register for signal <eie>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 97.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_bram>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_bram/wb_bram.v".
        mem_file_name = "../firmware/hw-test/image.ram"
        adr_width = 12
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <wb_bram> synthesized.

Synthesizing Unit <wb_uart>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_uart/wb_uart.v".
        clk_freq = 100000000
        baud = 115200
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_dat_o<7>>.
    Found 1-bit register for signal <wb_dat_o<6>>.
    Found 1-bit register for signal <wb_dat_o<5>>.
    Found 1-bit register for signal <wb_dat_o<4>>.
    Found 1-bit register for signal <wb_dat_o<3>>.
    Found 1-bit register for signal <wb_dat_o<2>>.
    Found 1-bit register for signal <wb_dat_o<1>>.
    Found 1-bit register for signal <wb_dat_o<0>>.
    Found 1-bit register for signal <tx_wr>.
    Found 1-bit register for signal <rx_ack>.
    Found 1-bit register for signal <ack>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<23><2:2>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<28><23:23>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<22><28:28>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<8><22:22>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<29><8:8>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<27><29:29>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<25><27:27>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<24><25:25>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<21><24:24>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<20><21:21>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<19><20:20>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<17><19:19>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<16><17:17>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<15><16:16>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<13><15:15>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<11><13:13>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<10><11:11>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<9><10:10>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<30><9:9>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31><30:30>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<26><31:31>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<18><26:26>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<14><18:18>> (without init value) have a constant value of 0 in block <wb_uart>.
    WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<12><14:14>> (without init value) have a constant value of 0 in block <wb_uart>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_uart> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/lac/uart.v".
        freq_hz = 100000000
        baud = 115200
    Found 1-bit register for signal <uart_rxd1>.
    Found 1-bit register for signal <uart_rxd2>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_count16>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 1-bit register for signal <rx_avail>.
    Found 1-bit register for signal <rx_error>.
    Found 8-bit register for signal <rx_data>.
    Found 8-bit register for signal <rxd_reg>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <uart_txd>.
    Found 8-bit register for signal <txd_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 4-bit register for signal <tx_count16>.
    Found 16-bit register for signal <enable16_counter>.
    Found 4-bit adder for signal <rx_count16[3]_GND_23_o_add_11_OUT> created at line 88.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_23_o_add_13_OUT> created at line 91.
    Found 4-bit adder for signal <tx_count16[3]_GND_23_o_add_41_OUT> created at line 135.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_23_o_add_43_OUT> created at line 138.
    Found 16-bit subtractor for signal <GND_23_o_GND_23_o_sub_3_OUT<15:0>> created at line 39.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <wb_spi>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_spi/wb_spi.v".
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sck>.
    Found 3-bit register for signal <bitcount>.
    Found 1-bit register for signal <run>.
    Found 8-bit register for signal <prescaler>.
    Found 8-bit register for signal <divisor>.
    Found 8-bit register for signal <sreg>.
    Found 1-bit register for signal <ilatch>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 8-bit register for signal <spi_cs>.
    Found 1-bit register for signal <ack>.
    Found 8-bit adder for signal <prescaler[7]_GND_24_o_add_2_OUT> created at line 57.
    Found 3-bit adder for signal <bitcount[2]_GND_24_o_add_6_OUT> created at line 63.
    Found 8-bit comparator equal for signal <prescaler[7]_divisor[7]_equal_4_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <wb_spi> synthesized.

Synthesizing Unit <i2c_master_wb_top>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_wb_top.v".
        ARST_LVL = 1'b0
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_adr_i[2]_GND_25_o_wide_mux_2_OUT> created at line 203.
    Found 1-bit tristate buffer for signal <scl> created at line 300
    Found 1-bit tristate buffer for signal <sda> created at line 301
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <i2c_master_wb_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
WARNING:Xst:647 - Input <clk_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 5-bit register for signal <c_state>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_26_o_sub_6_OUT> created at line 219.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_bit_ctrl.v".
        idle = 17'b00000000000000000
        start_a = 17'b00000000000000001
        start_b = 17'b00000000000000010
        start_c = 17'b00000000000000100
        start_d = 17'b00000000000001000
        start_e = 17'b00000000000010000
        stop_a = 17'b00000000000100000
        stop_b = 17'b00000000001000000
        stop_c = 17'b00000000010000000
        stop_d = 17'b00000000100000000
        rd_a = 17'b00000001000000000
        rd_b = 17'b00000010000000000
        rd_c = 17'b00000100000000000
        rd_d = 17'b00001000000000000
        wr_a = 17'b00010000000000000
        wr_b = 17'b00100000000000000
        wr_c = 17'b01000000000000000
        wr_d = 17'b10000000000000000
    Found 16-bit register for signal <cnt>.
    Found 17-bit register for signal <c_state>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <dscl_oen>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_27_o_sub_3_OUT> created at line 239.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <i2c_master_registers>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_i2c/i2c_master_registers.v".
    Found 16-bit register for signal <prer>.
    Found 8-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 1-bit register for signal <cr<7>>.
    Found 1-bit register for signal <cr<6>>.
    Found 1-bit register for signal <cr<5>>.
    Found 1-bit register for signal <cr<4>>.
    Found 1-bit register for signal <cr<3>>.
    Found 1-bit register for signal <cr<2>>.
    Found 1-bit register for signal <cr<1>>.
    Found 1-bit register for signal <cr<0>>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <irq_flag>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <i2c_master_registers> synthesized.

Synthesizing Unit <wb_timer>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_timer/wb_timer.v".
        clk_freq = 100000000
WARNING:Xst:647 - Input <wb_adr_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <en0>.
    Found 1-bit register for signal <en1>.
    Found 1-bit register for signal <ar0>.
    Found 1-bit register for signal <ar1>.
    Found 1-bit register for signal <trig0>.
    Found 1-bit register for signal <trig1>.
    Found 32-bit register for signal <counter0>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <compare0>.
    Found 32-bit register for signal <compare1>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <irqen0>.
    Found 1-bit register for signal <irqen1>.
    Found 1-bit register for signal <ack>.
    Found 32-bit adder for signal <counter0[31]_GND_57_o_add_6_OUT> created at line 92.
    Found 32-bit adder for signal <counter1[31]_GND_57_o_add_9_OUT> created at line 98.
    Found 32-bit 7-to-1 multiplexer for signal <_n0180> created at line 109.
    Found 32-bit comparator equal for signal <match0> created at line 64
    Found 32-bit comparator equal for signal <match1> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 169 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <wb_timer> synthesized.

Synthesizing Unit <wb_gpio>.
    Related source file is "/home/ferney/FERNEY/NACHO/Digital2/laboratorios/lm32/lm32_soc_hdl/rtl/wb_gpio/wb_gpio.v".
        gpio_io_width = 8
        gpio_dir_reset_val = 0
        gpio_o_reset_val = 0
        wb_dat_width = 32
        wb_adr_width = 32
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <gpio_dir>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 8-bit register for signal <gpio_o>.
    Found 1-bit tristate buffer for signal <gpio_io<0>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<1>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<2>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<3>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<4>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<5>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<6>> created at line 90
    Found 1-bit tristate buffer for signal <gpio_io<7>> created at line 90
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <wb_gpio> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port RAM                           : 1
 32x32-bit dual-port RAM                               : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 19
 16-bit subtractor                                     : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 3
 4-bit adder                                           : 4
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 194
 1-bit register                                        : 120
 16-bit register                                       : 3
 2-bit register                                        : 3
 24-bit register                                       : 1
 3-bit register                                        : 4
 30-bit register                                       : 7
 32-bit register                                       : 31
 4-bit register                                        : 8
 5-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 13
# Comparators                                          : 11
 1-bit comparator equal                                : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 209
 1-bit 2-to-1 multiplexer                              : 92
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <wb_dat_o_8> in Unit <gpio0> is equivalent to the following 23 FFs/Latches, which will be removed : <wb_dat_o_9> <wb_dat_o_10> <wb_dat_o_11> <wb_dat_o_12> <wb_dat_o_13> <wb_dat_o_14> <wb_dat_o_15> <wb_dat_o_16> <wb_dat_o_17> <wb_dat_o_18> <wb_dat_o_19> <wb_dat_o_20> <wb_dat_o_21> <wb_dat_o_22> <wb_dat_o_23> <wb_dat_o_24> <wb_dat_o_25> <wb_dat_o_26> <wb_dat_o_27> <wb_dat_o_28> <wb_dat_o_29> <wb_dat_o_30> <wb_dat_o_31> 
WARNING:Xst:1710 - FF/Latch <wb_dat_o_8> (without init value) has a constant value of 0 in block <gpio0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_31> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_30> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_29> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_28> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_27> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_26> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_25> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_24> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_23> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_22> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_21> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_20> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_19> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_18> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_17> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_16> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_15> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_14> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_13> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_12> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_11> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_10> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_9> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_dat_o_8> (without init value) has a constant value of 0 in block <spi0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_x> (without init value) has a constant value of 0 in block <lm0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_adr_o_12> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_13> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_14> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_15> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_16> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_17> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_18> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_19> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_20> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_21> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_22> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_23> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_24> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_25> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_26> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_27> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <i_adr_o_31> of sequential type is unconnected in block <instruction_unit>.
WARNING:Xst:2677 - Node <d_adr_o_12> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_13> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_14> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_15> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_16> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_17> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_18> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_19> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_20> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_21> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_22> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_23> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_24> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_25> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_26> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_27> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2677 - Node <d_adr_o_31> of sequential type is unconnected in block <load_store_unit>.
WARNING:Xst:2404 -  FFs/Latches <wb_dat_o<31:8>> (without init value) have a constant value of 0 in block <wb_gpio>.

Synthesizing (advanced) Unit <lm32_cpu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <enable16_counter>: 1 register on signal <enable16_counter>.
The following registers are absorbed into counter <rx_count16>: 1 register on signal <rx_count16>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_count16>: 1 register on signal <tx_count16>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <wb_bram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <wb_dat_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <wb_we_i>       | high     |
    |     addrA          | connected to signal <wb_adr_i>      |          |
    |     diA            | connected to signal <wb_dat_i>      |          |
    |     doA            | connected to signal <wb_dat_o>      |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <wb_bram> synthesized (advanced).

Synthesizing (advanced) Unit <wb_spi>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
The following registers are absorbed into counter <bitcount>: 1 register on signal <bitcount>.
Unit <wb_spi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1024x32-bit single-port block RAM                     : 1
 32x32-bit dual-port distributed RAM                   : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 9
 16-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 8
 16-bit down counter                                   : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 4
 6-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 1464
 Flip-Flops                                            : 1464
# Comparators                                          : 11
 1-bit comparator equal                                : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 6
 8-bit comparator equal                                : 1
# Multiplexers                                         : 320
 1-bit 2-to-1 multiplexer                              : 211
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wb_dat_o_31> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_30> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_29> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_28> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_27> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_26> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_25> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_24> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_23> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_22> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_21> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_20> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_19> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_18> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_17> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_16> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_15> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_14> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_13> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_12> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_11> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_10> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_9> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_dat_o_8> (without init value) has a constant value of 0 in block <wb_spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <conbus0/FSM_0> on signal <state[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 000
 0000010 | 001
 0000100 | 011
 0001000 | 010
 0010000 | 110
 0100000 | 111
 1000000 | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm0/mc_arithmetic/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c0/byte_controller/FSM_2> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c0/bit_controller/FSM_3> on signal <c_state[1:18]> with one-hot encoding.
-----------------------------------------
 State             | Encoding
-----------------------------------------
 00000000000000000 | 000000000000000001
 00000000000000001 | 000000000000000010
 00000000000000010 | 000000000000000100
 00000000000000100 | 000000000000001000
 00000000000001000 | 000000000000010000
 00000000000010000 | 000000000000100000
 00000000000100000 | 000000000001000000
 00000000001000000 | 000000000010000000
 00000000010000000 | 000000000100000000
 00000000100000000 | 000000001000000000
 00000001000000000 | 000000010000000000
 00000010000000000 | 000000100000000000
 00000100000000000 | 000001000000000000
 00001000000000000 | 000010000000000000
 00010000000000000 | 000100000000000000
 00100000000000000 | 001000000000000000
 01000000000000000 | 010000000000000000
 10000000000000000 | 100000000000000000
-----------------------------------------
WARNING:Xst:2677 - Node <Mmult_n00193> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd1> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <conbus_arb/state_FSM_FFd2> (without init value) has a constant value of 0 in block <conbus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit wb_gpio: 8 internal tristates are replaced by logic (pull-up yes): gpio_io<0>, gpio_io<1>, gpio_io<2>, gpio_io<3>, gpio_io<4>, gpio_io<5>, gpio_io<6>, gpio_io<7>.

Optimizing unit <system> ...

Optimizing unit <conbus> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_31> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_30> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_29> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_28> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_27> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_26> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_25> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_24> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_23> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_22> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_21> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_20> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_19> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_18> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_17> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_16> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_15> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_14> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_13> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_12> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_11> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_10> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_9> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_8> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_7> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_6> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_5> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_4> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_2> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_0> (without init value) has a constant value of 0 in block <lm32_interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_load_store_unit> ...
INFO:Xst:2261 - The FF/Latch <d_stb_o> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cyc_o> 

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <wb_uart> ...

Optimizing unit <uart> ...

Optimizing unit <wb_spi> ...

Optimizing unit <i2c_master_registers> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <wb_timer> ...

Optimizing unit <wb_gpio> ...
WARNING:Xst:1710 - FF/Latch <lm0/bus_error_x> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/pc_w_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/instruction_unit/i_adr_o_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_sel_o_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/byte_enable_m_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <lm0/load_store_unit/d_adr_o_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <spi0/spi_cs_0> of sequential type is unconnected in block <system>.
WARNING:Xst:1710 - FF/Latch <uart0/uart0/enable16_counter_14> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_13> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_15> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_11> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_10> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_12> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_8> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_9> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart0/uart0/enable16_counter_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_10> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_11> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_12> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_13> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_14> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_20> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_15> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_21> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_16> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_22> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_17> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_23> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_18> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_24> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_19> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_30> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_25> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_31> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_26> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_27> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_28> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_29> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_3> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_4> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_5> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_6> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_7> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_8> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_9> 
INFO:Xst:2261 - The FF/Latch <lm0/logic_op_x_2> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/sign_extend_x> <lm0/condition_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_2> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_3> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_4> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_5> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_6> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_7> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_8> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/muliplicand_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_0_x_9> 
INFO:Xst:2261 - The FF/Latch <lm0/load_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_0> <lm0/condition_x_0> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_1> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <lm0/logic_op_x_1> <lm0/condition_x_1> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_10> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_11> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_12> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_13> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_14> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_20> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_15> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_21> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_16> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_22> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_17> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_23> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_18> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_24> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_19> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_30> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_25> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_31> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_26> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_27> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_28> 
INFO:Xst:2261 - The FF/Latch <lm0/multiplier/multiplier_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/operand_1_x_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 4.
Forward register balancing over carry chain lm0/Mcompar_cmp_zero_cy<0>
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/size_m_1> in Unit <system> is equivalent to the following 16 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB0> <lm0/load_store_unit/store_data_m_14_BRB0> <lm0/load_store_unit/store_data_m_13_BRB0> <lm0/load_store_unit/store_data_m_12_BRB0> <lm0/load_store_unit/store_data_m_11_BRB0> <lm0/load_store_unit/store_data_m_10_BRB0> <lm0/load_store_unit/store_data_m_9_BRB0> <lm0/load_store_unit/store_data_m_8_BRB0> <lm0/load_store_unit/store_data_m_31_BRB0> <lm0/load_store_unit/store_data_m_30_BRB0> <lm0/load_store_unit/store_data_m_29_BRB0> <lm0/load_store_unit/store_data_m_28_BRB0> <lm0/load_store_unit/store_data_m_27_BRB0> <lm0/load_store_unit/store_data_m_26_BRB0> <lm0/load_store_unit/store_data_m_25_BRB0> <lm0/load_store_unit/store_data_m_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/m_result_sel_compare_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm0/x_bypass_enable_x> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/m_bypass_enable_x_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_8_BRB1> <lm0/load_store_unit/store_data_m_16_BRB0> <lm0/load_store_unit/store_data_m_24_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_1> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_9_BRB1> <lm0/load_store_unit/store_data_m_17_BRB0> <lm0/load_store_unit/store_data_m_25_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_2> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_10_BRB1> <lm0/load_store_unit/store_data_m_18_BRB0> <lm0/load_store_unit/store_data_m_26_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_3> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_11_BRB1> <lm0/load_store_unit/store_data_m_19_BRB0> <lm0/load_store_unit/store_data_m_27_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_4> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_12_BRB1> <lm0/load_store_unit/store_data_m_20_BRB0> <lm0/load_store_unit/store_data_m_28_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_5> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_13_BRB1> <lm0/load_store_unit/store_data_m_21_BRB0> <lm0/load_store_unit/store_data_m_29_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_6> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_14_BRB1> <lm0/load_store_unit/store_data_m_22_BRB0> <lm0/load_store_unit/store_data_m_30_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_store_unit/store_data_m_7> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <lm0/load_store_unit/store_data_m_15_BRB1> <lm0/load_store_unit/store_data_m_23_BRB0> <lm0/load_store_unit/store_data_m_31_BRB4> 
INFO:Xst:2261 - The FF/Latch <lm0/load_m> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm0/size_x_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <lm0/w_result_sel_mul_x_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <system> :
	Register(s) lm0/operand_w_1 lm0/operand_w_0 lm0/load_store_unit/data_w_15 lm0/load_store_unit/data_w_7 lm0/load_store_unit/data_w_23 lm0/load_store_unit/data_w_31 has(ve) been forward balanced into : lm0/load_store_unit/load_data_w<10>41_FRB.
	Register(s) lm0/branch_x has(ve) been backward balanced into : lm0/branch_x_BRB0 lm0/branch_x_BRB1 lm0/branch_x_BRB2 lm0/branch_x_BRB3 lm0/branch_x_BRB4 lm0/branch_x_BRB5.
	Register(s) lm0/load_store_unit/store_data_m_10 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_10_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_11 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_11_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_12 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_12_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_13 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_13_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_14 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_14_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_15 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_15_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_16 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_16_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_17 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_17_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_18 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_18_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_19 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_19_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_20 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_20_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_21 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_21_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_22 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_22_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_23 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_23_BRB1 lm0/load_store_unit/store_data_m_23_BRB2 lm0/load_store_unit/store_data_m_23_BRB3.
	Register(s) lm0/load_store_unit/store_data_m_24 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_24_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_25 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_25_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_26 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_26_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_27 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_27_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_28 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_28_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_29 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_29_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_30 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_30_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_31 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_31_BRB1 lm0/load_store_unit/store_data_m_31_BRB3 .
	Register(s) lm0/load_store_unit/store_data_m_8 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_8_BRB2.
	Register(s) lm0/load_store_unit/store_data_m_9 has(ve) been backward balanced into : lm0/load_store_unit/store_data_m_9_BRB2.
	Register(s) lm0/mc_arithmetic/a_31 has(ve) been backward balanced into : lm0/mc_arithmetic/a_31_BRB0 lm0/mc_arithmetic/a_31_BRB1 lm0/mc_arithmetic/a_31_BRB2.
	Register(s) lm0/store_x has(ve) been backward balanced into : lm0/store_x_BRB0 lm0/store_x_BRB5.
	Register(s) lm0/w_result_sel_mul_m has(ve) been backward balanced into : lm0/w_result_sel_mul_m_BRB0 lm0/w_result_sel_mul_m_BRB1.
Unit <system> processed.
FlipFlop uart0/uart0/uart_txd has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop spi0/sreg_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop spi0/sck has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop i2c0/bit_controller/sda_oen has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop i2c0/bit_controller/scl_oen has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1333
 Flip-Flops                                            : 1333

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2201
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 100
#      LUT2                        : 199
#      LUT3                        : 210
#      LUT4                        : 217
#      LUT5                        : 300
#      LUT6                        : 605
#      MUXCY                       : 276
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 252
# FlipFlops/Latches                : 1333
#      FD                          : 24
#      FDC                         : 162
#      FDCE                        : 765
#      FDE                         : 77
#      FDP                         : 6
#      FDPE                        : 53
#      FDR                         : 30
#      FDRE                        : 139
#      FDS                         : 4
#      FDSE                        : 73
# RAMS                             : 65
#      RAM32X1D                    : 64
#      RAMB36E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 3
#      IOBUF                       : 2
#      OBUF                        : 4
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1327  out of  126800     1%  
 Number of Slice LUTs:                 1789  out of  63400     2%  
    Number used as Logic:              1661  out of  63400     2%  
    Number used as Memory:              128  out of  19000     0%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2027
   Number with an unused Flip Flop:     700  out of   2027    34%  
   Number with an unused LUT:           238  out of   2027    11%  
   Number of fully used LUT-FF pairs:  1089  out of   2027    53%  
   Number of unique control sets:        51

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    210     4%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1398  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.292ns (Maximum Frequency: 158.937MHz)
   Minimum input arrival time before clock: 1.706ns
   Maximum output required time after clock: 1.037ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.292ns (frequency: 158.937MHz)
  Total number of paths / destination ports: 1326729 / 3303
-------------------------------------------------------------------------
Delay:               6.292ns (Levels of Logic = 3)
  Source:            lm0/multiplier/multiplier_1 (FF)
  Destination:       lm0/multiplier/product_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lm0/multiplier/multiplier_1 to lm0/multiplier/product_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.361   0.312  lm0/multiplier/multiplier_1 (lm0/multiplier/multiplier_1)
     DSP48E1:A1->PCOUT47    1   2.970   0.000  lm0/multiplier/Mmult_n0019 (lm0/multiplier/Mmult_n0019_PCOUT_to_Mmult_n00191_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  lm0/multiplier/Mmult_n00191 (lm0/multiplier/Mmult_n00191_PCOUT_to_Mmult_n00192_PCIN_47)
     DSP48E1:PCIN47->P14    1   1.107   0.279  lm0/multiplier/Mmult_n00192 (lm0/multiplier/n0019<31>)
     FDCE:D                    0.008          lm0/multiplier/product_31
    ----------------------------------------
    Total                      6.292ns (5.701ns logic, 0.591ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1418 / 1413
-------------------------------------------------------------------------
Offset:              1.706ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       i2c0/registers/cr_3 (FF)
  Destination Clock: clk rising

  Data Path: rst to i2c0/registers/cr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           134   0.001   0.816  rst_IBUF (rst_IBUF)
     LUT6:I0->O            2   0.097   0.688  i2c0/registers/_n0186_inv1 (i2c0/registers/_n0186_inv)
     LUT5:I0->O            1   0.097   0.000  i2c0/registers/cr_3_rstpot (i2c0/registers/cr_3_rstpot)
     FDC:D                     0.008          i2c0/registers/cr_3
    ----------------------------------------
    Total                      1.706ns (0.203ns logic, 1.503ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.037ns (Levels of Logic = 2)
  Source:            uart0/uart0/uart_txd (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: uart0/uart0/uart_txd to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  uart0/uart0/uart_txd (uart0/uart0/uart_txd)
     INV:I->O              1   0.113   0.279  led1_INV_0 (led_OBUF)
     OBUF:I->O                 0.000          led_OBUF (led)
    ----------------------------------------
    Total                      1.037ns (0.474ns logic, 0.563ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.292|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 109.00 secs
Total CPU time to Xst completion: 105.20 secs
 
--> 


Total memory usage is 514252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  334 (   0 filtered)
Number of infos    :  106 (   0 filtered)

