

================================================================
== Vitis HLS Report for 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
================================================================
* Date:           Fri Jul 18 13:03:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      866|      866|  8.660 us|  8.660 us|  865|  865|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4  |      864|      864|         3|          3|          4|   288|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     98|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_278_p2     |         +|   0|  0|   9|           9|           1|
    |add_ln26_fu_299_p2       |         +|   0|  0|   6|           6|           1|
    |add_ln30_1_fu_404_p2     |         +|   0|  0|   6|           4|           1|
    |add_ln30_fu_344_p2       |         +|   0|  0|   3|           2|           1|
    |add_ln31_fu_398_p2       |         +|   0|  0|   3|           2|           1|
    |and_ln26_fu_330_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln26_fu_272_p2      |      icmp|   0|  0|   9|           9|           9|
    |icmp_ln30_fu_305_p2      |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln31_fu_324_p2      |      icmp|   0|  0|   3|           2|           2|
    |empty_fu_350_p2          |        or|   0|  0|   1|           1|           1|
    |n_mid2_fu_356_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_336_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln26_fu_310_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_409_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln30_fu_365_p3    |    select|   0|  0|   2|           1|           2|
    |xor_ln26_fu_318_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  65|          46|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |gmem2_blk_n_R                           |   9|          2|    1|          2|
    |indvar_flatten12_fu_98                  |   9|          2|    9|         18|
    |indvar_flatten_fu_90                    |   9|          2|    4|          8|
    |m_fu_86                                 |   9|          2|    2|          4|
    |n_fu_82                                 |   9|          2|    2|          4|
    |oc_fu_94                                |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  98|         22|   39|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln26_1_reg_485           |   9|   0|    9|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |gmem2_addr_read_reg_495      |  16|   0|   16|          0|
    |indvar_flatten12_fu_98       |   9|   0|    9|          0|
    |indvar_flatten_fu_90         |   4|   0|    4|          0|
    |indvar_flatten_load_reg_476  |   4|   0|    4|          0|
    |m_fu_86                      |   2|   0|    2|          0|
    |n_fu_82                      |   2|   0|    2|          0|
    |oc_fu_94                     |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  56|   0|   56|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4|  return value|
|m_axi_gmem2_0_AWVALID       |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWREADY       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWADDR        |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWID          |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWLEN         |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWBURST       |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK        |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE       |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWPROT        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWQOS         |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWREGION      |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_AWUSER        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WVALID        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WREADY        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WDATA         |  out|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WSTRB         |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WLAST         |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WID           |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_WUSER         |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARVALID       |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARREADY       |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARADDR        |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARID          |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARLEN         |  out|   32|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARBURST       |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK        |  out|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE       |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARPROT        |  out|    3|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARQOS         |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARREGION      |  out|    4|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_ARUSER        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RVALID        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RREADY        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RDATA         |   in|   16|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RLAST         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RID           |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM      |   in|   11|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RUSER         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_RRESP         |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BVALID        |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BREADY        |  out|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BRESP         |   in|    2|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BID           |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|m_axi_gmem2_0_BUSER         |   in|    1|       m_axi|                                                                        gmem2|       pointer|
|sext_ln26                   |   in|   31|     ap_none|                                                                    sext_ln26|        scalar|
|local_weights_0_0_address0  |  out|    5|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_we0       |  out|    1|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_0_d0        |  out|   16|   ap_memory|                                                            local_weights_0_0|         array|
|local_weights_0_1_address0  |  out|    5|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_we0       |  out|    1|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_1_d0        |  out|   16|   ap_memory|                                                            local_weights_0_1|         array|
|local_weights_0_2_address0  |  out|    5|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_we0       |  out|    1|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_0_2_d0        |  out|   16|   ap_memory|                                                            local_weights_0_2|         array|
|local_weights_1_0_address0  |  out|    5|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_we0       |  out|    1|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_0_d0        |  out|   16|   ap_memory|                                                            local_weights_1_0|         array|
|local_weights_1_1_address0  |  out|    5|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_we0       |  out|    1|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_1_d0        |  out|   16|   ap_memory|                                                            local_weights_1_1|         array|
|local_weights_1_2_address0  |  out|    5|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_we0       |  out|    1|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_1_2_d0        |  out|   16|   ap_memory|                                                            local_weights_1_2|         array|
|local_weights_2_0_address0  |  out|    5|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_we0       |  out|    1|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_0_d0        |  out|   16|   ap_memory|                                                            local_weights_2_0|         array|
|local_weights_2_1_address0  |  out|    5|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_we0       |  out|    1|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_1_d0        |  out|   16|   ap_memory|                                                            local_weights_2_1|         array|
|local_weights_2_2_address0  |  out|    5|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_ce0       |  out|    1|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_we0       |  out|    1|   ap_memory|                                                            local_weights_2_2|         array|
|local_weights_2_2_d0        |  out|   16|   ap_memory|                                                            local_weights_2_2|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [cnn_layer.cpp:31]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_layer.cpp:30]   --->   Operation 7 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:26]   --->   Operation 9 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln26"   --->   Operation 11 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i31 %sext_ln26_read"   --->   Operation 12 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 0, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 0, i2 %m" [cnn_layer.cpp:30]   --->   Operation 17 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 0, i2 %n" [cnn_layer.cpp:31]   --->   Operation 18 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i9 %indvar_flatten12" [cnn_layer.cpp:26]   --->   Operation 21 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i9 %indvar_flatten12_load, i9 288" [cnn_layer.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.36ns)   --->   "%add_ln26_1 = add i9 %indvar_flatten12_load, i9 1" [cnn_layer.cpp:26]   --->   Operation 23 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc34, void %for.inc47.lr.ph.exitStub" [cnn_layer.cpp:26]   --->   Operation 24 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %sext_ln26_cast" [cnn_layer.cpp:26]   --->   Operation 25 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem2_addr" [cnn_layer.cpp:34]   --->   Operation 26 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.01>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%n_load = load i2 %n" [cnn_layer.cpp:31]   --->   Operation 27 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%m_load = load i2 %m" [cnn_layer.cpp:26]   --->   Operation 28 'load' 'm_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%oc_load = load i6 %oc" [cnn_layer.cpp:26]   --->   Operation 29 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.28ns)   --->   "%add_ln26 = add i6 %oc_load, i6 1" [cnn_layer.cpp:26]   --->   Operation 30 'add' 'add_ln26' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln30 = icmp_eq  i4 %indvar_flatten_load, i4 9" [cnn_layer.cpp:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.81ns)   --->   "%select_ln26 = select i1 %icmp_ln30, i2 0, i2 %m_load" [cnn_layer.cpp:26]   --->   Operation 34 'select' 'select_ln26' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln30, i1 1" [cnn_layer.cpp:26]   --->   Operation 35 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln31 = icmp_eq  i2 %n_load, i2 3" [cnn_layer.cpp:31]   --->   Operation 36 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln31, i1 %xor_ln26" [cnn_layer.cpp:26]   --->   Operation 37 'and' 'and_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%select_ln26_1 = select i1 %icmp_ln30, i6 %add_ln26, i6 %oc_load" [cnn_layer.cpp:26]   --->   Operation 38 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.63ns)   --->   "%add_ln30 = add i2 %select_ln26, i2 1" [cnn_layer.cpp:30]   --->   Operation 39 'add' 'add_ln30' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty = or i1 %and_ln26, i1 %icmp_ln30" [cnn_layer.cpp:26]   --->   Operation 40 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.81ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %empty, i2 0, i2 %n_load" [cnn_layer.cpp:26]   --->   Operation 41 'select' 'n_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.81ns)   --->   "%select_ln30 = select i1 %and_ln26, i2 %add_ln30, i2 %select_ln26" [cnn_layer.cpp:30]   --->   Operation 42 'select' 'select_ln30' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_53 = trunc i6 %select_ln26_1" [cnn_layer.cpp:26]   --->   Operation 43 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%oc_cast_cast = zext i5 %empty_53" [cnn_layer.cpp:26]   --->   Operation 44 'zext' 'oc_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%local_weights_0_0_addr = getelementptr i16 %local_weights_0_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 45 'getelementptr' 'local_weights_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%local_weights_0_1_addr = getelementptr i16 %local_weights_0_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 46 'getelementptr' 'local_weights_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%local_weights_0_2_addr = getelementptr i16 %local_weights_0_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 47 'getelementptr' 'local_weights_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%local_weights_1_0_addr = getelementptr i16 %local_weights_1_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 48 'getelementptr' 'local_weights_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%local_weights_1_1_addr = getelementptr i16 %local_weights_1_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 49 'getelementptr' 'local_weights_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%local_weights_1_2_addr = getelementptr i16 %local_weights_1_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 50 'getelementptr' 'local_weights_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%local_weights_2_0_addr = getelementptr i16 %local_weights_2_0, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 51 'getelementptr' 'local_weights_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%local_weights_2_1_addr = getelementptr i16 %local_weights_2_1, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 52 'getelementptr' 'local_weights_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%local_weights_2_2_addr = getelementptr i16 %local_weights_2_2, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:26]   --->   Operation 53 'getelementptr' 'local_weights_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:32]   --->   Operation 54 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.63ns)   --->   "%switch_ln34 = switch i2 %select_ln30, void %arrayidx2734.case.2, i2 0, void %arrayidx2734.case.0, i2 1, void %arrayidx2734.case.1" [cnn_layer.cpp:34]   --->   Operation 55 'switch' 'switch_ln34' <Predicate = true> <Delay = 0.63>
ST_3 : Operation 56 [1/1] (0.63ns)   --->   "%switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.210, i2 0, void %arrayidx2734.case.08, i2 1, void %arrayidx2734.case.19" [cnn_layer.cpp:34]   --->   Operation 56 'switch' 'switch_ln34' <Predicate = (select_ln30 == 1)> <Delay = 0.63>
ST_3 : Operation 57 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_1_addr" [cnn_layer.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = (select_ln30 == 1 & n_mid2 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit7" [cnn_layer.cpp:34]   --->   Operation 58 'br' 'br_ln34' <Predicate = (select_ln30 == 1 & n_mid2 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_0_addr" [cnn_layer.cpp:34]   --->   Operation 59 'store' 'store_ln34' <Predicate = (select_ln30 == 1 & n_mid2 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit7" [cnn_layer.cpp:34]   --->   Operation 60 'br' 'br_ln34' <Predicate = (select_ln30 == 1 & n_mid2 == 0)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_2_addr" [cnn_layer.cpp:34]   --->   Operation 61 'store' 'store_ln34' <Predicate = (select_ln30 == 1 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit7" [cnn_layer.cpp:34]   --->   Operation 62 'br' 'br_ln34' <Predicate = (select_ln30 == 1 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit" [cnn_layer.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = (select_ln30 == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.63ns)   --->   "%switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.25, i2 0, void %arrayidx2734.case.03, i2 1, void %arrayidx2734.case.14" [cnn_layer.cpp:34]   --->   Operation 64 'switch' 'switch_ln34' <Predicate = (select_ln30 == 0)> <Delay = 0.63>
ST_3 : Operation 65 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_1_addr" [cnn_layer.cpp:34]   --->   Operation 65 'store' 'store_ln34' <Predicate = (select_ln30 == 0 & n_mid2 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit2" [cnn_layer.cpp:34]   --->   Operation 66 'br' 'br_ln34' <Predicate = (select_ln30 == 0 & n_mid2 == 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_0_addr" [cnn_layer.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = (select_ln30 == 0 & n_mid2 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit2" [cnn_layer.cpp:34]   --->   Operation 68 'br' 'br_ln34' <Predicate = (select_ln30 == 0 & n_mid2 == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_2_addr" [cnn_layer.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = (select_ln30 == 0 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit2" [cnn_layer.cpp:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = (select_ln30 == 0 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit" [cnn_layer.cpp:34]   --->   Operation 71 'br' 'br_ln34' <Predicate = (select_ln30 == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.63ns)   --->   "%switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.215, i2 0, void %arrayidx2734.case.013, i2 1, void %arrayidx2734.case.114" [cnn_layer.cpp:34]   --->   Operation 72 'switch' 'switch_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1)> <Delay = 0.63>
ST_3 : Operation 73 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_1_addr" [cnn_layer.cpp:34]   --->   Operation 73 'store' 'store_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit12" [cnn_layer.cpp:34]   --->   Operation 74 'br' 'br_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_0_addr" [cnn_layer.cpp:34]   --->   Operation 75 'store' 'store_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit12" [cnn_layer.cpp:34]   --->   Operation 76 'br' 'br_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_2_addr" [cnn_layer.cpp:34]   --->   Operation 77 'store' 'store_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit12" [cnn_layer.cpp:34]   --->   Operation 78 'br' 'br_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1 & n_mid2 != 0 & n_mid2 != 1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx2734.exit" [cnn_layer.cpp:34]   --->   Operation 79 'br' 'br_ln34' <Predicate = (select_ln30 != 0 & select_ln30 != 1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.63ns)   --->   "%add_ln31 = add i2 %n_mid2, i2 1" [cnn_layer.cpp:31]   --->   Operation 80 'add' 'add_ln31' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns)   --->   "%add_ln30_1 = add i4 %indvar_flatten_load, i4 1" [cnn_layer.cpp:30]   --->   Operation 81 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.83ns)   --->   "%select_ln30_1 = select i1 %icmp_ln30, i4 1, i4 %add_ln30_1" [cnn_layer.cpp:30]   --->   Operation 82 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln26 = store i9 %add_ln26_1, i9 %indvar_flatten12" [cnn_layer.cpp:26]   --->   Operation 83 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln26 = store i6 %select_ln26_1, i6 %oc" [cnn_layer.cpp:26]   --->   Operation 84 'store' 'store_ln26' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln30 = store i4 %select_ln30_1, i4 %indvar_flatten" [cnn_layer.cpp:30]   --->   Operation 85 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 86 [1/1] (1.29ns)   --->   "%store_ln30 = store i2 %select_ln30, i2 %m" [cnn_layer.cpp:30]   --->   Operation 86 'store' 'store_ln30' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %n" [cnn_layer.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [cnn_layer.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_weights_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 0111]
m                      (alloca           ) [ 0111]
indvar_flatten         (alloca           ) [ 0111]
oc                     (alloca           ) [ 0111]
indvar_flatten12       (alloca           ) [ 0111]
sext_ln26_read         (read             ) [ 0000]
sext_ln26_cast         (sext             ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln26             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln30             (store            ) [ 0000]
store_ln31             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
indvar_flatten_load    (load             ) [ 0011]
indvar_flatten12_load  (load             ) [ 0000]
icmp_ln26              (icmp             ) [ 0100]
add_ln26_1             (add              ) [ 0011]
br_ln26                (br               ) [ 0000]
gmem2_addr             (getelementptr    ) [ 0010]
gmem2_addr_read        (read             ) [ 0001]
n_load                 (load             ) [ 0000]
m_load                 (load             ) [ 0000]
oc_load                (load             ) [ 0000]
add_ln26               (add              ) [ 0000]
specloopname_ln0       (specloopname     ) [ 0000]
speclooptripcount_ln0  (speclooptripcount) [ 0000]
icmp_ln30              (icmp             ) [ 0000]
select_ln26            (select           ) [ 0000]
xor_ln26               (xor              ) [ 0000]
icmp_ln31              (icmp             ) [ 0000]
and_ln26               (and              ) [ 0000]
select_ln26_1          (select           ) [ 0000]
add_ln30               (add              ) [ 0000]
empty                  (or               ) [ 0000]
n_mid2                 (select           ) [ 0001]
select_ln30            (select           ) [ 0001]
empty_53               (trunc            ) [ 0000]
oc_cast_cast           (zext             ) [ 0000]
local_weights_0_0_addr (getelementptr    ) [ 0000]
local_weights_0_1_addr (getelementptr    ) [ 0000]
local_weights_0_2_addr (getelementptr    ) [ 0000]
local_weights_1_0_addr (getelementptr    ) [ 0000]
local_weights_1_1_addr (getelementptr    ) [ 0000]
local_weights_1_2_addr (getelementptr    ) [ 0000]
local_weights_2_0_addr (getelementptr    ) [ 0000]
local_weights_2_1_addr (getelementptr    ) [ 0000]
local_weights_2_2_addr (getelementptr    ) [ 0000]
specpipeline_ln32      (specpipeline     ) [ 0000]
switch_ln34            (switch           ) [ 0000]
switch_ln34            (switch           ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
br_ln34                (br               ) [ 0000]
switch_ln34            (switch           ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
br_ln34                (br               ) [ 0000]
switch_ln34            (switch           ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
br_ln34                (br               ) [ 0000]
add_ln31               (add              ) [ 0000]
add_ln30_1             (add              ) [ 0000]
select_ln30_1          (select           ) [ 0000]
store_ln26             (store            ) [ 0000]
store_ln26             (store            ) [ 0000]
store_ln30             (store            ) [ 0000]
store_ln30             (store            ) [ 0000]
store_ln31             (store            ) [ 0000]
br_ln31                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_weights_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_weights_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_weights_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_weights_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_weights_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="local_weights_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="local_weights_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="local_weights_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="n_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="oc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten12_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln26_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln26_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="local_weights_0_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_0_0_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="local_weights_0_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_0_1_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="local_weights_0_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_0_2_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="local_weights_1_0_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_1_0_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="local_weights_1_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_1_1_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="local_weights_1_2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_1_2_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_weights_2_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_2_0_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_weights_2_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_2_1_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="local_weights_2_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_2_2_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln34_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln34_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln34_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln34_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln34_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln34_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln34_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln34_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln34_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="1"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem2_addr_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln34/3 switch_ln34/3 switch_ln34/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln26_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln26_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln30_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln31_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten12_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln26_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln26_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem2_addr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="n_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="2"/>
<pin id="292" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="m_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="2"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="oc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="2"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_load/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln26_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln30_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="2"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln26_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln26_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln31_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln26_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln26_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln30_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="n_mid2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln30_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="0" index="2" bw="2" slack="0"/>
<pin id="369" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_53_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_53/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="oc_cast_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="oc_cast_cast/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="switch_ln34_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln34/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln31_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln30_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="2"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln30_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln26_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="2"/>
<pin id="419" dir="0" index="1" bw="9" slack="2"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln26_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="2"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln30_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="2"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln30_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="2"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln31_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="2"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="n_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="448" class="1005" name="m_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="455" class="1005" name="indvar_flatten_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="462" class="1005" name="oc_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="469" class="1005" name="indvar_flatten12_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="476" class="1005" name="indvar_flatten_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="2"/>
<pin id="478" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln26_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="2"/>
<pin id="487" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="gmem2_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="gmem2_addr_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="136" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="129" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="143" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="115" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="108" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="122" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="157" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="150" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="164" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="102" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="237" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="293" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="290" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="72" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="318" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="305" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="299" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="296" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="310" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="330" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="305" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="290" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="356" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="370"><net_src comp="330" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="344" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="310" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="336" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="389"><net_src comp="377" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="395"><net_src comp="365" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="356" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="74" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="80" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="305" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="425"><net_src comp="336" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="409" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="365" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="398" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="82" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="451"><net_src comp="86" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="458"><net_src comp="90" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="465"><net_src comp="94" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="472"><net_src comp="98" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="479"><net_src comp="266" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="488"><net_src comp="278" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="493"><net_src comp="284" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="498"><net_src comp="225" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="507"><net_src comp="495" pin="1"/><net_sink comp="219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {}
	Port: local_weights_0_0 | {3 }
	Port: local_weights_0_1 | {3 }
	Port: local_weights_0_2 | {3 }
	Port: local_weights_1_0 | {3 }
	Port: local_weights_1_1 | {3 }
	Port: local_weights_1_2 | {3 }
	Port: local_weights_2_0 | {3 }
	Port: local_weights_2_1 | {3 }
	Port: local_weights_2_2 | {3 }
 - Input state : 
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : gmem2 | {2 }
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : sext_ln26 | {1 }
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_0_0 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_0_1 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_0_2 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_1_0 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_1_1 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_1_2 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_2_0 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_2_1 | {}
	Port: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 : local_weights_2_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln0 : 1
		store_ln30 : 1
		store_ln31 : 1
		indvar_flatten_load : 1
		indvar_flatten12_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		gmem2_addr : 1
	State 2
	State 3
		add_ln26 : 1
		select_ln26 : 1
		xor_ln26 : 1
		icmp_ln31 : 1
		and_ln26 : 1
		select_ln26_1 : 2
		add_ln30 : 2
		empty : 1
		n_mid2 : 1
		select_ln30 : 1
		empty_53 : 3
		oc_cast_cast : 4
		local_weights_0_0_addr : 5
		local_weights_0_1_addr : 5
		local_weights_0_2_addr : 5
		local_weights_1_0_addr : 5
		local_weights_1_1_addr : 5
		local_weights_1_2_addr : 5
		local_weights_2_0_addr : 5
		local_weights_2_1_addr : 5
		local_weights_2_2_addr : 5
		switch_ln34 : 2
		switch_ln34 : 2
		store_ln34 : 6
		store_ln34 : 6
		store_ln34 : 6
		switch_ln34 : 2
		store_ln34 : 6
		store_ln34 : 6
		store_ln34 : 6
		switch_ln34 : 2
		store_ln34 : 6
		store_ln34 : 6
		store_ln34 : 6
		add_ln31 : 2
		select_ln30_1 : 1
		store_ln26 : 3
		store_ln30 : 2
		store_ln30 : 2
		store_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln26_1_fu_278      |    0    |    9    |
|          |       add_ln26_fu_299       |    0    |    6    |
|    add   |       add_ln30_fu_344       |    0    |    3    |
|          |       add_ln31_fu_398       |    0    |    3    |
|          |      add_ln30_1_fu_404      |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln26_fu_272      |    0    |    9    |
|   icmp   |       icmp_ln30_fu_305      |    0    |    6    |
|          |       icmp_ln31_fu_324      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |      select_ln26_fu_310     |    0    |    2    |
|          |     select_ln26_1_fu_336    |    0    |    6    |
|  select  |        n_mid2_fu_356        |    0    |    2    |
|          |      select_ln30_fu_365     |    0    |    2    |
|          |     select_ln30_1_fu_409    |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln26_fu_318       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln26_fu_330       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    or    |         empty_fu_350        |    0    |    1    |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln26_read_read_fu_102 |    0    |    0    |
|          | gmem2_addr_read_read_fu_225 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  switch  |          grp_fu_230         |    0    |    0    |
|          |      switch_ln34_fu_390     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln26_cast_fu_237    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       empty_53_fu_373       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     oc_cast_cast_fu_377     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    64   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln26_1_reg_485    |    9   |
|  gmem2_addr_read_reg_495  |   16   |
|     gmem2_addr_reg_490    |   16   |
|  indvar_flatten12_reg_469 |    9   |
|indvar_flatten_load_reg_476|    4   |
|   indvar_flatten_reg_455  |    4   |
|         m_reg_448         |    2   |
|         n_reg_441         |    2   |
|         oc_reg_462        |    6   |
+---------------------------+--------+
|           Total           |   68   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   64   |
+-----------+--------+--------+
