-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 12; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "111100110000", 1 => "111101000010", 2 => "111111000001", 3 => "111101110001", 
    4 => "011010010101", 5 => "000001010010", 6 => "111110011001", 7 => "111001000010", 
    8 => "101100100100", 9 => "000011001001", 10 => "000011101100", 11 => "111110010010", 
    12 => "001101001010", 13 => "111011101000", 14 => "000001001001", 15 => "000011000111", 
    16 => "100111111100", 17 => "000010100111", 18 => "000100101001", 19 => "111111000001", 
    20 => "001011001110", 21 => "111001111001", 22 => "000000110010", 23 => "000010101001", 
    24 => "001011000111", 25 => "111011101111", 26 => "000000100111", 27 => "000000001001", 
    28 => "111101110101", 29 => "111110010100", 30 => "111111100000", 31 => "000000101000", 
    32 => "101001101110", 33 => "000001000011", 34 => "000101100101", 35 => "000000110101", 
    36 => "000011010101", 37 => "111111110100", 38 => "111111010000", 39 => "111101001001", 
    40 => "101000100101", 41 => "111101011100", 42 => "000011100001", 43 => "111110100100", 
    44 => "100101001001", 45 => "111111010110", 46 => "000110010100", 47 => "000001011001", 
    48 => "000010001111", 49 => "111110101100", 50 => "111100001100", 51 => "000000100100", 
    52 => "101000110111", 53 => "111111001001", 54 => "000100010001", 55 => "111110000001", 
    56 => "001100001000", 57 => "111011000100", 58 => "111111000000", 59 => "000100000111", 
    60 => "001110100000", 61 => "111110100110", 62 => "000010100101", 63 => "000010101010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

