Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: Y:/SoftWare/AMD/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simu_multiplier_32bit_behav xil_defaultlib.simu_multiplier_32bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 22 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 28 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:71]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 26 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 20 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:100]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 24 for port 'C' [Y:/Project/VivadoPrj/ex_quick_multiplier/ex_quick_multiplier.srcs/sources_1/new/top.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prod
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.csa_3to2_default
Compiling module xil_defaultlib.csa_3to2(N=22)
Compiling module xil_defaultlib.csa_3to2(N=28)
Compiling module xil_defaultlib.csa_3to2(N=18)
Compiling module xil_defaultlib.csa_3to2(N=26)
Compiling module xil_defaultlib.csa_3to2(N=20)
Compiling module xil_defaultlib.csa_3to2(N=24)
Compiling module xil_defaultlib.u74181
Compiling module xil_defaultlib.u74182
Compiling module xil_defaultlib.top_32bit_adder_parallel_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.simu_multiplier_32bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_multiplier_32bit_behav
