{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4356, "design__instance__area": 74311.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.05597442016005516, "power__switching__total": 0.02059898152947426, "power__leakage__total": 1.1516802942423965e-06, "power__total": 0.07657455652952194, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.395361, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.395361, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.589488, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.86543, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589488, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.959332, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 90, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": 0.718297, "clock__skew__worst_setup": 0.252394, "timing__hold__ws": 0.265268, "timing__setup__ws": -3.233785, "timing__hold__tns": 0.0, "timing__setup__tns": -133.555435, "timing__hold__wns": 0.0, "timing__setup__wns": -3.233785, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265268, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 361, "timing__setup_r2r__ws": -3.056804, "timing__setup_r2r_vio__count": 328, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__count__stdcell": 4356, "design__instance__area__stdcell": 74311.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460948, "design__instance__utilization__stdcell": 0.460948, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81236.5, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 5, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2239, "route__net__special": 2, "route__drc_errors__iter:1": 606, "route__wirelength__iter:1": 93412, "route__drc_errors__iter:2": 63, "route__wirelength__iter:2": 92715, "route__drc_errors__iter:3": 42, "route__wirelength__iter:3": 92631, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92602, "route__drc_errors": 0, "route__wirelength": 92602, "route__vias": 14292, "route__vias__singlecut": 14292, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.705097, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.705097, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.43046, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.0776, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -115.778801, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.0776, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.329689, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 118, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.937525, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 107, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.256882, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.256882, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.268568, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.051205, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.268568, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.499465, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.388788, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.388788, "timing__hold__ws__corner:min_tt_025C_5v00": 0.584254, "timing__setup__ws__corner:min_tt_025C_5v00": 1.941055, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.584254, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.01692, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.69398, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.69398, "timing__hold__ws__corner:min_ss_125C_4v50": 0.471289, "timing__setup__ws__corner:min_ss_125C_4v50": -2.945549, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -102.176514, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.945549, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.320507, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 115, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.83532, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 104, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.252394, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.252394, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.265268, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.079129, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265268, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.537366, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.403093, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.403093, "timing__hold__ws__corner:max_tt_025C_5v00": 0.595697, "timing__setup__ws__corner:max_tt_025C_5v00": 1.77548, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.595697, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.89016, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.718297, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.718297, "timing__hold__ws__corner:max_ss_125C_4v50": 0.383681, "timing__setup__ws__corner:max_ss_125C_4v50": -3.233785, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -133.555435, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.233785, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.340665, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 128, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.056804, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 117, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.26217, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.26217, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.272512, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.993406, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.272512, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.454394, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98563, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00193884, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0143747, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0151644, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00189109, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0151644, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00194, "ir__drop__worst": 0.0144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}