IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 38.29        
Core2: 28.03        Core3: 39.31        
Core4: 27.17        Core5: 38.94        
Core6: 26.50        Core7: 37.51        
Core8: 26.66        Core9: 28.06        
Core10: 26.79        Core11: 47.86        
Core12: 26.24        Core13: 41.46        
Core14: 26.92        Core15: 36.42        
Core16: 24.84        Core17: 36.25        
Core18: 27.62        Core19: 32.05        
Core20: 28.77        Core21: 34.01        
Core22: 26.92        Core23: 30.64        
Core24: 26.58        Core25: 35.91        
Core26: 29.31        Core27: 43.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 38.62
DDR read Latency(ns)
Socket0: 44588.28
Socket1: 209.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 38.73        
Core2: 28.93        Core3: 39.26        
Core4: 31.11        Core5: 37.49        
Core6: 28.54        Core7: 37.83        
Core8: 28.43        Core9: 27.55        
Core10: 27.20        Core11: 47.61        
Core12: 26.87        Core13: 43.17        
Core14: 26.82        Core15: 37.60        
Core16: 24.87        Core17: 36.44        
Core18: 27.69        Core19: 31.84        
Core20: 27.49        Core21: 33.57        
Core22: 26.40        Core23: 31.10        
Core24: 26.91        Core25: 35.64        
Core26: 27.52        Core27: 43.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 38.75
DDR read Latency(ns)
Socket0: 46087.76
Socket1: 210.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.31        Core1: 38.21        
Core2: 23.06        Core3: 39.73        
Core4: 23.45        Core5: 38.67        
Core6: 25.35        Core7: 37.28        
Core8: 27.94        Core9: 29.62        
Core10: 25.90        Core11: 47.83        
Core12: 26.84        Core13: 41.76        
Core14: 27.19        Core15: 35.77        
Core16: 26.70        Core17: 37.25        
Core18: 24.11        Core19: 31.74        
Core20: 30.01        Core21: 34.40        
Core22: 25.59        Core23: 30.07        
Core24: 31.51        Core25: 36.39        
Core26: 28.41        Core27: 42.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 38.55
DDR read Latency(ns)
Socket0: 43533.79
Socket1: 210.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 38.93        
Core2: 28.15        Core3: 40.01        
Core4: 30.41        Core5: 37.57        
Core6: 26.41        Core7: 38.29        
Core8: 27.33        Core9: 28.59        
Core10: 26.94        Core11: 48.24        
Core12: 27.28        Core13: 43.92        
Core14: 27.90        Core15: 37.27        
Core16: 26.39        Core17: 37.77        
Core18: 27.75        Core19: 32.49        
Core20: 28.17        Core21: 34.28        
Core22: 27.27        Core23: 30.44        
Core24: 26.19        Core25: 36.20        
Core26: 26.35        Core27: 43.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 39.10
DDR read Latency(ns)
Socket0: 44833.32
Socket1: 207.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 38.25        
Core2: 27.56        Core3: 38.79        
Core4: 28.51        Core5: 37.17        
Core6: 27.50        Core7: 37.21        
Core8: 27.40        Core9: 26.62        
Core10: 25.22        Core11: 46.46        
Core12: 26.94        Core13: 42.17        
Core14: 27.14        Core15: 36.20        
Core16: 25.19        Core17: 36.07        
Core18: 26.17        Core19: 32.45        
Core20: 28.13        Core21: 33.37        
Core22: 28.00        Core23: 30.03        
Core24: 27.89        Core25: 36.07        
Core26: 29.05        Core27: 42.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 38.16
DDR read Latency(ns)
Socket0: 45438.37
Socket1: 212.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 38.70        
Core2: 28.38        Core3: 40.08        
Core4: 28.23        Core5: 37.14        
Core6: 26.97        Core7: 37.83        
Core8: 26.01        Core9: 28.63        
Core10: 26.46        Core11: 48.22        
Core12: 26.43        Core13: 44.83        
Core14: 25.64        Core15: 36.77        
Core16: 24.83        Core17: 36.67        
Core18: 26.57        Core19: 32.39        
Core20: 26.13        Core21: 34.32        
Core22: 24.64        Core23: 30.27        
Core24: 28.67        Core25: 36.11        
Core26: 27.37        Core27: 43.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 38.95
DDR read Latency(ns)
Socket0: 46124.45
Socket1: 210.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 41.14        
Core2: 27.88        Core3: 40.99        
Core4: 28.93        Core5: 41.39        
Core6: 27.29        Core7: 35.93        
Core8: 28.72        Core9: 33.69        
Core10: 28.80        Core11: 47.76        
Core12: 27.04        Core13: 45.32        
Core14: 27.19        Core15: 47.84        
Core16: 27.79        Core17: 38.13        
Core18: 27.58        Core19: 33.08        
Core20: 30.47        Core21: 31.56        
Core22: 25.81        Core23: 32.81        
Core24: 28.50        Core25: 40.67        
Core26: 29.60        Core27: 44.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 41.11
DDR read Latency(ns)
Socket0: 37426.91
Socket1: 200.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 41.65        
Core2: 28.55        Core3: 43.17        
Core4: 31.29        Core5: 42.19        
Core6: 27.54        Core7: 36.99        
Core8: 27.38        Core9: 31.21        
Core10: 25.69        Core11: 47.60        
Core12: 25.66        Core13: 45.78        
Core14: 26.29        Core15: 48.11        
Core16: 23.60        Core17: 39.26        
Core18: 26.37        Core19: 33.54        
Core20: 28.60        Core21: 31.62        
Core22: 26.17        Core23: 33.35        
Core24: 28.66        Core25: 41.31        
Core26: 26.38        Core27: 46.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.84
Socket1: 41.90
DDR read Latency(ns)
Socket0: 39039.92
Socket1: 200.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.55        Core1: 39.71        
Core2: 26.60        Core3: 42.35        
Core4: 21.99        Core5: 41.58        
Core6: 30.80        Core7: 36.22        
Core8: 30.47        Core9: 32.74        
Core10: 27.15        Core11: 47.38        
Core12: 26.17        Core13: 43.41        
Core14: 27.23        Core15: 47.73        
Core16: 23.89        Core17: 38.18        
Core18: 27.48        Core19: 32.73        
Core20: 28.22        Core21: 31.72        
Core22: 29.47        Core23: 32.62        
Core24: 21.95        Core25: 38.90        
Core26: 26.68        Core27: 45.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 40.97
DDR read Latency(ns)
Socket0: 37170.07
Socket1: 201.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 40.94        
Core2: 29.29        Core3: 42.45        
Core4: 27.79        Core5: 41.66        
Core6: 29.02        Core7: 36.50        
Core8: 29.90        Core9: 32.02        
Core10: 26.79        Core11: 47.44        
Core12: 27.90        Core13: 43.98        
Core14: 27.60        Core15: 47.74        
Core16: 26.02        Core17: 39.60        
Core18: 26.19        Core19: 33.15        
Core20: 26.05        Core21: 31.53        
Core22: 28.34        Core23: 33.77        
Core24: 26.69        Core25: 39.97        
Core26: 27.81        Core27: 45.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 41.35
DDR read Latency(ns)
Socket0: 38913.58
Socket1: 200.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 41.21        
Core2: 30.15        Core3: 43.68        
Core4: 31.79        Core5: 42.23        
Core6: 29.43        Core7: 35.55        
Core8: 29.34        Core9: 34.05        
Core10: 27.57        Core11: 47.65        
Core12: 29.20        Core13: 46.57        
Core14: 27.48        Core15: 48.18        
Core16: 26.94        Core17: 36.77        
Core18: 26.37        Core19: 33.06        
Core20: 26.25        Core21: 32.68        
Core22: 28.08        Core23: 33.04        
Core24: 28.75        Core25: 40.88        
Core26: 26.04        Core27: 46.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 41.93
DDR read Latency(ns)
Socket0: 39604.59
Socket1: 199.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 40.97        
Core2: 28.68        Core3: 41.05        
Core4: 29.11        Core5: 41.82        
Core6: 27.43        Core7: 37.19        
Core8: 29.75        Core9: 33.65        
Core10: 27.47        Core11: 47.55        
Core12: 25.87        Core13: 43.56        
Core14: 26.28        Core15: 47.76        
Core16: 25.61        Core17: 39.11        
Core18: 26.53        Core19: 32.59        
Core20: 27.64        Core21: 32.09        
Core22: 28.00        Core23: 33.18        
Core24: 27.73        Core25: 38.74        
Core26: 25.57        Core27: 45.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 41.14
DDR read Latency(ns)
Socket0: 38478.94
Socket1: 202.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 40.93        
Core2: 27.49        Core3: 39.95        
Core4: 26.88        Core5: 39.65        
Core6: 27.51        Core7: 27.89        
Core8: 27.50        Core9: 28.78        
Core10: 24.33        Core11: 44.19        
Core12: 24.33        Core13: 38.74        
Core14: 25.32        Core15: 43.96        
Core16: 26.98        Core17: 36.14        
Core18: 25.59        Core19: 32.93        
Core20: 26.48        Core21: 33.88        
Core22: 26.73        Core23: 32.61        
Core24: 26.34        Core25: 34.12        
Core26: 28.00        Core27: 43.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 38.77
DDR read Latency(ns)
Socket0: 40693.02
Socket1: 197.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.27        Core1: 41.02        
Core2: 26.07        Core3: 38.44        
Core4: 28.69        Core5: 39.34        
Core6: 28.29        Core7: 27.61        
Core8: 28.90        Core9: 28.46        
Core10: 27.69        Core11: 42.24        
Core12: 25.95        Core13: 40.65        
Core14: 25.86        Core15: 43.89        
Core16: 26.52        Core17: 36.21        
Core18: 27.88        Core19: 33.36        
Core20: 27.91        Core21: 33.78        
Core22: 26.86        Core23: 32.27        
Core24: 28.18        Core25: 34.61        
Core26: 28.55        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.44
Socket1: 38.44
DDR read Latency(ns)
Socket0: 41137.72
Socket1: 201.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 41.03        
Core2: 30.14        Core3: 39.21        
Core4: 27.70        Core5: 39.92        
Core6: 26.27        Core7: 27.79        
Core8: 27.87        Core9: 29.41        
Core10: 24.91        Core11: 43.26        
Core12: 24.69        Core13: 37.54        
Core14: 21.30        Core15: 43.85        
Core16: 22.21        Core17: 36.22        
Core18: 23.54        Core19: 32.92        
Core20: 22.04        Core21: 33.54        
Core22: 25.60        Core23: 33.62        
Core24: 26.96        Core25: 33.73        
Core26: 27.73        Core27: 45.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 38.74
DDR read Latency(ns)
Socket0: 40596.71
Socket1: 199.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 41.78        
Core2: 28.63        Core3: 39.56        
Core4: 27.15        Core5: 40.55        
Core6: 30.19        Core7: 27.78        
Core8: 27.74        Core9: 27.51        
Core10: 29.49        Core11: 46.10        
Core12: 27.17        Core13: 36.60        
Core14: 27.43        Core15: 44.09        
Core16: 24.88        Core17: 36.82        
Core18: 26.93        Core19: 33.49        
Core20: 27.99        Core21: 33.73        
Core22: 26.44        Core23: 33.12        
Core24: 26.26        Core25: 33.73        
Core26: 27.88        Core27: 45.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.68
Socket1: 39.07
DDR read Latency(ns)
Socket0: 42057.93
Socket1: 198.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.96        Core1: 41.04        
Core2: 30.00        Core3: 39.27        
Core4: 29.36        Core5: 39.68        
Core6: 26.22        Core7: 28.13        
Core8: 28.60        Core9: 29.62        
Core10: 28.56        Core11: 40.76        
Core12: 26.29        Core13: 38.21        
Core14: 26.57        Core15: 43.75        
Core16: 25.65        Core17: 35.20        
Core18: 25.10        Core19: 33.20        
Core20: 28.10        Core21: 33.40        
Core22: 27.32        Core23: 33.03        
Core24: 27.31        Core25: 33.78        
Core26: 27.12        Core27: 45.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 38.47
DDR read Latency(ns)
Socket0: 41914.89
Socket1: 201.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 41.57        
Core2: 28.20        Core3: 39.34        
Core4: 26.22        Core5: 39.85        
Core6: 26.19        Core7: 28.39        
Core8: 28.37        Core9: 29.34        
Core10: 25.61        Core11: 45.40        
Core12: 26.41        Core13: 38.46        
Core14: 26.54        Core15: 44.21        
Core16: 24.62        Core17: 36.14        
Core18: 26.64        Core19: 33.51        
Core20: 29.02        Core21: 33.81        
Core22: 26.17        Core23: 32.91        
Core24: 28.13        Core25: 34.27        
Core26: 26.82        Core27: 46.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 39.21
DDR read Latency(ns)
Socket0: 43415.53
Socket1: 199.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 39.14        
Core2: 27.81        Core3: 41.18        
Core4: 25.89        Core5: 38.64        
Core6: 26.30        Core7: 35.06        
Core8: 29.00        Core9: 32.46        
Core10: 25.10        Core11: 42.04        
Core12: 26.48        Core13: 40.10        
Core14: 24.48        Core15: 46.67        
Core16: 24.67        Core17: 33.36        
Core18: 28.54        Core19: 32.50        
Core20: 28.62        Core21: 34.22        
Core22: 27.10        Core23: 32.89        
Core24: 26.81        Core25: 36.33        
Core26: 25.43        Core27: 45.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 39.53
DDR read Latency(ns)
Socket0: 40554.94
Socket1: 204.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 38.09        
Core2: 26.42        Core3: 40.36        
Core4: 26.29        Core5: 37.16        
Core6: 26.58        Core7: 32.87        
Core8: 26.99        Core9: 29.94        
Core10: 28.35        Core11: 42.75        
Core12: 26.03        Core13: 42.50        
Core14: 23.96        Core15: 45.21        
Core16: 25.44        Core17: 33.36        
Core18: 26.24        Core19: 32.04        
Core20: 26.65        Core21: 32.22        
Core22: 24.68        Core23: 32.52        
Core24: 25.18        Core25: 36.84        
Core26: 25.34        Core27: 44.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 38.89
DDR read Latency(ns)
Socket0: 40026.97
Socket1: 208.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.85        Core1: 38.23        
Core2: 24.58        Core3: 40.06        
Core4: 26.10        Core5: 38.75        
Core6: 26.54        Core7: 34.09        
Core8: 27.67        Core9: 32.54        
Core10: 21.87        Core11: 41.87        
Core12: 23.58        Core13: 38.87        
Core14: 24.88        Core15: 46.21        
Core16: 22.22        Core17: 33.30        
Core18: 27.03        Core19: 32.89        
Core20: 29.91        Core21: 33.47        
Core22: 25.69        Core23: 32.73        
Core24: 26.29        Core25: 36.12        
Core26: 27.03        Core27: 43.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.01
Socket1: 38.84
DDR read Latency(ns)
Socket0: 38734.25
Socket1: 205.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 38.30        
Core2: 28.20        Core3: 41.00        
Core4: 27.39        Core5: 38.46        
Core6: 28.63        Core7: 34.47        
Core8: 29.21        Core9: 32.12        
Core10: 26.57        Core11: 42.36        
Core12: 26.81        Core13: 39.78        
Core14: 27.21        Core15: 46.07        
Core16: 24.56        Core17: 33.57        
Core18: 28.57        Core19: 32.68        
Core20: 26.73        Core21: 33.21        
Core22: 27.67        Core23: 32.36        
Core24: 28.42        Core25: 36.34        
Core26: 27.66        Core27: 45.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.23
DDR read Latency(ns)
Socket0: 40521.21
Socket1: 208.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 38.83        
Core2: 27.33        Core3: 41.12        
Core4: 26.29        Core5: 38.39        
Core6: 27.00        Core7: 33.03        
Core8: 27.85        Core9: 32.92        
Core10: 27.54        Core11: 42.61        
Core12: 28.13        Core13: 41.35        
Core14: 25.34        Core15: 46.62        
Core16: 24.99        Core17: 34.18        
Core18: 27.70        Core19: 32.43        
Core20: 27.48        Core21: 32.10        
Core22: 26.46        Core23: 32.53        
Core24: 25.27        Core25: 36.46        
Core26: 27.28        Core27: 45.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.32
DDR read Latency(ns)
Socket0: 41045.78
Socket1: 207.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.00        Core1: 39.69        
Core2: 28.45        Core3: 40.73        
Core4: 25.95        Core5: 39.90        
Core6: 26.39        Core7: 33.31        
Core8: 27.28        Core9: 36.29        
Core10: 25.66        Core11: 42.15        
Core12: 26.74        Core13: 38.32        
Core14: 28.66        Core15: 47.06        
Core16: 25.16        Core17: 33.94        
Core18: 28.23        Core19: 33.30        
Core20: 27.44        Core21: 32.29        
Core22: 26.91        Core23: 32.78        
Core24: 26.89        Core25: 37.01        
Core26: 26.60        Core27: 45.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 39.39
DDR read Latency(ns)
Socket0: 40972.52
Socket1: 205.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.02        Core1: 38.17        
Core2: 27.29        Core3: 40.56        
Core4: 24.83        Core5: 40.32        
Core6: 24.33        Core7: 34.28        
Core8: 25.38        Core9: 33.67        
Core10: 25.82        Core11: 44.08        
Core12: 26.18        Core13: 43.74        
Core14: 25.23        Core15: 41.35        
Core16: 25.01        Core17: 28.69        
Core18: 25.49        Core19: 32.74        
Core20: 27.13        Core21: 36.93        
Core22: 26.57        Core23: 31.75        
Core24: 26.67        Core25: 35.89        
Core26: 27.57        Core27: 47.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 39.52
DDR read Latency(ns)
Socket0: 39091.41
Socket1: 199.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.09        Core1: 38.99        
Core2: 27.53        Core3: 40.03        
Core4: 24.94        Core5: 40.21        
Core6: 23.70        Core7: 34.58        
Core8: 24.41        Core9: 33.94        
Core10: 24.72        Core11: 43.06        
Core12: 24.52        Core13: 44.92        
Core14: 23.83        Core15: 40.53        
Core16: 25.55        Core17: 28.20        
Core18: 28.93        Core19: 33.14        
Core20: 27.19        Core21: 37.01        
Core22: 26.47        Core23: 31.89        
Core24: 26.99        Core25: 35.15        
Core26: 27.40        Core27: 46.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 39.38
DDR read Latency(ns)
Socket0: 39791.33
Socket1: 201.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.06        Core1: 38.44        
Core2: 13.92        Core3: 39.35        
Core4: 21.66        Core5: 38.88        
Core6: 20.91        Core7: 33.53        
Core8: 21.11        Core9: 32.45        
Core10: 23.39        Core11: 43.18        
Core12: 24.04        Core13: 42.66        
Core14: 23.37        Core15: 36.82        
Core16: 26.92        Core17: 27.78        
Core18: 24.87        Core19: 32.52        
Core20: 26.35        Core21: 37.06        
Core22: 25.61        Core23: 31.69        
Core24: 26.96        Core25: 35.85        
Core26: 27.21        Core27: 43.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 38.29
DDR read Latency(ns)
Socket0: 38865.45
Socket1: 204.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.24        Core1: 38.63        
Core2: 28.95        Core3: 39.95        
Core4: 23.83        Core5: 39.38        
Core6: 24.29        Core7: 33.60        
Core8: 24.26        Core9: 34.66        
Core10: 23.47        Core11: 43.50        
Core12: 24.60        Core13: 44.00        
Core14: 25.71        Core15: 39.39        
Core16: 26.32        Core17: 27.97        
Core18: 24.99        Core19: 32.74        
Core20: 26.32        Core21: 36.04        
Core22: 26.71        Core23: 31.58        
Core24: 24.88        Core25: 36.04        
Core26: 28.57        Core27: 46.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.35
Socket1: 39.03
DDR read Latency(ns)
Socket0: 40074.59
Socket1: 202.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 39.05        
Core2: 28.61        Core3: 39.92        
Core4: 25.54        Core5: 40.17        
Core6: 24.01        Core7: 33.72        
Core8: 24.97        Core9: 31.43        
Core10: 22.46        Core11: 43.66        
Core12: 24.70        Core13: 44.26        
Core14: 24.49        Core15: 41.28        
Core16: 29.64        Core17: 28.52        
Core18: 26.34        Core19: 33.20        
Core20: 27.15        Core21: 35.46        
Core22: 26.97        Core23: 32.32        
Core24: 27.91        Core25: 35.80        
Core26: 26.88        Core27: 44.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 39.16
DDR read Latency(ns)
Socket0: 40210.81
Socket1: 203.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 38.99        
Core2: 29.48        Core3: 40.88        
Core4: 25.24        Core5: 39.54        
Core6: 25.46        Core7: 35.57        
Core8: 24.72        Core9: 32.30        
Core10: 23.31        Core11: 44.04        
Core12: 24.33        Core13: 43.45        
Core14: 23.86        Core15: 39.72        
Core16: 26.28        Core17: 28.35        
Core18: 25.48        Core19: 32.71        
Core20: 28.37        Core21: 37.53        
Core22: 27.16        Core23: 32.12        
Core24: 26.20        Core25: 34.43        
Core26: 25.72        Core27: 46.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.72
Socket1: 39.23
DDR read Latency(ns)
Socket0: 40435.13
Socket1: 202.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 40.96        
Core2: 27.38        Core3: 43.78        
Core4: 27.11        Core5: 40.71        
Core6: 26.65        Core7: 34.55        
Core8: 26.22        Core9: 39.06        
Core10: 24.24        Core11: 40.02        
Core12: 26.08        Core13: 45.71        
Core14: 25.96        Core15: 46.71        
Core16: 28.80        Core17: 35.73        
Core18: 26.04        Core19: 32.25        
Core20: 29.17        Core21: 33.82        
Core22: 26.89        Core23: 31.57        
Core24: 29.34        Core25: 36.72        
Core26: 28.46        Core27: 43.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.65
Socket1: 40.41
DDR read Latency(ns)
Socket0: 33685.20
Socket1: 195.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 40.86        
Core2: 27.29        Core3: 43.48        
Core4: 27.96        Core5: 41.03        
Core6: 25.14        Core7: 34.84        
Core8: 27.73        Core9: 41.16        
Core10: 25.69        Core11: 40.63        
Core12: 25.22        Core13: 45.95        
Core14: 26.85        Core15: 46.90        
Core16: 30.61        Core17: 35.92        
Core18: 26.99        Core19: 31.84        
Core20: 29.01        Core21: 35.55        
Core22: 27.91        Core23: 31.12        
Core24: 26.80        Core25: 34.95        
Core26: 29.23        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 40.49
DDR read Latency(ns)
Socket0: 34839.21
Socket1: 196.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 40.02        
Core2: 29.24        Core3: 43.39        
Core4: 27.22        Core5: 39.91        
Core6: 21.82        Core7: 35.58        
Core8: 28.01        Core9: 36.90        
Core10: 27.84        Core11: 40.10        
Core12: 22.17        Core13: 41.00        
Core14: 26.54        Core15: 46.14        
Core16: 28.71        Core17: 36.29        
Core18: 26.15        Core19: 31.45        
Core20: 28.06        Core21: 31.82        
Core22: 28.09        Core23: 30.74        
Core24: 19.95        Core25: 33.03        
Core26: 18.69        Core27: 43.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 39.39
DDR read Latency(ns)
Socket0: 32972.25
Socket1: 200.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.54        Core1: 40.36        
Core2: 28.63        Core3: 43.50        
Core4: 25.62        Core5: 40.07        
Core6: 27.23        Core7: 34.26        
Core8: 25.79        Core9: 38.78        
Core10: 26.94        Core11: 40.02        
Core12: 25.61        Core13: 42.45        
Core14: 26.53        Core15: 43.86        
Core16: 27.26        Core17: 34.52        
Core18: 29.40        Core19: 31.65        
Core20: 26.84        Core21: 33.05        
Core22: 27.94        Core23: 31.20        
Core24: 30.44        Core25: 35.61        
Core26: 28.69        Core27: 43.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 39.57
DDR read Latency(ns)
Socket0: 33810.02
Socket1: 199.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 40.71        
Core2: 28.35        Core3: 42.83        
Core4: 28.67        Core5: 40.33        
Core6: 26.38        Core7: 33.63        
Core8: 28.18        Core9: 37.31        
Core10: 26.26        Core11: 40.21        
Core12: 27.44        Core13: 44.00        
Core14: 27.05        Core15: 40.34        
Core16: 27.03        Core17: 35.87        
Core18: 27.29        Core19: 32.30        
Core20: 30.52        Core21: 33.95        
Core22: 29.64        Core23: 31.10        
Core24: 27.45        Core25: 36.74        
Core26: 28.50        Core27: 43.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.63
Socket1: 39.60
DDR read Latency(ns)
Socket0: 33957.90
Socket1: 199.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 40.98        
Core2: 28.43        Core3: 43.76        
Core4: 28.90        Core5: 40.86        
Core6: 28.32        Core7: 34.68        
Core8: 27.54        Core9: 39.40        
Core10: 28.73        Core11: 40.17        
Core12: 24.40        Core13: 45.64        
Core14: 25.96        Core15: 46.88        
Core16: 27.76        Core17: 34.60        
Core18: 27.22        Core19: 32.35        
Core20: 29.01        Core21: 34.82        
Core22: 26.96        Core23: 31.45        
Core24: 26.62        Core25: 36.34        
Core26: 28.35        Core27: 43.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.42
Socket1: 40.48
DDR read Latency(ns)
Socket0: 34534.58
Socket1: 196.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.81        Core1: 38.82        
Core2: 25.60        Core3: 41.76        
Core4: 28.21        Core5: 33.60        
Core6: 27.42        Core7: 37.18        
Core8: 27.40        Core9: 35.06        
Core10: 25.09        Core11: 34.42        
Core12: 25.03        Core13: 35.96        
Core14: 24.27        Core15: 39.44        
Core16: 24.38        Core17: 35.35        
Core18: 26.94        Core19: 30.67        
Core20: 26.08        Core21: 33.59        
Core22: 26.63        Core23: 29.40        
Core24: 27.10        Core25: 33.45        
Core26: 26.72        Core27: 43.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 36.74
DDR read Latency(ns)
Socket0: 39082.82
Socket1: 207.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 39.72        
Core2: 26.95        Core3: 41.80        
Core4: 25.87        Core5: 34.27        
Core6: 28.05        Core7: 35.87        
Core8: 25.72        Core9: 34.12        
Core10: 25.38        Core11: 35.53        
Core12: 24.75        Core13: 37.12        
Core14: 24.74        Core15: 41.62        
Core16: 25.75        Core17: 36.25        
Core18: 24.94        Core19: 31.33        
Core20: 25.57        Core21: 35.89        
Core22: 25.87        Core23: 30.33        
Core24: 24.91        Core25: 35.96        
Core26: 26.90        Core27: 44.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 37.68
DDR read Latency(ns)
Socket0: 39961.15
Socket1: 205.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 38.87        
Core2: 25.42        Core3: 41.99        
Core4: 25.88        Core5: 34.42        
Core6: 14.00        Core7: 35.59        
Core8: 22.09        Core9: 34.73        
Core10: 23.67        Core11: 34.21        
Core12: 24.13        Core13: 37.01        
Core14: 24.81        Core15: 40.40        
Core16: 25.05        Core17: 35.21        
Core18: 25.10        Core19: 30.69        
Core20: 24.83        Core21: 34.19        
Core22: 24.77        Core23: 30.03        
Core24: 28.43        Core25: 34.49        
Core26: 26.78        Core27: 41.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.82
Socket1: 36.88
DDR read Latency(ns)
Socket0: 39094.27
Socket1: 209.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.13        Core1: 39.53        
Core2: 27.15        Core3: 41.41        
Core4: 28.93        Core5: 35.54        
Core6: 28.82        Core7: 36.38        
Core8: 26.50        Core9: 34.97        
Core10: 24.98        Core11: 34.59        
Core12: 25.14        Core13: 38.23        
Core14: 24.32        Core15: 39.63        
Core16: 24.03        Core17: 36.00        
Core18: 25.71        Core19: 31.64        
Core20: 24.10        Core21: 35.89        
Core22: 24.92        Core23: 31.11        
Core24: 25.85        Core25: 36.90        
Core26: 26.00        Core27: 44.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 37.78
DDR read Latency(ns)
Socket0: 39623.58
Socket1: 206.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.77        Core1: 39.24        
Core2: 26.50        Core3: 42.02        
Core4: 27.98        Core5: 33.52        
Core6: 28.10        Core7: 37.04        
Core8: 27.99        Core9: 34.95        
Core10: 25.43        Core11: 35.59        
Core12: 25.08        Core13: 36.19        
Core14: 24.06        Core15: 43.38        
Core16: 27.05        Core17: 36.75        
Core18: 28.47        Core19: 30.81        
Core20: 26.97        Core21: 34.92        
Core22: 27.28        Core23: 30.11        
Core24: 26.97        Core25: 33.92        
Core26: 26.17        Core27: 43.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 37.33
DDR read Latency(ns)
Socket0: 39338.51
Socket1: 207.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 37.18        
Core2: 25.82        Core3: 41.50        
Core4: 27.54        Core5: 33.19        
Core6: 25.86        Core7: 34.98        
Core8: 26.32        Core9: 35.50        
Core10: 24.67        Core11: 33.57        
Core12: 24.66        Core13: 35.66        
Core14: 24.27        Core15: 38.02        
Core16: 24.92        Core17: 35.14        
Core18: 27.20        Core19: 30.22        
Core20: 25.01        Core21: 33.29        
Core22: 26.18        Core23: 29.39        
Core24: 27.47        Core25: 33.03        
Core26: 24.75        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 35.74
DDR read Latency(ns)
Socket0: 37838.50
Socket1: 213.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.90        Core1: 38.03        
Core2: 29.82        Core3: 41.74        
Core4: 25.97        Core5: 39.75        
Core6: 30.57        Core7: 35.09        
Core8: 25.46        Core9: 27.83        
Core10: 25.76        Core11: 44.87        
Core12: 25.23        Core13: 46.92        
Core14: 27.49        Core15: 35.38        
Core16: 25.19        Core17: 33.44        
Core18: 27.11        Core19: 32.51        
Core20: 25.28        Core21: 35.74        
Core22: 27.28        Core23: 32.95        
Core24: 28.76        Core25: 34.69        
Core26: 27.63        Core27: 46.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 39.75
DDR read Latency(ns)
Socket0: 39784.67
Socket1: 203.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 37.83        
Core2: 26.79        Core3: 40.90        
Core4: 27.29        Core5: 39.53        
Core6: 27.13        Core7: 35.20        
Core8: 26.28        Core9: 30.15        
Core10: 26.85        Core11: 44.58        
Core12: 24.72        Core13: 46.31        
Core14: 26.76        Core15: 36.03        
Core16: 24.74        Core17: 32.08        
Core18: 26.30        Core19: 32.53        
Core20: 26.66        Core21: 36.58        
Core22: 25.92        Core23: 32.43        
Core24: 27.01        Core25: 34.62        
Core26: 29.78        Core27: 45.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.23
Socket1: 39.42
DDR read Latency(ns)
Socket0: 39882.71
Socket1: 206.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 38.76        
Core2: 26.95        Core3: 42.30        
Core4: 27.74        Core5: 39.45        
Core6: 26.54        Core7: 34.62        
Core8: 25.85        Core9: 31.63        
Core10: 29.27        Core11: 46.19        
Core12: 25.96        Core13: 47.01        
Core14: 21.15        Core15: 36.77        
Core16: 26.37        Core17: 33.63        
Core18: 26.12        Core19: 33.43        
Core20: 21.70        Core21: 36.05        
Core22: 12.16        Core23: 32.99        
Core24: 21.28        Core25: 34.17        
Core26: 18.87        Core27: 47.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.06
Socket1: 40.20
DDR read Latency(ns)
Socket0: 40064.05
Socket1: 205.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.05        Core1: 38.59        
Core2: 28.02        Core3: 40.88        
Core4: 26.73        Core5: 38.82        
Core6: 26.01        Core7: 34.65        
Core8: 26.14        Core9: 28.76        
Core10: 25.46        Core11: 46.20        
Core12: 28.18        Core13: 44.81        
Core14: 26.47        Core15: 36.11        
Core16: 25.05        Core17: 32.32        
Core18: 26.91        Core19: 33.43        
Core20: 26.57        Core21: 35.92        
Core22: 26.16        Core23: 32.25        
Core24: 25.96        Core25: 35.37        
Core26: 28.06        Core27: 46.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 39.59
DDR read Latency(ns)
Socket0: 40607.21
Socket1: 206.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 38.55        
Core2: 25.82        Core3: 41.46        
Core4: 28.88        Core5: 39.61        
Core6: 26.47        Core7: 34.96        
Core8: 26.13        Core9: 31.79        
Core10: 26.74        Core11: 46.31        
Core12: 25.40        Core13: 46.49        
Core14: 27.55        Core15: 36.90        
Core16: 25.21        Core17: 34.24        
Core18: 26.16        Core19: 32.86        
Core20: 26.39        Core21: 37.77        
Core22: 27.43        Core23: 32.99        
Core24: 28.39        Core25: 33.80        
Core26: 27.68        Core27: 47.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.27
Socket1: 40.12
DDR read Latency(ns)
Socket0: 40397.96
Socket1: 206.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.59        Core1: 37.60        
Core2: 26.42        Core3: 41.75        
Core4: 27.38        Core5: 39.74        
Core6: 27.23        Core7: 34.91        
Core8: 26.50        Core9: 28.24        
Core10: 25.87        Core11: 43.71        
Core12: 24.61        Core13: 46.38        
Core14: 24.89        Core15: 36.21        
Core16: 25.08        Core17: 33.33        
Core18: 26.33        Core19: 32.57        
Core20: 26.94        Core21: 36.12        
Core22: 26.05        Core23: 32.85        
Core24: 26.92        Core25: 34.32        
Core26: 27.01        Core27: 45.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 39.52
DDR read Latency(ns)
Socket0: 40026.80
Socket1: 205.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 41.56        
Core2: 27.26        Core3: 42.15        
Core4: 27.11        Core5: 40.71        
Core6: 28.30        Core7: 35.07        
Core8: 26.15        Core9: 34.94        
Core10: 24.13        Core11: 45.61        
Core12: 25.24        Core13: 45.25        
Core14: 26.49        Core15: 45.08        
Core16: 25.74        Core17: 37.76        
Core18: 27.24        Core19: 33.71        
Core20: 27.52        Core21: 35.00        
Core22: 26.52        Core23: 32.88        
Core24: 27.12        Core25: 37.16        
Core26: 28.55        Core27: 45.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 40.83
DDR read Latency(ns)
Socket0: 40792.83
Socket1: 198.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 41.63        
Core2: 27.89        Core3: 42.32        
Core4: 30.58        Core5: 40.61        
Core6: 27.02        Core7: 35.06        
Core8: 26.82        Core9: 36.63        
Core10: 24.82        Core11: 46.64        
Core12: 24.92        Core13: 45.18        
Core14: 24.03        Core15: 44.90        
Core16: 24.27        Core17: 36.52        
Core18: 28.53        Core19: 33.68        
Core20: 29.77        Core21: 33.71        
Core22: 26.62        Core23: 32.57        
Core24: 27.19        Core25: 36.79        
Core26: 28.64        Core27: 45.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.62
Socket1: 40.75
DDR read Latency(ns)
Socket0: 41594.31
Socket1: 200.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 40.93        
Core2: 22.75        Core3: 41.54        
Core4: 26.09        Core5: 40.59        
Core6: 19.05        Core7: 34.31        
Core8: 23.19        Core9: 34.93        
Core10: 23.12        Core11: 41.37        
Core12: 24.87        Core13: 45.35        
Core14: 24.34        Core15: 47.18        
Core16: 24.71        Core17: 36.89        
Core18: 26.08        Core19: 33.60        
Core20: 23.28        Core21: 34.79        
Core22: 15.66        Core23: 32.64        
Core24: 26.78        Core25: 37.05        
Core26: 28.52        Core27: 45.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 40.41
DDR read Latency(ns)
Socket0: 40293.10
Socket1: 201.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 41.65        
Core2: 28.44        Core3: 41.57        
Core4: 28.03        Core5: 40.69        
Core6: 27.85        Core7: 36.01        
Core8: 29.04        Core9: 36.48        
Core10: 23.23        Core11: 45.35        
Core12: 23.74        Core13: 45.77        
Core14: 24.28        Core15: 46.51        
Core16: 25.67        Core17: 37.21        
Core18: 26.65        Core19: 33.91        
Core20: 26.62        Core21: 34.91        
Core22: 30.67        Core23: 33.03        
Core24: 26.14        Core25: 36.95        
Core26: 29.25        Core27: 44.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 40.94
DDR read Latency(ns)
Socket0: 41813.97
Socket1: 201.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 41.07        
Core2: 27.91        Core3: 41.30        
Core4: 28.93        Core5: 41.17        
Core6: 27.64        Core7: 36.06        
Core8: 28.15        Core9: 32.55        
Core10: 25.34        Core11: 46.31        
Core12: 25.46        Core13: 45.96        
Core14: 25.49        Core15: 46.85        
Core16: 24.99        Core17: 37.74        
Core18: 27.25        Core19: 34.17        
Core20: 27.39        Core21: 33.93        
Core22: 26.54        Core23: 32.94        
Core24: 28.06        Core25: 36.90        
Core26: 27.93        Core27: 45.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 41.03
DDR read Latency(ns)
Socket0: 41285.44
Socket1: 200.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 40.88        
Core2: 25.33        Core3: 41.11        
Core4: 26.32        Core5: 39.49        
Core6: 27.79        Core7: 34.54        
Core8: 28.68        Core9: 34.91        
Core10: 23.55        Core11: 40.92        
Core12: 24.12        Core13: 45.04        
Core14: 25.78        Core15: 46.79        
Core16: 24.05        Core17: 36.39        
Core18: 27.13        Core19: 33.79        
Core20: 25.69        Core21: 32.64        
Core22: 26.18        Core23: 32.70        
Core24: 27.45        Core25: 36.85        
Core26: 27.93        Core27: 44.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 39.88
DDR read Latency(ns)
Socket0: 41389.89
Socket1: 205.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.21        Core1: 39.87        
Core2: 27.08        Core3: 40.33        
Core4: 27.74        Core5: 40.95        
Core6: 27.40        Core7: 35.76        
Core8: 25.92        Core9: 19.73        
Core10: 28.87        Core11: 43.58        
Core12: 26.37        Core13: 39.39        
Core14: 28.72        Core15: 47.05        
Core16: 26.17        Core17: 35.29        
Core18: 26.95        Core19: 31.47        
Core20: 27.28        Core21: 37.74        
Core22: 27.59        Core23: 32.71        
Core24: 26.49        Core25: 35.88        
Core26: 25.97        Core27: 40.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 39.00
DDR read Latency(ns)
Socket0: 36404.16
Socket1: 203.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 40.72        
Core2: 27.18        Core3: 39.71        
Core4: 25.82        Core5: 40.06        
Core6: 27.70        Core7: 36.29        
Core8: 26.97        Core9: 19.73        
Core10: 26.64        Core11: 43.21        
Core12: 27.31        Core13: 37.79        
Core14: 26.33        Core15: 46.08        
Core16: 28.06        Core17: 33.00        
Core18: 25.31        Core19: 31.73        
Core20: 27.67        Core21: 38.81        
Core22: 25.33        Core23: 30.78        
Core24: 26.13        Core25: 33.81        
Core26: 25.92        Core27: 44.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 38.57
DDR read Latency(ns)
Socket0: 36662.41
Socket1: 203.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.77        Core1: 39.68        
Core2: 25.40        Core3: 39.62        
Core4: 24.10        Core5: 40.70        
Core6: 21.96        Core7: 36.37        
Core8: 17.23        Core9: 20.42        
Core10: 23.02        Core11: 43.37        
Core12: 25.86        Core13: 38.00        
Core14: 26.36        Core15: 47.18        
Core16: 26.42        Core17: 34.03        
Core18: 25.76        Core19: 30.98        
Core20: 26.43        Core21: 37.07        
Core22: 25.87        Core23: 32.93        
Core24: 25.87        Core25: 34.96        
Core26: 26.09        Core27: 46.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 38.90
DDR read Latency(ns)
Socket0: 35428.11
Socket1: 204.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 39.94        
Core2: 27.74        Core3: 40.54        
Core4: 28.05        Core5: 41.37        
Core6: 25.67        Core7: 34.32        
Core8: 27.33        Core9: 18.47        
Core10: 28.49        Core11: 42.89        
Core12: 27.99        Core13: 41.25        
Core14: 26.49        Core15: 46.90        
Core16: 27.76        Core17: 35.16        
Core18: 27.80        Core19: 31.47        
Core20: 27.57        Core21: 35.12        
Core22: 27.25        Core23: 32.72        
Core24: 27.41        Core25: 34.95        
Core26: 26.09        Core27: 45.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 39.27
DDR read Latency(ns)
Socket0: 37012.97
Socket1: 201.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 39.43        
Core2: 30.59        Core3: 40.32        
Core4: 29.14        Core5: 40.93        
Core6: 26.97        Core7: 36.10        
Core8: 27.14        Core9: 20.86        
Core10: 27.94        Core11: 44.04        
Core12: 25.62        Core13: 39.19        
Core14: 27.30        Core15: 47.62        
Core16: 25.93        Core17: 35.76        
Core18: 26.90        Core19: 30.90        
Core20: 26.79        Core21: 36.33        
Core22: 25.62        Core23: 33.07        
Core24: 27.39        Core25: 36.56        
Core26: 26.04        Core27: 44.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 39.27
DDR read Latency(ns)
Socket0: 36795.56
Socket1: 205.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.89        Core1: 39.98        
Core2: 26.51        Core3: 40.77        
Core4: 25.98        Core5: 40.80        
Core6: 24.74        Core7: 34.77        
Core8: 26.59        Core9: 19.89        
Core10: 26.89        Core11: 43.56        
Core12: 25.67        Core13: 38.89        
Core14: 26.77        Core15: 47.35        
Core16: 25.31        Core17: 35.75        
Core18: 25.57        Core19: 31.66        
Core20: 25.34        Core21: 36.02        
Core22: 26.27        Core23: 32.67        
Core24: 27.73        Core25: 36.68        
Core26: 25.74        Core27: 38.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 38.78
DDR read Latency(ns)
Socket0: 36475.96
Socket1: 204.35
