zheng_rom.v,verilog,xil_defaultlib,../../../../HDMI_Demo.srcs/sources_1/ip/zheng_rom/sim/zheng_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
