<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_mcm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_mcm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_MCM_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_MCM_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 MCM</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Core Platform Miscellaneous Control Module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_MCM_PLASC - Crossbar Switch (AXBS) Slave Configuration</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_MCM_PLAMC - Crossbar Switch (AXBS) Master Configuration</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_MCM_CR - Control Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_MCM_ISCR - Interrupt Status Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_MCM_ETBCC - ETB Counter Control register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_MCM_ETBRL - ETB Reload register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_MCM_ETBCNT - ETB Counter Value register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_MCM_PID - Process ID register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - hw_mcm_t - Struct containing all module registers.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_MCM_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * HW_MCM_PLASC - Crossbar Switch (AXBS) Slave Configuration</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union__hw__mcm__plasc.html">  118</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__plasc.html">_hw_mcm_plasc</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    uint16_t U;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html">  121</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html">_hw_mcm_plasc_bitfields</a></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    {</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa20b01457e7461824fb516f2520c36c9">  123</a></span>&#160;        uint16_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa20b01457e7461824fb516f2520c36c9">ASC</a> : 8;              </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">  126</a></span>&#160;        uint16_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 8;        </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    } B;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="union__hw__mcm__plasc.html">hw_mcm_plasc_t</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_MCM_PLASC_ADDR(x)     ((x) + 0x8U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_MCM_PLASC(x)          (*(__I hw_mcm_plasc_t *) HW_MCM_PLASC_ADDR(x))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_MCM_PLASC_RD(x)       (HW_MCM_PLASC(x).U)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PLASC bitfields</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define BP_MCM_PLASC_ASC     (0U)          </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define BM_MCM_PLASC_ASC     (0x00FFU)     </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define BS_MCM_PLASC_ASC     (8U)          </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BR_MCM_PLASC_ASC(x)  (HW_MCM_PLASC(x).B.ASC)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * HW_MCM_PLAMC - Crossbar Switch (AXBS) Master Configuration</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="union__hw__mcm__plamc.html">  172</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__plamc.html">_hw_mcm_plamc</a></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint16_t U;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html">  175</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html">_hw_mcm_plamc_bitfields</a></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    {</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html#a320d4af2d76b1232bc5806241a9ac102">  177</a></span>&#160;        uint16_t AMC : 8;              </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html#a66975faeb54ccf2ebfafcbb9023edda8">  179</a></span>&#160;        uint16_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 8;        </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    } B;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <a class="code" href="union__hw__mcm__plamc.html">hw_mcm_plamc_t</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define HW_MCM_PLAMC_ADDR(x)     ((x) + 0xAU)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define HW_MCM_PLAMC(x)          (*(__I hw_mcm_plamc_t *) HW_MCM_PLAMC_ADDR(x))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define HW_MCM_PLAMC_RD(x)       (HW_MCM_PLAMC(x).U)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PLAMC bitfields</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BP_MCM_PLAMC_AMC     (0U)          </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BM_MCM_PLAMC_AMC     (0x00FFU)     </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define BS_MCM_PLAMC_AMC     (8U)          </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BR_MCM_PLAMC_AMC(x)  (HW_MCM_PLAMC(x).B.AMC)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * HW_MCM_CR - Control Register</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="union__hw__mcm__cr.html">  225</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__cr.html">_hw_mcm_cr</a></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    uint32_t U;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html">  228</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html">_hw_mcm_cr_bitfields</a></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    {</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#a0b5e8ce4e48054e6e05166bf4b29753a">  230</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 24;       </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#a0d926395c7b1b871d1fac8f06fd028c2">  231</a></span>&#160;        uint32_t SRAMUAP : 2;          </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#a95572a8cec506ff6be027299a5f1ac77">  232</a></span>&#160;        uint32_t SRAMUWP : 1;          </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#aae50733724e4f51aea38699e4e35fb43">  233</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#afd7da20660013572c37d794c0149fa4c">  234</a></span>&#160;        uint32_t SRAMLAP : 2;          </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#ae38f7a97c987ba53a7cf8308b0f41c3b">  235</a></span>&#160;        uint32_t SRAMLWP : 1;          </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html#a829f37f6c6d2eb4ee1853435f9e1b532">  236</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    } B;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} <a class="code" href="union__hw__mcm__cr.html">hw_mcm_cr_t</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define HW_MCM_CR_ADDR(x)        ((x) + 0xCU)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define HW_MCM_CR(x)             (*(__IO hw_mcm_cr_t *) HW_MCM_CR_ADDR(x))</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define HW_MCM_CR_RD(x)          (HW_MCM_CR(x).U)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define HW_MCM_CR_WR(x, v)       (HW_MCM_CR(x).U = (v))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define HW_MCM_CR_SET(x, v)      (HW_MCM_CR_WR(x, HW_MCM_CR_RD(x) |  (v)))</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define HW_MCM_CR_CLR(x, v)      (HW_MCM_CR_WR(x, HW_MCM_CR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define HW_MCM_CR_TOG(x, v)      (HW_MCM_CR_WR(x, HW_MCM_CR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_CR bitfields</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BP_MCM_CR_SRAMUAP    (24U)         </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BM_MCM_CR_SRAMUAP    (0x03000000U) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BS_MCM_CR_SRAMUAP    (2U)          </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BR_MCM_CR_SRAMUAP(x) (HW_MCM_CR(x).B.SRAMUAP)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BF_MCM_CR_SRAMUAP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_CR_SRAMUAP) &amp; BM_MCM_CR_SRAMUAP)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BW_MCM_CR_SRAMUAP(x, v) (HW_MCM_CR_WR(x, (HW_MCM_CR_RD(x) &amp; ~BM_MCM_CR_SRAMUAP) | BF_MCM_CR_SRAMUAP(v)))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BP_MCM_CR_SRAMUWP    (26U)         </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define BM_MCM_CR_SRAMUWP    (0x04000000U) </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BS_MCM_CR_SRAMUWP    (1U)          </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BR_MCM_CR_SRAMUWP(x) (HW_MCM_CR(x).B.SRAMUWP)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define BF_MCM_CR_SRAMUWP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_CR_SRAMUWP) &amp; BM_MCM_CR_SRAMUWP)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BW_MCM_CR_SRAMUWP(x, v) (HW_MCM_CR_WR(x, (HW_MCM_CR_RD(x) &amp; ~BM_MCM_CR_SRAMUWP) | BF_MCM_CR_SRAMUWP(v)))</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BP_MCM_CR_SRAMLAP    (28U)         </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BM_MCM_CR_SRAMLAP    (0x30000000U) </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BS_MCM_CR_SRAMLAP    (2U)          </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define BR_MCM_CR_SRAMLAP(x) (HW_MCM_CR(x).B.SRAMLAP)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BF_MCM_CR_SRAMLAP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_CR_SRAMLAP) &amp; BM_MCM_CR_SRAMLAP)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BW_MCM_CR_SRAMLAP(x, v) (HW_MCM_CR_WR(x, (HW_MCM_CR_RD(x) &amp; ~BM_MCM_CR_SRAMLAP) | BF_MCM_CR_SRAMLAP(v)))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BP_MCM_CR_SRAMLWP    (30U)         </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define BM_MCM_CR_SRAMLWP    (0x40000000U) </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BS_MCM_CR_SRAMLWP    (1U)          </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BR_MCM_CR_SRAMLWP(x) (HW_MCM_CR(x).B.SRAMLWP)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BF_MCM_CR_SRAMLWP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_CR_SRAMLWP) &amp; BM_MCM_CR_SRAMLWP)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BW_MCM_CR_SRAMLWP(x, v) (HW_MCM_CR_WR(x, (HW_MCM_CR_RD(x) &amp; ~BM_MCM_CR_SRAMLWP) | BF_MCM_CR_SRAMLWP(v)))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * HW_MCM_ISCR - Interrupt Status Register</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="union__hw__mcm__iscr.html">  361</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__iscr.html">_hw_mcm_iscr</a></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    uint32_t U;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html">  364</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html">_hw_mcm_iscr_bitfields</a></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    {</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a1ce54f36c75acc4864edd3378f68abfa">  366</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 1;        </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a013be3db2faad0ef07dc26f575d51798">  367</a></span>&#160;        uint32_t IRQ : 1;              </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a963e59e121fb87d67dda46ac3330a89b">  368</a></span>&#160;        uint32_t NMI : 1;              </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a0ea028b9721dd4d9d33a71fb66244ba4">  369</a></span>&#160;        uint32_t DHREQ : 1;            </div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#aa8a2a7de8087ff642bd648c300c678de">  370</a></span>&#160;        uint32_t RESERVED1 : 4;        </div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#ac18aa6e16c229b1ec5f13de17e185415">  371</a></span>&#160;        uint32_t FIOC : 1;             </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a736f6bfd3cdd5632c124a2144c721e7b">  372</a></span>&#160;        uint32_t FDZC : 1;             </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#aa4b2ad1c17bc0aab8a044f6d65d92385">  373</a></span>&#160;        uint32_t FOFC : 1;             </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#acf8beda4c358d51f4b25cd38c7e287d5">  374</a></span>&#160;        uint32_t FUFC : 1;             </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a07957eb840d1caccd8420fde87226244">  375</a></span>&#160;        uint32_t FIXC : 1;             </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a02a6963ab453ffdf30e200fe937321bf">  376</a></span>&#160;        uint32_t RESERVED2 : 2;        </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a6eacff1e017085613564d097eda30de5">  377</a></span>&#160;        uint32_t FIDC : 1;             </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#aab4b4bf6dca1b0182e6863f99b8b3874">  378</a></span>&#160;        uint32_t RESERVED3 : 8;        </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#ade21770fa22d405f3dd96b8754ed3e41">  379</a></span>&#160;        uint32_t FIOCE : 1;            </div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a33d66c179ca9fc0c0d8be3345becf17a">  381</a></span>&#160;        uint32_t FDZCE : 1;            </div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a1a06ea5eea9e42528ef17c4e1e6fded4">  382</a></span>&#160;        uint32_t FOFCE : 1;            </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#acf0293b2426e7a53cea51dfbe3138baa">  383</a></span>&#160;        uint32_t FUFCE : 1;            </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a9f257a019e72ac4cfa0662cd8526f53d">  384</a></span>&#160;        uint32_t FIXCE : 1;            </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#abd4eccc45cf6ce6e1513bb974bb5497f">  385</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html#a9c9cb07d8301c3ea3f0dfe8a5d93682d">  386</a></span>&#160;        uint32_t FIDCE : 1;            </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    } B;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;} <a class="code" href="union__hw__mcm__iscr.html">hw_mcm_iscr_t</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_ADDR(x)      ((x) + 0x10U)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR(x)           (*(__IO hw_mcm_iscr_t *) HW_MCM_ISCR_ADDR(x))</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_RD(x)        (HW_MCM_ISCR(x).U)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_WR(x, v)     (HW_MCM_ISCR(x).U = (v))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_SET(x, v)    (HW_MCM_ISCR_WR(x, HW_MCM_ISCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_CLR(x, v)    (HW_MCM_ISCR_WR(x, HW_MCM_ISCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define HW_MCM_ISCR_TOG(x, v)    (HW_MCM_ISCR_WR(x, HW_MCM_ISCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ISCR bitfields</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_IRQ      (1U)          </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_IRQ      (0x00000002U) </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_IRQ      (1U)          </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_IRQ(x)   (HW_MCM_ISCR(x).B.IRQ)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_IRQ(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_IRQ) &amp; BM_MCM_ISCR_IRQ)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_IRQ(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_IRQ) | BF_MCM_ISCR_IRQ(v)))</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_NMI      (2U)          </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_NMI      (0x00000004U) </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_NMI      (1U)          </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_NMI(x)   (HW_MCM_ISCR(x).B.NMI)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_NMI(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_NMI) &amp; BM_MCM_ISCR_NMI)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_NMI(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_NMI) | BF_MCM_ISCR_NMI(v)))</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_DHREQ    (3U)          </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_DHREQ    (0x00000008U) </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_DHREQ    (1U)          </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_DHREQ(x) (HW_MCM_ISCR(x).B.DHREQ)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIOC     (8U)          </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIOC     (0x00000100U) </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIOC     (1U)          </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIOC(x)  (HW_MCM_ISCR(x).B.FIOC)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FDZC     (9U)          </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FDZC     (0x00000200U) </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FDZC     (1U)          </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FDZC(x)  (HW_MCM_ISCR(x).B.FDZC)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FOFC     (10U)         </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FOFC     (0x00000400U) </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FOFC     (1U)          </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FOFC(x)  (HW_MCM_ISCR(x).B.FOFC)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FUFC     (11U)         </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FUFC     (0x00000800U) </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FUFC     (1U)          </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FUFC(x)  (HW_MCM_ISCR(x).B.FUFC)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIXC     (12U)         </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIXC     (0x00001000U) </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIXC     (1U)          </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIXC(x)  (HW_MCM_ISCR(x).B.FIXC)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIDC     (15U)         </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIDC     (0x00008000U) </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIDC     (1U)          </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIDC(x)  (HW_MCM_ISCR(x).B.FIDC)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIOCE    (24U)         </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIOCE    (0x01000000U) </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIOCE    (1U)          </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIOCE(x) (HW_MCM_ISCR(x).B.FIOCE)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FIOCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FIOCE) &amp; BM_MCM_ISCR_FIOCE)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FIOCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FIOCE) | BF_MCM_ISCR_FIOCE(v)))</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FDZCE    (25U)         </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FDZCE    (0x02000000U) </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FDZCE    (1U)          </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FDZCE(x) (HW_MCM_ISCR(x).B.FDZCE)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FDZCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FDZCE) &amp; BM_MCM_ISCR_FDZCE)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FDZCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FDZCE) | BF_MCM_ISCR_FDZCE(v)))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FOFCE    (26U)         </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FOFCE    (0x04000000U) </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FOFCE    (1U)          </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FOFCE(x) (HW_MCM_ISCR(x).B.FOFCE)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FOFCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FOFCE) &amp; BM_MCM_ISCR_FOFCE)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FOFCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FOFCE) | BF_MCM_ISCR_FOFCE(v)))</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FUFCE    (27U)         </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FUFCE    (0x08000000U) </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FUFCE    (1U)          </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FUFCE(x) (HW_MCM_ISCR(x).B.FUFCE)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FUFCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FUFCE) &amp; BM_MCM_ISCR_FUFCE)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FUFCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FUFCE) | BF_MCM_ISCR_FUFCE(v)))</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIXCE    (28U)         </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIXCE    (0x10000000U) </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIXCE    (1U)          </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIXCE(x) (HW_MCM_ISCR(x).B.FIXCE)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FIXCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FIXCE) &amp; BM_MCM_ISCR_FIXCE)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FIXCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FIXCE) | BF_MCM_ISCR_FIXCE(v)))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BP_MCM_ISCR_FIDCE    (31U)         </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BM_MCM_ISCR_FIDCE    (0x80000000U) </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define BS_MCM_ISCR_FIDCE    (1U)          </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define BR_MCM_ISCR_FIDCE(x) (HW_MCM_ISCR(x).B.FIDCE)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BF_MCM_ISCR_FIDCE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ISCR_FIDCE) &amp; BM_MCM_ISCR_FIDCE)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BW_MCM_ISCR_FIDCE(x, v) (HW_MCM_ISCR_WR(x, (HW_MCM_ISCR_RD(x) &amp; ~BM_MCM_ISCR_FIDCE) | BF_MCM_ISCR_FIDCE(v)))</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * HW_MCM_ETBCC - ETB Counter Control register</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="union__hw__mcm__etbcc.html">  737</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__etbcc.html">_hw_mcm_etbcc</a></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;{</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    uint32_t U;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html">  740</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html">_hw_mcm_etbcc_bitfields</a></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    {</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#a41aed3adb081d7b71065a2e1d43f0152">  742</a></span>&#160;        uint32_t CNTEN : 1;            </div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#a773bcdb976b96bd79f2658cb55588fc6">  743</a></span>&#160;        uint32_t RSPT : 2;             </div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#a4ed1b7ff377a585ac0be9db1d1b95fb7">  744</a></span>&#160;        uint32_t RLRQ : 1;             </div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#a0e5ce95d0182e9aa27e69f0e5b3c8b2f">  745</a></span>&#160;        uint32_t ETDIS : 1;            </div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#a35de83b974bffb7cd579274f281bc34e">  746</a></span>&#160;        uint32_t ITDIS : 1;            </div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html#af8390b3043efb76483ca3f0a59f92e0f">  747</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 26;       </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    } B;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;} <a class="code" href="union__hw__mcm__etbcc.html">hw_mcm_etbcc_t</a>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_ADDR(x)     ((x) + 0x14U)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC(x)          (*(__IO hw_mcm_etbcc_t *) HW_MCM_ETBCC_ADDR(x))</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_RD(x)       (HW_MCM_ETBCC(x).U)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_WR(x, v)    (HW_MCM_ETBCC(x).U = (v))</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_SET(x, v)   (HW_MCM_ETBCC_WR(x, HW_MCM_ETBCC_RD(x) |  (v)))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_CLR(x, v)   (HW_MCM_ETBCC_WR(x, HW_MCM_ETBCC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCC_TOG(x, v)   (HW_MCM_ETBCC_WR(x, HW_MCM_ETBCC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBCC bitfields</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCC_CNTEN   (0U)          </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCC_CNTEN   (0x00000001U) </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCC_CNTEN   (1U)          </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCC_CNTEN(x) (HW_MCM_ETBCC(x).B.CNTEN)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define BF_MCM_ETBCC_CNTEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBCC_CNTEN) &amp; BM_MCM_ETBCC_CNTEN)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BW_MCM_ETBCC_CNTEN(x, v) (HW_MCM_ETBCC_WR(x, (HW_MCM_ETBCC_RD(x) &amp; ~BM_MCM_ETBCC_CNTEN) | BF_MCM_ETBCC_CNTEN(v)))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCC_RSPT    (1U)          </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCC_RSPT    (0x00000006U) </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCC_RSPT    (2U)          </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCC_RSPT(x) (HW_MCM_ETBCC(x).B.RSPT)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define BF_MCM_ETBCC_RSPT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBCC_RSPT) &amp; BM_MCM_ETBCC_RSPT)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define BW_MCM_ETBCC_RSPT(x, v) (HW_MCM_ETBCC_WR(x, (HW_MCM_ETBCC_RD(x) &amp; ~BM_MCM_ETBCC_RSPT) | BF_MCM_ETBCC_RSPT(v)))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCC_RLRQ    (3U)          </span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCC_RLRQ    (0x00000008U) </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCC_RLRQ    (1U)          </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCC_RLRQ(x) (HW_MCM_ETBCC(x).B.RLRQ)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BF_MCM_ETBCC_RLRQ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBCC_RLRQ) &amp; BM_MCM_ETBCC_RLRQ)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BW_MCM_ETBCC_RLRQ(x, v) (HW_MCM_ETBCC_WR(x, (HW_MCM_ETBCC_RD(x) &amp; ~BM_MCM_ETBCC_RLRQ) | BF_MCM_ETBCC_RLRQ(v)))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCC_ETDIS   (4U)          </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCC_ETDIS   (0x00000010U) </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCC_ETDIS   (1U)          </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCC_ETDIS(x) (HW_MCM_ETBCC(x).B.ETDIS)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BF_MCM_ETBCC_ETDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBCC_ETDIS) &amp; BM_MCM_ETBCC_ETDIS)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BW_MCM_ETBCC_ETDIS(x, v) (HW_MCM_ETBCC_WR(x, (HW_MCM_ETBCC_RD(x) &amp; ~BM_MCM_ETBCC_ETDIS) | BF_MCM_ETBCC_ETDIS(v)))</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCC_ITDIS   (5U)          </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCC_ITDIS   (0x00000020U) </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCC_ITDIS   (1U)          </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCC_ITDIS(x) (HW_MCM_ETBCC(x).B.ITDIS)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BF_MCM_ETBCC_ITDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBCC_ITDIS) &amp; BM_MCM_ETBCC_ITDIS)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BW_MCM_ETBCC_ITDIS(x, v) (HW_MCM_ETBCC_WR(x, (HW_MCM_ETBCC_RD(x) &amp; ~BM_MCM_ETBCC_ITDIS) | BF_MCM_ETBCC_ITDIS(v)))</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> * HW_MCM_ETBRL - ETB Reload register</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="union__hw__mcm__etbrl.html">  902</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__etbrl.html">_hw_mcm_etbrl</a></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    uint32_t U;</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html">  905</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html">_hw_mcm_etbrl_bitfields</a></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    {</div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html#a5f233a0143902f4b610a155c32513b3e">  907</a></span>&#160;        uint32_t RELOAD : 11;          </div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html#a6d8b6310a3cc785519ee8eccc3790cc4">  908</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 21;       </div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    } B;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;} <a class="code" href="union__hw__mcm__etbrl.html">hw_mcm_etbrl_t</a>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_ADDR(x)     ((x) + 0x18U)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL(x)          (*(__IO hw_mcm_etbrl_t *) HW_MCM_ETBRL_ADDR(x))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_RD(x)       (HW_MCM_ETBRL(x).U)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_WR(x, v)    (HW_MCM_ETBRL(x).U = (v))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_SET(x, v)   (HW_MCM_ETBRL_WR(x, HW_MCM_ETBRL_RD(x) |  (v)))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_CLR(x, v)   (HW_MCM_ETBRL_WR(x, HW_MCM_ETBRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define HW_MCM_ETBRL_TOG(x, v)   (HW_MCM_ETBRL_WR(x, HW_MCM_ETBRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBRL bitfields</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define BP_MCM_ETBRL_RELOAD  (0U)          </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define BM_MCM_ETBRL_RELOAD  (0x000007FFU) </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define BS_MCM_ETBRL_RELOAD  (11U)         </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BR_MCM_ETBRL_RELOAD(x) (HW_MCM_ETBRL(x).B.RELOAD)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define BF_MCM_ETBRL_RELOAD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_ETBRL_RELOAD) &amp; BM_MCM_ETBRL_RELOAD)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define BW_MCM_ETBRL_RELOAD(x, v) (HW_MCM_ETBRL_WR(x, (HW_MCM_ETBRL_RD(x) &amp; ~BM_MCM_ETBRL_RELOAD) | BF_MCM_ETBRL_RELOAD(v)))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * HW_MCM_ETBCNT - ETB Counter Value register</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="union__hw__mcm__etbcnt.html">  960</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__etbcnt.html">_hw_mcm_etbcnt</a></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    uint32_t U;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html">  963</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html">_hw_mcm_etbcnt_bitfields</a></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    {</div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html#a0688dd5bfe630df37140445ad6503472">  965</a></span>&#160;        uint32_t COUNTER : 11;         </div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html#a5b73c7f91a1d60fb9163d73b0902ac7b">  966</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 21;       </div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    } B;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;} <a class="code" href="union__hw__mcm__etbcnt.html">hw_mcm_etbcnt_t</a>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCNT_ADDR(x)    ((x) + 0x1CU)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCNT(x)         (*(__I hw_mcm_etbcnt_t *) HW_MCM_ETBCNT_ADDR(x))</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define HW_MCM_ETBCNT_RD(x)      (HW_MCM_ETBCNT(x).U)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_ETBCNT bitfields</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define BP_MCM_ETBCNT_COUNTER (0U)         </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BM_MCM_ETBCNT_COUNTER (0x000007FFU) </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BS_MCM_ETBCNT_COUNTER (11U)        </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define BR_MCM_ETBCNT_COUNTER(x) (HW_MCM_ETBCNT(x).B.COUNTER)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"> * HW_MCM_PID - Process ID register</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="union__hw__mcm__pid.html"> 1012</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mcm__pid.html">_hw_mcm_pid</a></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    uint32_t U;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html"> 1015</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html">_hw_mcm_pid_bitfields</a></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    {</div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html#a1f8a3bcb60cd8ee23204864865e19dff"> 1017</a></span>&#160;        uint32_t PID : 8;              </div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html#a9d1be3ab5bae5bbbaaa93d271d923338"> 1018</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">RESERVED0</a> : 24;       </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    } B;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;} <a class="code" href="union__hw__mcm__pid.html">hw_mcm_pid_t</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define HW_MCM_PID_ADDR(x)       ((x) + 0x30U)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define HW_MCM_PID(x)            (*(__IO hw_mcm_pid_t *) HW_MCM_PID_ADDR(x))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define HW_MCM_PID_RD(x)         (HW_MCM_PID(x).U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define HW_MCM_PID_WR(x, v)      (HW_MCM_PID(x).U = (v))</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define HW_MCM_PID_SET(x, v)     (HW_MCM_PID_WR(x, HW_MCM_PID_RD(x) |  (v)))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define HW_MCM_PID_CLR(x, v)     (HW_MCM_PID_WR(x, HW_MCM_PID_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define HW_MCM_PID_TOG(x, v)     (HW_MCM_PID_WR(x, HW_MCM_PID_RD(x) ^  (v)))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment"> * Constants &amp; macros for individual MCM_PID bitfields</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BP_MCM_PID_PID       (0U)          </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BM_MCM_PID_PID       (0x000000FFU) </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BS_MCM_PID_PID       (8U)          </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define BR_MCM_PID_PID(x)    (HW_MCM_PID(x).B.PID)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define BF_MCM_PID_PID(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MCM_PID_PID) &amp; BM_MCM_PID_PID)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define BW_MCM_PID_PID(x, v) (HW_MCM_PID_WR(x, (HW_MCM_PID_RD(x) &amp; ~BM_MCM_PID_PID) | BF_MCM_PID_PID(v)))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"> * hw_mcm_t - module struct</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html"> 1067</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__mcm.html">_hw_mcm</a></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    uint8_t _reserved0[8];</div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#ab2a19c143794d39a2229b3df90b540ac"> 1070</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__mcm__plasc.html">hw_mcm_plasc_t</a> <a class="code" href="struct__hw__mcm.html#ab2a19c143794d39a2229b3df90b540ac">PLASC</a>;              </div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a4e079f3fd83c37f73d324e6ff6dcde17"> 1071</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__mcm__plamc.html">hw_mcm_plamc_t</a> <a class="code" href="struct__hw__mcm.html#a4e079f3fd83c37f73d324e6ff6dcde17">PLAMC</a>;              </div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a8d7d6eab73eb82ceaa97e4e45111b141"> 1072</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcm__cr.html">hw_mcm_cr_t</a> <a class="code" href="struct__hw__mcm.html#a8d7d6eab73eb82ceaa97e4e45111b141">CR</a>;                   </div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a310f77d82632d377ce7ea9567acd147f"> 1073</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcm__iscr.html">hw_mcm_iscr_t</a> <a class="code" href="struct__hw__mcm.html#a310f77d82632d377ce7ea9567acd147f">ISCR</a>;               </div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a90356afbefdcbceef2f39f0fe03737af"> 1074</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcm__etbcc.html">hw_mcm_etbcc_t</a> <a class="code" href="struct__hw__mcm.html#a90356afbefdcbceef2f39f0fe03737af">ETBCC</a>;             </div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#ae5c97c5ce711df944d6ad5faaec4ceb7"> 1075</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcm__etbrl.html">hw_mcm_etbrl_t</a> <a class="code" href="struct__hw__mcm.html#ae5c97c5ce711df944d6ad5faaec4ceb7">ETBRL</a>;             </div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a8fb53896a3eef0950171f7be2e0d7e11"> 1076</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__mcm__etbcnt.html">hw_mcm_etbcnt_t</a> <a class="code" href="struct__hw__mcm.html#a8fb53896a3eef0950171f7be2e0d7e11">ETBCNT</a>;            </div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    uint8_t _reserved1[16];</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="struct__hw__mcm.html#a475d7d2a5da2fa95dc65b2767dd6ff3c"> 1078</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mcm__pid.html">hw_mcm_pid_t</a> <a class="code" href="struct__hw__mcm.html#a475d7d2a5da2fa95dc65b2767dd6ff3c">PID</a>;                 </div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;} <a class="code" href="struct__hw__mcm.html">hw_mcm_t</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define HW_MCM(x)      (*(hw_mcm_t *)(x))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_MCM_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__iscr_1_1__hw__mcm__iscr__bitfields.html">_hw_mcm_iscr::_hw_mcm_iscr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:364</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields_html_aa9ecfa1d14dcf667c400a19c4b6164bb"><div class="ttname"><a href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa9ecfa1d14dcf667c400a19c4b6164bb">_hw_mcm_plasc::_hw_mcm_plasc_bitfields::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:126</div></div>
<div class="ttc" id="struct__hw__mcm_html_a475d7d2a5da2fa95dc65b2767dd6ff3c"><div class="ttname"><a href="struct__hw__mcm.html#a475d7d2a5da2fa95dc65b2767dd6ff3c">_hw_mcm::PID</a></div><div class="ttdeci">__IO hw_mcm_pid_t PID</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1078</div></div>
<div class="ttc" id="struct__hw__mcm_html_ab2a19c143794d39a2229b3df90b540ac"><div class="ttname"><a href="struct__hw__mcm.html#ab2a19c143794d39a2229b3df90b540ac">_hw_mcm::PLASC</a></div><div class="ttdeci">__I hw_mcm_plasc_t PLASC</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1070</div></div>
<div class="ttc" id="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__plamc_1_1__hw__mcm__plamc__bitfields.html">_hw_mcm_plamc::_hw_mcm_plamc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:175</div></div>
<div class="ttc" id="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html">_hw_mcm_plasc::_hw_mcm_plasc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:121</div></div>
<div class="ttc" id="union__hw__mcm__plamc_html"><div class="ttname"><a href="union__hw__mcm__plamc.html">_hw_mcm_plamc</a></div><div class="ttdoc">HW_MCM_PLAMC - Crossbar Switch (AXBS) Master Configuration (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:172</div></div>
<div class="ttc" id="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__etbrl_1_1__hw__mcm__etbrl__bitfields.html">_hw_mcm_etbrl::_hw_mcm_etbrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:905</div></div>
<div class="ttc" id="union__hw__mcm__pid_html"><div class="ttname"><a href="union__hw__mcm__pid.html">_hw_mcm_pid</a></div><div class="ttdoc">HW_MCM_PID - Process ID register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1012</div></div>
<div class="ttc" id="struct__hw__mcm_html_ae5c97c5ce711df944d6ad5faaec4ceb7"><div class="ttname"><a href="struct__hw__mcm.html#ae5c97c5ce711df944d6ad5faaec4ceb7">_hw_mcm::ETBRL</a></div><div class="ttdeci">__IO hw_mcm_etbrl_t ETBRL</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1075</div></div>
<div class="ttc" id="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields_html_aa20b01457e7461824fb516f2520c36c9"><div class="ttname"><a href="struct__hw__mcm__plasc_1_1__hw__mcm__plasc__bitfields.html#aa20b01457e7461824fb516f2520c36c9">_hw_mcm_plasc::_hw_mcm_plasc_bitfields::ASC</a></div><div class="ttdeci">uint16_t ASC</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:123</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__mcm_html"><div class="ttname"><a href="struct__hw__mcm.html">_hw_mcm</a></div><div class="ttdoc">All MCM module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1067</div></div>
<div class="ttc" id="union__hw__mcm__iscr_html"><div class="ttname"><a href="union__hw__mcm__iscr.html">_hw_mcm_iscr</a></div><div class="ttdoc">HW_MCM_ISCR - Interrupt Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:361</div></div>
<div class="ttc" id="struct__hw__mcm_html_a8fb53896a3eef0950171f7be2e0d7e11"><div class="ttname"><a href="struct__hw__mcm.html#a8fb53896a3eef0950171f7be2e0d7e11">_hw_mcm::ETBCNT</a></div><div class="ttdeci">__I hw_mcm_etbcnt_t ETBCNT</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1076</div></div>
<div class="ttc" id="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields.html">_hw_mcm_etbcc::_hw_mcm_etbcc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:740</div></div>
<div class="ttc" id="union__hw__mcm__etbcc_html"><div class="ttname"><a href="union__hw__mcm__etbcc.html">_hw_mcm_etbcc</a></div><div class="ttdoc">HW_MCM_ETBCC - ETB Counter Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:737</div></div>
<div class="ttc" id="struct__hw__mcm_html_a4e079f3fd83c37f73d324e6ff6dcde17"><div class="ttname"><a href="struct__hw__mcm.html#a4e079f3fd83c37f73d324e6ff6dcde17">_hw_mcm::PLAMC</a></div><div class="ttdeci">__I hw_mcm_plamc_t PLAMC</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1071</div></div>
<div class="ttc" id="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__etbcnt_1_1__hw__mcm__etbcnt__bitfields.html">_hw_mcm_etbcnt::_hw_mcm_etbcnt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:963</div></div>
<div class="ttc" id="struct__hw__mcm_html_a90356afbefdcbceef2f39f0fe03737af"><div class="ttname"><a href="struct__hw__mcm.html#a90356afbefdcbceef2f39f0fe03737af">_hw_mcm::ETBCC</a></div><div class="ttdeci">__IO hw_mcm_etbcc_t ETBCC</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1074</div></div>
<div class="ttc" id="union__hw__mcm__etbrl_html"><div class="ttname"><a href="union__hw__mcm__etbrl.html">_hw_mcm_etbrl</a></div><div class="ttdoc">HW_MCM_ETBRL - ETB Reload register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:902</div></div>
<div class="ttc" id="union__hw__mcm__cr_html"><div class="ttname"><a href="union__hw__mcm__cr.html">_hw_mcm_cr</a></div><div class="ttdoc">HW_MCM_CR - Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:225</div></div>
<div class="ttc" id="union__hw__mcm__plasc_html"><div class="ttname"><a href="union__hw__mcm__plasc.html">_hw_mcm_plasc</a></div><div class="ttdoc">HW_MCM_PLASC - Crossbar Switch (AXBS) Slave Configuration (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:118</div></div>
<div class="ttc" id="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__pid_1_1__hw__mcm__pid__bitfields.html">_hw_mcm_pid::_hw_mcm_pid_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1015</div></div>
<div class="ttc" id="union__hw__mcm__etbcnt_html"><div class="ttname"><a href="union__hw__mcm__etbcnt.html">_hw_mcm_etbcnt</a></div><div class="ttdoc">HW_MCM_ETBCNT - ETB Counter Value register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:960</div></div>
<div class="ttc" id="struct__hw__mcm_html_a310f77d82632d377ce7ea9567acd147f"><div class="ttname"><a href="struct__hw__mcm.html#a310f77d82632d377ce7ea9567acd147f">_hw_mcm::ISCR</a></div><div class="ttdeci">__IO hw_mcm_iscr_t ISCR</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1073</div></div>
<div class="ttc" id="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields_html"><div class="ttname"><a href="struct__hw__mcm__cr_1_1__hw__mcm__cr__bitfields.html">_hw_mcm_cr::_hw_mcm_cr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:228</div></div>
<div class="ttc" id="struct__hw__mcm_html_a8d7d6eab73eb82ceaa97e4e45111b141"><div class="ttname"><a href="struct__hw__mcm.html#a8d7d6eab73eb82ceaa97e4e45111b141">_hw_mcm::CR</a></div><div class="ttdeci">__IO hw_mcm_cr_t CR</div><div class="ttdef"><b>Definition:</b> MK64F12_mcm.h:1072</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
