
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan  9 03:56:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 56377
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 619.078 ; gain = 192.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7s15cpga196-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15cpga196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.102 ; gain = 463.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GBM' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_GBM_Pipeline_VITIS_LOOP_11_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_GBM_Pipeline_VITIS_LOOP_11_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_flow_control_loop_pipe_sequential_init' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GBM_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GBM_GBM_Pipeline_VITIS_LOOP_11_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_GBM_Pipeline_VITIS_LOOP_11_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_GBM_Pipeline_VITIS_LOOP_15_2' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_GBM_Pipeline_VITIS_LOOP_15_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dadd_64ns_64ns_64_6_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dadd_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dadd_64ns_64ns_64_6_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dadd_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dmul_64ns_64ns_64_6_max_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dmul_64ns_64ns_64_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dmul_64ns_64ns_64_6_max_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dmul_64ns_64ns_64_6_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dexp_64ns_64ns_64_18_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dexp_64ns_64ns_64_18_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dexp_64ns_64ns_64_18_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dexp_64ns_64ns_64_18_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'GBM_GBM_Pipeline_VITIS_LOOP_15_2' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_GBM_Pipeline_VITIS_LOOP_15_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_control_s_axi' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_control_s_axi.v:260]
INFO: [Synth 8-6155] done synthesizing module 'GBM_control_s_axi' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_store' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized0' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_mem' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_mem' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl__parameterized0' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized2' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl__parameterized1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_store' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_load' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized3' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_mem__parameterized0' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_load' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_write' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_burst_converter' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_reg_slice' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_reg_slice' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_burst_converter' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized4' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl__parameterized2' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_throttle' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized0' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized5' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl__parameterized3' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_fifo__parameterized6' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_srl__parameterized4' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_throttle' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_write' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_read' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1433]
INFO: [Synth 8-6157] synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized2' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi_read' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'GBM_gmem_m_axi' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dadddsub_64ns_64ns_64_6_full_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_ddiv_64ns_64ns_64_31_no_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_ddiv_64ns_64ns_64_31_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/ip/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'GBM_dsqrt_64ns_64ns_64_57_no_dsp_1' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'GBM' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/63f0/hdl/verilog/GBM_control_s_axi.v:360]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized197 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[10] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[9] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[8] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized440 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized438 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized436 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1818.438 ; gain = 1034.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1818.438 ; gain = 1034.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1818.438 ; gain = 1034.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1818.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11081 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/GBM_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/GBM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2265.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FDE => FDRE: 22 instances

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15cpga196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'GBM_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'GBM_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GBM_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GBM_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GBM_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GBM_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'GBM_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'GBM_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GBM_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GBM_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GBM_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GBM_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:59 ; elapsed = 00:04:29 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'GBM_dadd_64ns_64ns_64_6_full_dsp_1:/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'GBM_dadd_64ns_64ns_64_6_full_dsp_1:/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GBM_dadd_64ns_64ns_64_6_full_dsp_1:/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'GBM_dadd_64ns_64ns_64_6_full_dsp_1:/GBM_dadd_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'GBM_dmul_64ns_64ns_64_6_max_dsp_1:/GBM_dmul_64ns_64ns_64_6_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized1) to 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_GBM_Pipeline_VITIS_LOOP_15_2_fu_140/dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U21/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U21/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U21/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dadddsub_64ns_64ns_64_6_full_dsp_1_U21/GBM_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln19_reg_4646_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln19_reg_4646_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln19_reg_4646_reg[2] )
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '24' to '23' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dadd_64ns_64ns_64_6_full_dsp_1_U7/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /i_shift_to_fixed/\SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /i_calculate_e2zmzm1/\g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /\g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /i_renorm_and_round/\EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /i_recombination/\result_delay/i_pipe/opt_has_pipe.first_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /\g_Fr_other.i_calculate_Fr /\dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /\g_Fr_other.i_calculate_Fr /\dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dexp_64ns_64ns_64_18_full_dsp_1_U11/GBM_dexp_64ns_64ns_64_18_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP /\g_Fr_other.i_calculate_Fr /\dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3332] Sequential element (dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module multadd__parameterized1.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[63]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[52]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[53]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[54]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[55]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[56]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[57]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[58]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[59]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[60]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[61]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[62]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[2]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[3]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[4]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[5]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[6]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[7]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[8]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[9]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[10]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[11]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[12]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[13]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[14]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[15]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[16]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[17]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[18]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[19]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[20]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[21]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[22]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[23]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[24]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[25]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[26]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[27]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[28]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[29]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[30]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[31]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[32]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[33]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[34]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[35]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[36]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[37]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[38]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[39]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[40]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[41]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[42]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[43]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[44]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[45]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[46]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[47]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[48]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[49]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/din1_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddiv_64ns_64ns_64_31_no_dsp_1_U23/GBM_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV /\RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[50] )
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\store_unit_0/tmp_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\load_unit_0/tmp_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_GBM_Pipeline_VITIS_LOOP_11_1_fu_132/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[4] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module GBM_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module GBM_control_s_axi.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[26].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '3' to '2' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '5' to '4' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '7' to '6' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[22].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '11' to '10' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '13' to '12' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '15' to '14' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '17' to '16' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[18].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '19' to '18' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '21' to '20' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[16].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '23' to '22' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '25' to '24' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '27' to '26' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '29' to '28' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[12].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '31' to '30' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '33' to '32' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[10].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '35' to '34' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '37' to '36' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '39' to '38' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '41' to '40' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[6].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '43' to '42' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '45' to '44' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '47' to '46' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '49' to '48' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '51' to '50' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '53' to '52' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[0].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '54' bits. [c:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d531/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsqrt_64ns_64ns_64_57_no_dsp_1_U24/GBM_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT /\RT[0].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:06:31 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 71, Available = 20. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:06:44 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:04 ; elapsed = 00:07:01 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_7/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:19 ; elapsed = 00:07:28 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:38 ; elapsed = 00:07:48 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:39 ; elapsed = 00:07:49 . Memory (MB): peak = 2307.977 ; gain = 1524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:53 ; elapsed = 00:08:04 . Memory (MB): peak = 2350.840 ; gain = 1566.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:53 ; elapsed = 00:08:04 . Memory (MB): peak = 2350.840 ; gain = 1566.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:57 ; elapsed = 00:08:08 . Memory (MB): peak = 2373.719 ; gain = 1589.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:58 ; elapsed = 00:08:08 . Memory (MB): peak = 2373.719 ; gain = 1589.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_789  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_790                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_718  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_434  | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_435  | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_436  | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_437  | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_438  | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_439  | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8_440  | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9_441  | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_442 | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_443 | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_428  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_328  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_329                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_257  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_234  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_235                  | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_163  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                      | A:B                | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_103  | C+A:B              | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp                                  | (C+A*B)'           | 22     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp                                  | PCIN>>17+(A*B)'    | 0      | 8      | -      | -      | 43     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized0                  | C+A'*B'            | 17     | 17     | 46     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | PCIN>>17+A*B'      | 0      | 12     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                  | (PCIN+A'*B')'      | 25     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0                  | PCIN>>17+(A*B')'   | 0      | 12     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | (C+A*B)'           | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | PCIN>>17+(A*B)'    | 0      | 17     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN+A''*B''       | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+A'*B'         | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | PCIN+(A'*B')'      | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                  | PCIN>>17+A''*B     | 17     | 0      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                  | (PCIN>>17+A'*B)'   | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                  | (PCIN+(A')'*B'')'  | 14     | 17     | -      | -      | 17     | 1    | 2    | -    | -    | 1     | 0    | 1    | 
|dsp__parameterized1                  | PCIN>>17+(A'*B'')' | 0      | 14     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized13_95  | C'+A':B'           | 29     | 18     | 38     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized15_92  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized15_93  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized16_88  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized15_89  | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized16     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized15     | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized12     | C+A:B              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized13     | C'+A':B'           | 0      | 11     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized14     | (C+A:B)'           | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_81   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_30   | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_31   | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4_32   | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5_33   | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_34   | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_35   | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8_36   | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9_37   | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10_38  | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11_39  | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_24   | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | A*B                | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | (PCIN>>17+A*B)'    | 17     | 0      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4      | PCIN+(A*B)'        | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized5      | PCIN>>17+A'*B'     | 17     | 0      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6      | PCIN+A'*B'         | 19     | 17     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8      | PCIN>>17+(A*B')'   | 0      | 17     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized9      | PCIN+A''*B''       | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10     | PCIN>>17+A*B''     | 0      | 17     | -      | -      | 38     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11     | (PCIN>>17+A*B'')'  | 0      | 2      | -      | -      | 21     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1      | Dynamic            | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1177|
|2     |DSP48E1  |    71|
|27    |LUT1     |   429|
|28    |LUT2     |  4135|
|29    |LUT3     |  7696|
|30    |LUT4     |  2253|
|31    |LUT5     |  6285|
|32    |LUT6     | 12022|
|33    |MUXCY    |  5536|
|34    |MUXF7    |   705|
|35    |MUXF8    |    11|
|36    |RAMB36E1 |     8|
|38    |SRL16E   |   654|
|39    |SRLC32E  |   629|
|40    |XORCY    |  5070|
|41    |FDE      |    22|
|42    |FDRE     | 34002|
|43    |FDSE     |    17|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:58 ; elapsed = 00:08:09 . Memory (MB): peak = 2373.719 ; gain = 1589.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:38 ; elapsed = 00:07:43 . Memory (MB): peak = 2373.719 ; gain = 1100.234
Synthesis Optimization Complete : Time (s): cpu = 00:06:58 ; elapsed = 00:08:10 . Memory (MB): peak = 2373.719 ; gain = 1589.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2375.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1521 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1499 instances
  FDE => FDRE: 22 instances

Synth Design complete | Checksum: e621e90c
INFO: [Common 17-83] Releasing license: Synthesis
590 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:22 ; elapsed = 00:08:36 . Memory (MB): peak = 2422.297 ; gain = 1785.512
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2422.297 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e77f456fb133b988
INFO: [Coretcl 2-1174] Renamed 1375 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/steve/thesis-monte-carlo/GBM/gbm/GBM/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 04:05:57 2025...
