$date
	Thu Jan 20 00:39:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mips_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var integer 32 # i [31:0] $end
$scope module m $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ stallF $end
$var wire 1 % stallD $end
$var wire 2 & forwardBE [1:0] $end
$var wire 1 ' forwardBD $end
$var wire 2 ( forwardAE [1:0] $end
$var wire 1 ) forwardAD $end
$var wire 1 * flushE $end
$var wire 2 + branchD [1:0] $end
$var wire 5 , WriteRegW [4:0] $end
$var wire 5 - WriteRegM [4:0] $end
$var wire 5 . WriteRegE [4:0] $end
$var wire 3 / WBSrcM [2:0] $end
$var wire 3 0 WBSrcE [2:0] $end
$var wire 5 1 RtE [4:0] $end
$var wire 5 2 RtD [4:0] $end
$var wire 5 3 RsE [4:0] $end
$var wire 5 4 RsD [4:0] $end
$var wire 1 5 RegWriteW $end
$var wire 1 6 RegWriteM $end
$var wire 1 7 RegWriteE $end
$var wire 1 8 MultStartE $end
$var wire 1 9 MultDoneE $end
$scope module dp $end
$var wire 1 7 RegWriteE $end
$var wire 1 6 RegWriteM $end
$var wire 1 5 RegWriteW $end
$var wire 3 : WBSrcE [2:0] $end
$var wire 3 ; WBSrcM [2:0] $end
$var wire 5 < WriteRegE [4:0] $end
$var wire 5 = WriteRegM [4:0] $end
$var wire 5 > WriteRegW [4:0] $end
$var wire 2 ? branchD [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 @ writeregW [4:0] $end
$var wire 32 A unsignimmD [31:0] $end
$var wire 1 $ stallF $end
$var wire 1 % stallD $end
$var wire 32 B signimmD [31:0] $end
$var wire 5 C rtD [4:0] $end
$var wire 5 D rsD [4:0] $end
$var wire 32 E resultW [31:0] $end
$var wire 1 F regwriteD $end
$var wire 1 G regdstD $end
$var wire 5 H reD [4:0] $end
$var wire 32 I rd2d [31:0] $end
$var wire 32 J rd1d [31:0] $end
$var wire 1 K pcsrcD $end
$var wire 32 L pcplus4D [31:0] $end
$var wire 32 M pcbranchD [31:0] $end
$var wire 1 N multstartD $end
$var wire 1 O multsgnD $end
$var wire 1 P memwriteD $end
$var wire 28 Q jumpdstD [27:0] $end
$var wire 1 R jumpM $end
$var wire 1 S jumpE $end
$var wire 1 T jumpD $end
$var wire 2 U forwardBE [1:0] $end
$var wire 1 ' forwardBD $end
$var wire 2 V forwardAE [1:0] $end
$var wire 1 ) forwardAD $end
$var wire 1 * flushE $end
$var wire 2 W branchD_ [1:0] $end
$var wire 2 X alusrcD [1:0] $end
$var wire 3 Y alucontrolD [2:0] $end
$var wire 5 Z WriteRegM_ [4:0] $end
$var wire 5 [ WriteRegE_ [4:0] $end
$var wire 32 \ WriteDataE [31:0] $end
$var wire 3 ] WBSrcM_ [2:0] $end
$var wire 3 ^ WBSrcE_ [2:0] $end
$var wire 3 _ WBSrcD [2:0] $end
$var wire 5 ` RtE_ [4:0] $end
$var wire 5 a RtE [4:0] $end
$var wire 5 b RtD [4:0] $end
$var wire 5 c RsE_ [4:0] $end
$var wire 5 d RsE [4:0] $end
$var wire 5 e RsD [4:0] $end
$var wire 1 f RegWriteW_ $end
$var wire 1 g RegWriteM_ $end
$var wire 1 h RegWriteE_ $end
$var wire 32 i ReadDataM [31:0] $end
$var wire 5 j RdE_ [4:0] $end
$var wire 32 k PCPlus8M [31:0] $end
$var wire 32 l PCPlus4F [31:0] $end
$var wire 32 m PCPlus4E [31:0] $end
$var wire 32 n PC [31:0] $end
$var wire 1 o MultStartE_ $end
$var wire 1 8 MultStartE $end
$var wire 1 p MultDoneE_ $end
$var wire 1 9 MultDoneE $end
$var wire 1 q MemWriteE $end
$var wire 32 r InstrF [31:0] $end
$var wire 32 s ALUMultOutM [31:0] $end
$var wire 32 t ALUMultOutE [31:0] $end
$scope module d $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 5 u writeregW [4:0] $end
$var wire 3 v wbsrcD [2:0] $end
$var wire 32 w unsignimmD [31:0] $end
$var wire 1 % stallD $end
$var wire 32 x signimmD [31:0] $end
$var wire 32 y shiftedsignimm [31:0] $end
$var wire 5 z rtD [4:0] $end
$var wire 5 { rsD [4:0] $end
$var wire 32 | resultW [31:0] $end
$var wire 1 f regwriteW $end
$var wire 1 F regwriteD $end
$var wire 1 G regdstD $end
$var wire 5 } reD [4:0] $end
$var wire 32 ~ rd2d [31:0] $end
$var wire 32 !" rd2 [31:0] $end
$var wire 32 "" rd1d [31:0] $end
$var wire 32 #" rd1 [31:0] $end
$var wire 1 K pcsrcD $end
$var wire 32 $" pcplus4F [31:0] $end
$var wire 32 %" pcplus4D [31:0] $end
$var wire 32 &" pcbranchD [31:0] $end
$var wire 1 N multstartD $end
$var wire 1 O multsgnD $end
$var wire 1 P memwriteD $end
$var wire 28 '" jumpdstD [27:0] $end
$var wire 1 T jumpD $end
$var wire 32 (" instrF [31:0] $end
$var wire 32 )" instrD [31:0] $end
$var wire 1 ' forwardBD $end
$var wire 1 ) forwardAD $end
$var wire 32 *" currentpcplus4 [31:0] $end
$var wire 32 +" currentinstr [31:0] $end
$var wire 2 ," clear [1:0] $end
$var wire 2 -" branchD [1:0] $end
$var wire 2 ." alusrcD [1:0] $end
$var wire 32 /" aluoutM [31:0] $end
$var wire 3 0" alucontrolD [2:0] $end
$scope module bc $end
$var wire 32 1" SRCB [31:0] $end
$var wire 32 2" SRCA [31:0] $end
$var wire 2 3" OP [1:0] $end
$var reg 1 K COMP $end
$upscope $end
$scope module c $end
$var wire 6 4" functD [5:0] $end
$var wire 6 5" opD [5:0] $end
$var wire 3 6" wbsrcD [2:0] $end
$var wire 1 F regwriteD $end
$var wire 1 G regdstD $end
$var wire 1 N multstartD $end
$var wire 1 O multsgnD $end
$var wire 1 P memwriteD $end
$var wire 1 T jumpD $end
$var wire 2 7" branchD [1:0] $end
$var wire 2 8" alusrcD [1:0] $end
$var wire 3 9" alucontrolD [2:0] $end
$var reg 16 :" controls [15:0] $end
$upscope $end
$scope module fdg $end
$var wire 32 ;" ci [31:0] $end
$var wire 2 <" clear [1:0] $end
$var wire 1 ! clk $end
$var wire 32 =" cp [31:0] $end
$var wire 1 " rst $end
$var wire 1 % stallD $end
$var wire 32 >" pcplus4F [31:0] $end
$var wire 32 ?" instrF [31:0] $end
$var reg 32 @" instrD [31:0] $end
$var reg 32 A" pcplus4D [31:0] $end
$upscope $end
$scope module immsh $end
$var wire 32 B" y [31:0] $end
$var wire 32 C" a [31:0] $end
$upscope $end
$scope module mux1D $end
$var wire 32 D" y [31:0] $end
$var wire 1 ) s $end
$var wire 32 E" d1 [31:0] $end
$var wire 32 F" d0 [31:0] $end
$upscope $end
$scope module mux2D $end
$var wire 32 G" y [31:0] $end
$var wire 1 ' s $end
$var wire 32 H" d1 [31:0] $end
$var wire 32 I" d0 [31:0] $end
$upscope $end
$scope module pcaddD $end
$var wire 32 J" a [31:0] $end
$var wire 32 K" b [31:0] $end
$var wire 32 L" y [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 M" a1 [4:0] $end
$var wire 5 N" a2 [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 f we3 $end
$var wire 32 O" wd3 [31:0] $end
$var wire 5 P" wa3 [4:0] $end
$var wire 32 Q" rd2 [31:0] $end
$var wire 32 R" rd1 [31:0] $end
$upscope $end
$scope module se $end
$var wire 16 S" a [15:0] $end
$var wire 32 T" y [31:0] $end
$upscope $end
$scope module tuse $end
$var wire 16 U" a [15:0] $end
$var wire 1 V" e $end
$var wire 32 W" y [31:0] $end
$upscope $end
$upscope $end
$scope module e $end
$var wire 3 X" ALUControlD [2:0] $end
$var wire 2 Y" ALUSrcD [1:0] $end
$var wire 2 Z" BranchD [1:0] $end
$var wire 1 P MemWriteD $end
$var wire 1 q MemWriteE $end
$var wire 3 [" MemtoRegD [2:0] $end
$var wire 3 \" MemtoRegE [2:0] $end
$var wire 1 p MultDoneE $end
$var wire 1 O MultSgnD $end
$var wire 1 N MultStartD $end
$var wire 1 o MultStartE $end
$var wire 32 ]" PCPlus4D [31:0] $end
$var wire 32 ^" PCPlus4E [31:0] $end
$var wire 5 _" RdD [4:0] $end
$var wire 1 G RegDstD $end
$var wire 1 F RegWriteD $end
$var wire 5 `" RsD [4:0] $end
$var wire 5 a" RtD [4:0] $end
$var wire 32 b" SignImmD [31:0] $end
$var wire 32 c" UnsignedImmD [31:0] $end
$var wire 1 ! clk $end
$var wire 1 T jumpD $end
$var wire 1 S jumpE $end
$var wire 32 d" rd1D [31:0] $end
$var wire 32 e" rd2D [31:0] $end
$var wire 1 " rst $end
$var wire 1 f" zero $end
$var wire 32 g" multOutLo [31:0] $end
$var wire 32 h" multOutHi [31:0] $end
$var wire 5 i" WriteRegE [4:0] $end
$var wire 32 j" WriteDataE [31:0] $end
$var wire 32 k" SrcBE_tmp [31:0] $end
$var wire 32 l" SrcBE [31:0] $end
$var wire 32 m" SrcAE [31:0] $end
$var wire 5 n" RtE [4:0] $end
$var wire 5 o" RsE [4:0] $end
$var wire 32 p" ResultW [31:0] $end
$var wire 1 h RegWriteE $end
$var wire 5 q" RdE [4:0] $end
$var wire 1 r" MultDoneE_ $end
$var wire 2 s" ForwardBE [1:0] $end
$var wire 2 t" ForwardAE [1:0] $end
$var wire 1 * FlushE $end
$var wire 32 u" ALU_b_mult [31:0] $end
$var wire 32 v" ALU_b [31:0] $end
$var wire 32 w" ALU_a_mult [31:0] $end
$var wire 32 x" ALU_a [31:0] $end
$var wire 32 y" ALUOutM [31:0] $end
$var wire 32 z" ALUOut [31:0] $end
$var wire 32 {" ALUMultOutE [31:0] $end
$var reg 3 |" ALUControlE_ [2:0] $end
$var reg 2 }" ALUSrcE_ [1:0] $end
$var reg 1 ~" MemWriteE_ $end
$var reg 3 !# MemtoRegE_ [2:0] $end
$var reg 1 "# MultSgnE_ $end
$var reg 1 ## MultStartE_ $end
$var reg 32 $# PCPlus4E_ [31:0] $end
$var reg 5 %# RdE_ [4:0] $end
$var reg 1 &# RegDstE_ $end
$var reg 1 h RegWriteE_ $end
$var reg 5 '# RsE_ [4:0] $end
$var reg 5 (# RtE_ [4:0] $end
$var reg 32 )# SignImmE_ [31:0] $end
$var reg 32 *# UnsignedImmE_ [31:0] $end
$var reg 1 +# jumpE_ $end
$var reg 32 ,# rd1E_ [31:0] $end
$var reg 32 -# rd2E_ [31:0] $end
$scope module alu $end
$var wire 32 .# a [31:0] $end
$var wire 32 /# b [31:0] $end
$var wire 3 0# f [2:0] $end
$var wire 1 f" zero $end
$var wire 1 1# cout $end
$var wire 32 2# b_signed [31:0] $end
$var wire 32 3# S [31:0] $end
$var reg 32 4# y [31:0] $end
$upscope $end
$scope module m $end
$var wire 32 5# ALUOut [31:0] $end
$var wire 1 f" ALU_zero $end
$var wire 1 o MultE $end
$var wire 1 "# MultSgn $end
$var wire 32 6# SrcAE [31:0] $end
$var wire 32 7# SrcBE [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 8# tb [31:0] $end
$var wire 32 9# ta [31:0] $end
$var reg 32 :# ALU_A [31:0] $end
$var reg 32 ;# ALU_B [31:0] $end
$var reg 1 r" completed $end
$var reg 6 <# counter [5:0] $end
$var reg 32 =# hi [31:0] $end
$var reg 64 ># invertpro [63:0] $end
$var reg 32 ?# lo [31:0] $end
$var reg 64 @# product [63:0] $end
$upscope $end
$upscope $end
$scope module f $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 $ stallF $end
$var wire 32 A# pcplus4F [31:0] $end
$var wire 32 B# pcF [31:0] $end
$var wire 32 C# pc [31:0] $end
$var wire 32 D# instrF [31:0] $end
$var reg 32 E# currentPC [31:0] $end
$scope module imem $end
$var wire 6 F# a [5:0] $end
$var wire 32 G# rd [31:0] $end
$upscope $end
$scope module pcadd1 $end
$var wire 32 H# b [31:0] $end
$var wire 32 I# y [31:0] $end
$var wire 32 J# a [31:0] $end
$upscope $end
$scope module pcreg $end
$var wire 32 K# c [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 $ stallF $end
$var wire 32 L# d [31:0] $end
$var reg 32 M# q [31:0] $end
$upscope $end
$upscope $end
$scope module m $end
$var wire 32 N# ALUMultOutE [31:0] $end
$var wire 1 q MemWriteE $end
$var wire 3 O# MemtoRegE [2:0] $end
$var wire 32 P# PCPlus4E [31:0] $end
$var wire 1 h RegWriteE $end
$var wire 32 Q# WriteDataE [31:0] $end
$var wire 5 R# WriteRegE [4:0] $end
$var wire 1 ! clk $end
$var wire 1 S jumpE $end
$var wire 1 " rst $end
$var wire 32 S# ReadDataM [31:0] $end
$var wire 32 T# PCPlus8M [31:0] $end
$var reg 32 U# ALUMultOutM [31:0] $end
$var reg 3 V# MemtoRegM [2:0] $end
$var reg 32 W# PCPlus4M_ [31:0] $end
$var reg 1 g RegWriteM $end
$var reg 32 X# WriteDataM [31:0] $end
$var reg 5 Y# WriteRegM [4:0] $end
$var reg 1 R jumpM $end
$scope module dm $end
$var wire 32 Z# A [31:0] $end
$var wire 32 [# WD [31:0] $end
$var wire 1 q WE $end
$var wire 1 ! clk $end
$var reg 32 \# RD [31:0] $end
$upscope $end
$upscope $end
$scope module w $end
$var wire 32 ]# ALUMultOutM [31:0] $end
$var wire 3 ^# MemtoRegM [2:0] $end
$var wire 32 _# PCBranchD [31:0] $end
$var wire 32 `# PCPlus4F [31:0] $end
$var wire 32 a# PCPlus8M [31:0] $end
$var wire 1 K PCSrcD $end
$var wire 32 b# ReadDataM [31:0] $end
$var wire 1 g RegWriteM $end
$var wire 5 c# WriteRegM [4:0] $end
$var wire 1 ! clk $end
$var wire 1 T jumpD $end
$var wire 28 d# jumpDstD [27:0] $end
$var wire 1 R jumpM $end
$var wire 1 " rst $end
$var wire 5 e# WriteRegW [4:0] $end
$var wire 32 f# ResultW [31:0] $end
$var wire 1 f RegWriteW $end
$var wire 32 g# PC [31:0] $end
$var reg 32 h# ALUMultOutW_ [31:0] $end
$var reg 32 i# PCPlus8W_ [31:0] $end
$var reg 32 j# ReadDataW_ [31:0] $end
$var reg 1 f RegWriteW_ $end
$var reg 5 k# WriteRegW_ [4:0] $end
$var reg 1 l# jumpW_ $end
$upscope $end
$upscope $end
$scope module hz $end
$var wire 2 m# branchD [1:0] $end
$var wire 1 8 multstartE $end
$var wire 1 9 pve $end
$var wire 1 7 regwriteE $end
$var wire 1 6 regwriteM $end
$var wire 1 5 regwriteW $end
$var wire 5 n# rsD [4:0] $end
$var wire 5 o# rsE [4:0] $end
$var wire 5 p# rtD [4:0] $end
$var wire 5 q# rtE [4:0] $end
$var wire 3 r# wbsrcE [2:0] $end
$var wire 3 s# wbsrcM [2:0] $end
$var wire 5 t# writeregE [4:0] $end
$var wire 5 u# writeregM [4:0] $end
$var wire 5 v# writeregW [4:0] $end
$var wire 1 $ stallF $end
$var wire 1 % stallD $end
$var wire 2 w# forwardBE [1:0] $end
$var wire 1 ' forwardBD $end
$var wire 2 x# forwardAE [1:0] $end
$var wire 1 ) forwardAD $end
$var wire 1 * flushE $end
$scope module fw $end
$var wire 1 7 regwriteE $end
$var wire 1 6 regwriteM $end
$var wire 1 5 regwriteW $end
$var wire 5 y# rsD [4:0] $end
$var wire 5 z# rsE [4:0] $end
$var wire 5 {# rtD [4:0] $end
$var wire 5 |# rtE [4:0] $end
$var wire 5 }# writeregE [4:0] $end
$var wire 5 ~# writeregM [4:0] $end
$var wire 5 !$ writeregW [4:0] $end
$var reg 1 ) forwardAD $end
$var reg 2 "$ forwardAE [1:0] $end
$var reg 1 ' forwardBD $end
$var reg 2 #$ forwardBE [1:0] $end
$upscope $end
$scope module st $end
$var wire 2 $$ branchD [1:0] $end
$var wire 1 8 multstartE $end
$var wire 1 9 pve $end
$var wire 1 7 regwriteE $end
$var wire 1 6 regwriteM $end
$var wire 1 5 regwriteW $end
$var wire 5 %$ rsD [4:0] $end
$var wire 5 &$ rsE [4:0] $end
$var wire 5 '$ rtD [4:0] $end
$var wire 5 ($ rtE [4:0] $end
$var wire 3 )$ wbsrcE [2:0] $end
$var wire 3 *$ wbsrcM [2:0] $end
$var wire 5 +$ writeregE [4:0] $end
$var wire 5 ,$ writeregM [4:0] $end
$var wire 5 -$ writeregW [4:0] $end
$var reg 1 * flushE $end
$var reg 1 .$ multplier $end
$var reg 1 % stallD $end
$var reg 1 $ stallF $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.$
bx -$
bx ,$
b0 +$
bx *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
bx !$
bx ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
bx v#
bx u#
b0 t#
bx s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
xl#
bx k#
bx j#
bx i#
bx h#
b100 g#
bx f#
bx e#
b0 d#
bx c#
bx b#
bx a#
b100 `#
b0 _#
bx ^#
bx ]#
bx \#
bx [#
b0 Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b100 L#
bx K#
b0 J#
b100 I#
b100 H#
b0 G#
b0 F#
bx E#
b0 D#
b100 C#
b0 B#
b100 A#
b0 @#
b0 ?#
bx >#
b0 =#
b0 <#
bx ;#
bx :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
01#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
0+#
b0 *#
b0 )#
b0 (#
b0 '#
0&#
b0 %#
b0 $#
0##
0"#
b0 !#
0~"
b0 }"
b0 |"
b0 {"
b0 z"
bx y"
b0 x"
bx w"
b0 v"
bx u"
b0 t"
b0 s"
0r"
b0 q"
bx p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
1f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
0V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
bx P"
bx O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
bx H"
b0 G"
b0 F"
bx E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b100 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
bx /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b100 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
bx |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
bx u
b0 t
bx s
b0 r
0q
0p
0o
b100 n
b0 m
b100 l
bx k
b0 j
bx i
0h
xg
xf
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
bx ]
b0 \
b0 [
bx Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
0S
xR
b0 Q
0P
0O
0N
b0 M
b0 L
0K
b0 J
b0 I
b0 H
0G
0F
bx E
b0 D
b0 C
b0 B
b0 A
bx @
b0 ?
bx >
bx =
b0 <
bx ;
b0 :
09
08
07
x6
x5
b0 4
b0 3
b0 2
b0 1
b0 0
bx /
b0 .
bx -
bx ,
b0 +
0*
0)
b0 (
0'
b0 &
0%
0$
bx #
1"
1!
$end
#500
0"
0!
#1000
b1000 n
b1000 C#
b1000 L#
b1000 g#
b100000000000100000000000000001 r
b100000000000100000000000000001 ("
b100000000000100000000000000001 ?"
b100000000000100000000000000001 D#
b100000000000100000000000000001 G#
b100 *"
b100 ="
b1 F#
b100 M
b100 &"
b100 L"
b100 _#
b100 L
b100 %"
b100 A"
b100 J"
b100 ]"
b1000 l
b1000 $"
b1000 >"
b1000 A#
b1000 I#
b1000 `#
b100 B#
b100 J#
b100 M#
b100 s
b100 /"
b100 E"
b100 H"
b100 y"
b100 T#
b100 ]#
b0 W#
b0 -
b0 =
b0 u#
b0 ~#
b0 ,$
b0 Z
b0 Y#
b0 c#
b0 X#
b0 [#
b0 i
b0 U#
b0 b#
b0 /
b0 ;
b0 s#
b0 *$
b0 ]
b0 V#
b0 ^#
06
0g
0R
1!
b0 #
#1500
0!
#2000
1F
b10 _
b10 v
b10 6"
b10 ["
b10 Y
b10 0"
b10 9"
b10 X"
b1 X
b1 ."
b1 8"
b1 Y"
b1010001001000000 :"
bx I
bx ~
bx 1"
bx G"
bx e"
b10000000000000000100 Q
b10000000000000000100 '"
b10000000000000000100 d#
b100 y
b100 B"
b100 K"
b10 2
b10 b
b10 p#
b10 {#
b10 '$
bx !"
bx I"
bx Q"
b1100 n
b1100 C#
b1100 L#
b1100 g#
b110100000000110000000000000101 r
b110100000000110000000000000101 ("
b110100000000110000000000000101 ?"
b110100000000110000000000000101 D#
b110100000000110000000000000101 G#
b1000 *"
b1000 ="
b1 A
b1 w
b1 W"
b1 c"
b1 U"
b1 B
b1 x
b1 C"
b1 T"
b1 b"
b1 S"
b10 C
b10 z
b10 a"
b10 N"
b1 4"
b1000 5"
b100000000000100000000000000001 +"
b100000000000100000000000000001 ;"
b0 ,
b0 >
b0 v#
b0 !$
b0 -$
b0 @
b0 u
b0 P"
b0 e#
b10 F#
b1100 M
b1100 &"
b1100 L"
b1100 _#
b1000 L
b1000 %"
b1000 A"
b1000 J"
b1000 ]"
b100000000000100000000000000001 )"
b100000000000100000000000000001 @"
b100 h#
b0 j#
b0 k#
0l#
05
0f
b100 m
b100 ^"
b100 P#
b100 $#
b1100 l
b1100 $"
b1100 >"
b1100 A#
b1100 I#
b1100 `#
b1000 B#
b1000 J#
b1000 M#
1!
b1 #
#2500
0!
#3000
b1 t
b1 {"
b1 N#
b1 Z#
b1 Y
b1 0"
b1 9"
b1 X"
b10 X
b10 ."
b10 8"
b10 Y"
0f"
b1 z"
b1 4#
b1 5#
b1010000110000000 :"
b1 3#
b1 2#
b1 v"
b1 /#
b1 8#
b1 l"
b1 7#
b11000000000000010100 Q
b11000000000000010100 '"
b11000000000000010100 d#
b10100 y
b10100 B"
b10100 K"
b11 2
b11 b
b11 p#
b11 {#
b11 '$
b10000 n
b10000 C#
b10000 L#
b10000 g#
b10000110100000000100100 r
b10000110100000000100100 ("
b10000110100000000100100 ?"
b10000110100000000100100 D#
b10000110100000000100100 G#
bx \
bx j"
bx Q#
bx k"
b1100 *"
b1100 ="
b101 A
b101 w
b101 W"
b101 c"
b101 U"
b101 B
b101 x
b101 C"
b101 T"
b101 b"
b101 S"
b11 C
b11 z
b11 a"
b11 N"
b101 4"
b1101 5"
b110100000000110000000000000101 +"
b110100000000110000000000000101 ;"
b11 F#
b10 .
b10 <
b10 t#
b10 }#
b10 +$
b10 [
b10 i"
b10 R#
b10 1
b10 a
b10 q#
b10 |#
b10 ($
b100000 M
b100000 &"
b100000 L"
b100000 _#
b1100 L
b1100 %"
b1100 A"
b1100 J"
b1100 ]"
b110100000000110000000000000101 )"
b110100000000110000000000000101 @"
b10000 l
b10000 $"
b10000 >"
b10000 A#
b10000 I#
b10000 `#
b1100 B#
b1100 J#
b1100 M#
b1000 m
b1000 ^"
b1000 P#
b1000 $#
b1 )#
b1 *#
bx -#
b10 `
b10 n"
b10 (#
b10 |"
b10 0#
b1 }"
b10 0
b10 :
b10 r#
b10 )$
b10 ^
b10 \"
b10 O#
b10 !#
17
1h
b1000 s
b1000 /"
b1000 E"
b1000 H"
b1000 y"
b1000 T#
b1000 ]#
b100 W#
1!
b10 #
#3500
0!
#4000
b101 t
b101 {"
b101 N#
b101 Z#
b0 Y
b0 0"
b0 9"
b0 X"
b0 X
b0 ."
b0 8"
b0 Y"
1G
b101 z"
b101 4#
b101 5#
1)
b1010000000100000 :"
b101 3#
b101 2#
b1100 J
b1100 ""
b1100 2"
b1100 D"
b1100 d"
b101 v"
b101 /#
b101 8#
b1000011010000000010010000 Q
b1000011010000000010010000 '"
b1000011010000000010010000 d#
b10000000010010000 y
b10000000010010000 B"
b10000000010010000 K"
b10 4
b10 e
b10 n#
b10 y#
b10 %$
bx #"
bx F"
bx R"
b1000 E
b1000 |
b1000 O"
b1000 p"
b1000 f#
b101 l"
b101 7#
b10100 n
b10100 C#
b10100 L#
b10100 g#
b10000110100100000100101 r
b10000110100100000100101 ("
b10000110100100000100101 ?"
b10000110100100000100101 D#
b10000110100100000100101 G#
b10000 *"
b10000 ="
b100000000100100 A
b100000000100100 w
b100000000100100 W"
b100000000100100 c"
b100000000100100 U"
b100000000100100 B
b100000000100100 x
b100000000100100 C"
b100000000100100 T"
b100000000100100 b"
b100000000100100 S"
b1000 H
b1000 }
b1000 _"
b10 D
b10 {
b10 `"
b10 M"
b100100 4"
b0 5"
b10000110100000000100100 +"
b10000110100000000100100 ;"
b11 .
b11 <
b11 t#
b11 }#
b11 +$
b11 [
b11 i"
b11 R#
b11 1
b11 a
b11 q#
b11 |#
b11 ($
b100 F#
b10000000010100000 M
b10000000010100000 &"
b10000000010100000 L"
b10000000010100000 _#
b10000 L
b10000 %"
b10000 A"
b10000 J"
b10000 ]"
b10000110100000000100100 )"
b10000110100000000100100 @"
b1000 h#
b1100 s
b1100 /"
b1100 E"
b1100 H"
b1100 y"
b1100 T#
b1100 ]#
b1000 W#
b10 -
b10 =
b10 u#
b10 ~#
b10 ,$
b10 Z
b10 Y#
b10 c#
bx X#
bx [#
b1 i
b1 U#
b1 b#
b10 /
b10 ;
b10 s#
b10 *$
b10 ]
b10 V#
b10 ^#
16
1g
b1100 m
b1100 ^"
b1100 P#
b1100 $#
b101 )#
b101 *#
b11 `
b11 n"
b11 (#
b1 |"
b1 0#
b10 }"
b10100 l
b10100 $"
b10100 >"
b10100 A#
b10100 I#
b10100 `#
b10000 B#
b10000 J#
b10000 M#
1!
b11 #
#4500
0!
#5000
b10000 k"
b10000 \
b10000 j"
b10000 Q#
b1 Y
b1 0"
b1 9"
b1 X"
b0 t
b0 {"
b0 N#
b0 Z#
b10000 I
b10000 ~
b10000 1"
b10000 G"
b10000 e"
b1010000100100000 :"
b1 (
b1 V
b1 t"
b1 x#
b1 "$
1f"
b0 z"
b0 4#
b0 5#
1'
0)
b10 &
b10 U
b10 s"
b10 w#
b10 #$
01#
b11100 3#
b10000 2#
b1100 x"
b1100 .#
b1100 9#
b1000011010010000010010100 Q
b1000011010010000010010100 '"
b1000011010010000010010100 d#
b10010000010010100 y
b10010000010010100 B"
b10010000010010100 K"
b11000 n
b11000 C#
b11000 L#
b11000 g#
b1001010000010000000100000 r
b1001010000010000000100000 ("
b1001010000010000000100000 ?"
b1001010000010000000100000 D#
b1001010000010000000100000 G#
b10000 v"
b10000 /#
b10000 8#
b1100 m"
b1100 6#
b1100 E
b1100 |
b1100 O"
b1100 p"
b1100 f#
b10100 *"
b10100 ="
b100100000100101 A
b100100000100101 w
b100100000100101 W"
b100100000100101 c"
b100100000100101 U"
b100100000100101 B
b100100000100101 x
b100100000100101 C"
b100100000100101 T"
b100100000100101 b"
b100100000100101 S"
b1001 H
b1001 }
b1001 _"
b100101 4"
b10000110100100000100101 +"
b10000110100100000100101 ;"
b101 F#
b10000 l"
b10000 7#
b10 3
b10 d
b10 o#
b10 z#
b10 &$
b1000 .
b1000 <
b1000 t#
b1000 }#
b1000 +$
b1000 [
b1000 i"
b1000 R#
bx J
bx ""
bx 2"
bx D"
bx d"
b10 ,
b10 >
b10 v#
b10 !$
b10 -$
b10 @
b10 u
b10 P"
b10 e#
b10010000010101000 M
b10010000010101000 &"
b10010000010101000 L"
b10010000010101000 _#
b10100 L
b10100 %"
b10100 A"
b10100 J"
b10100 ]"
b10000110100100000100101 )"
b10000110100100000100101 @"
b11000 l
b11000 $"
b11000 >"
b11000 A#
b11000 I#
b11000 `#
b10100 B#
b10100 J#
b10100 M#
b10000 m
b10000 ^"
b10000 P#
b10000 $#
b100000000100100 )#
b100000000100100 *#
b1100 ,#
b1000 j
b1000 q"
b1000 %#
b10 c
b10 o"
b10 '#
b0 |"
b0 0#
b0 }"
1&#
b10000 s
b10000 /"
b10000 E"
b10000 H"
b10000 y"
b10000 T#
b10000 ]#
b1100 W#
b11 -
b11 =
b11 u#
b11 ~#
b11 ,$
b11 Z
b11 Y#
b11 c#
b101 i
b101 U#
b101 b#
b1100 h#
b1 j#
b10 k#
15
1f
1!
b100 #
#5500
0!
#6000
x1#
b10 Y
b10 0"
b10 9"
b10 X"
bx1xxxx t
bx1xxxx {"
bx1xxxx N#
bx1xxxx Z#
b1010001000100000 :"
b0 (
b0 V
b0 t"
b0 x#
b0 "$
1'
b1 &
b1 U
b1 s"
b1 w#
b1 #$
0f"
bx1xxxx z"
bx1xxxx 4#
bx1xxxx 5#
bx 3#
bx x"
bx .#
bx 9#
b10000 2#
bx m"
bx 6#
b10000 v"
b10000 /#
b10000 8#
b10000 l"
b10000 7#
b100101000001000000010000000 Q
b100101000001000000010000000 '"
b100101000001000000010000000 d#
b1000000010000000 y
b1000000010000000 B"
b1000000010000000 K"
b1000 2
b1000 b
b1000 p#
b1000 {#
b1000 '$
b1001 4
b1001 e
b1001 n#
b1001 y#
b1001 %$
bx J
bx ""
bx 2"
bx D"
bx d"
b10000 E
b10000 |
b10000 O"
b10000 p"
b10000 f#
b11100 n
b11100 C#
b11100 L#
b11100 g#
b10101100100010010000000000110000 r
b10101100100010010000000000110000 ("
b10101100100010010000000000110000 ?"
b10101100100010010000000000110000 D#
b10101100100010010000000000110000 G#
b11000 *"
b11000 ="
b10000000100000 A
b10000000100000 w
b10000000100000 W"
b10000000100000 c"
b10000000100000 U"
b10000000100000 B
b10000000100000 x
b10000000100000 C"
b10000000100000 T"
b10000000100000 b"
b10000000100000 S"
b100 H
b100 }
b100 _"
b1000 C
b1000 z
b1000 a"
b1001 D
b1001 {
b1001 `"
b1000 N"
b1001 M"
b100000 4"
b1001010000010000000100000 +"
b1001010000010000000100000 ;"
bx #"
bx F"
bx R"
b11 ,
b11 >
b11 v#
b11 !$
b11 -$
b11 @
b11 u
b11 P"
b11 e#
b10000 k"
b10000 \
b10000 j"
b10000 Q#
b10100 I
b10100 ~
b10100 1"
b10100 G"
b10100 e"
b1001 .
b1001 <
b1001 t#
b1001 }#
b1001 +$
b1001 [
b1001 i"
b1001 R#
b110 F#
b1000000010011000 M
b1000000010011000 &"
b1000000010011000 L"
b1000000010011000 _#
b11000 L
b11000 %"
b11000 A"
b11000 J"
b11000 ]"
b1001010000010000000100000 )"
b1001010000010000000100000 @"
b10000 h#
b101 j#
b11 k#
b10100 s
b10100 /"
b10100 E"
b10100 H"
b10100 y"
b10100 T#
b10100 ]#
b10000 W#
b1000 -
b1000 =
b1000 u#
b1000 ~#
b1000 ,$
b1000 Z
b1000 Y#
b1000 c#
b10000 X#
b10000 [#
b0 i
b0 U#
b0 b#
b10100 m
b10100 ^"
b10100 P#
b10100 $#
b100100000100101 )#
b100100000100101 *#
b10000 -#
bx ,#
b1001 j
b1001 q"
b1001 %#
b1 |"
b1 0#
b11100 l
b11100 $"
b11100 >"
b11100 A#
b11100 I#
b11100 `#
b11000 B#
b11000 J#
b11000 M#
1!
b101 #
#6500
0!
#7000
b101100 3#
01#
b11000 9#
b11000 x"
b11000 .#
b11000 m"
b11000 6#
0F
1P
b1 X
b1 ."
b1 8"
b1 Y"
0G
b101100 t
b101100 {"
b101100 N#
b101100 Z#
b10101001000000 :"
b10 (
b10 V
b10 t"
b10 x#
b10 "$
0f"
b101100 z"
b101100 4#
b101100 5#
1'
0)
b1 &
b1 U
b1 s"
b1 w#
b1 #$
b10100 2#
b10100 v"
b10100 /#
b10100 8#
b10100 l"
b10100 7#
b10100 k"
b10100 \
b10100 j"
b10100 Q#
b10001001000000000011000000 Q
b10001001000000000011000000 '"
b10001001000000000011000000 d#
b11000000 y
b11000000 B"
b11000000 K"
b1001 2
b1001 b
b1001 p#
b1001 {#
b1001 '$
b100 4
b100 e
b100 n#
b100 y#
b100 %$
b100000 n
b100000 C#
b100000 L#
b100000 g#
b10001100100010100000000000110000 r
b10001100100010100000000000110000 ("
b10001100100010100000000000110000 ?"
b10001100100010100000000000110000 D#
b10001100100010100000000000110000 G#
b10100 E
b10100 |
b10100 O"
b10100 p"
b10100 f#
b11100 *"
b11100 ="
b110000 A
b110000 w
b110000 W"
b110000 c"
b110000 U"
b110000 B
b110000 x
b110000 C"
b110000 T"
b110000 b"
b110000 S"
b0 H
b0 }
b0 _"
b1001 C
b1001 z
b1001 a"
b100 D
b100 {
b100 `"
b1001 N"
b100 M"
b110000 4"
b101011 5"
b10101100100010010000000000110000 +"
b10101100100010010000000000110000 ;"
b111 F#
b100 .
b100 <
b100 t#
b100 }#
b100 +$
b100 [
b100 i"
b100 R#
b1000 1
b1000 a
b1000 q#
b1000 |#
b1000 ($
b1001 3
b1001 d
b1001 o#
b1001 z#
b1001 &$
b11000 I
b11000 ~
b11000 1"
b11000 G"
b11000 e"
b1000 ,
b1000 >
b1000 v#
b1000 !$
b1000 -$
b1000 @
b1000 u
b1000 P"
b1000 e#
b11011100 M
b11011100 &"
b11011100 L"
b11011100 _#
b11100 L
b11100 %"
b11100 A"
b11100 J"
b11100 ]"
b10101100100010010000000000110000 )"
b10101100100010010000000000110000 @"
b100000 l
b100000 $"
b100000 >"
b100000 A#
b100000 I#
b100000 `#
b11100 B#
b11100 J#
b11100 M#
b11000 m
b11000 ^"
b11000 P#
b11000 $#
b10000000100000 )#
b10000000100000 *#
b10100 -#
b100 j
b100 q"
b100 %#
b1000 `
b1000 n"
b1000 (#
b1001 c
b1001 o"
b1001 '#
b10 |"
b10 0#
b11000 s
b11000 /"
b11000 E"
b11000 H"
b11000 y"
b11000 T#
b11000 ]#
b10100 W#
b1001 -
b1001 =
b1001 u#
b1001 ~#
b1001 ,$
b1001 Z
b1001 Y#
b1001 c#
bx1xxxx i
bx1xxxx U#
bx1xxxx b#
b10100 h#
b0 j#
b1000 k#
1!
b110 #
#7500
0!
#8000
b1001100 t
b1001100 {"
b1001100 N#
b1001100 Z#
1F
b11 _
b11 v
b11 6"
b11 ["
0P
b11100 J
b11100 ""
b11100 2"
b11100 D"
b11100 d"
b1001100 z"
b1001100 4#
b1001100 5#
b1011001001000000 :"
0'
1)
b1 &
b1 U
b1 s"
b1 w#
b1 #$
b110000 2#
b11000 k"
b11000 \
b11000 j"
b11000 Q#
b110000 v"
b110000 /#
b110000 8#
b1001100 3#
b110000 l"
b110000 7#
b10001010000000000011000000 Q
b10001010000000000011000000 '"
b10001010000000000011000000 d#
b1010 2
b1010 b
b1010 p#
b1010 {#
b1010 '$
b11000 E
b11000 |
b11000 O"
b11000 p"
b11000 f#
b11100 x"
b11100 .#
b11100 9#
b100100 n
b100100 C#
b100100 L#
b100100 g#
b1000010100101100000100010 r
b1000010100101100000100010 ("
b1000010100101100000100010 ?"
b1000010100101100000100010 D#
b1000010100101100000100010 G#
b100000 *"
b100000 ="
b1010 C
b1010 z
b1010 a"
b1010 N"
b100011 5"
b10001100100010100000000000110000 +"
b10001100100010100000000000110000 ;"
b1001 ,
b1001 >
b1001 v#
b1001 !$
b1001 -$
b1001 @
b1001 u
b1001 P"
b1001 e#
b11100 m"
b11100 6#
bx I
bx ~
bx 1"
bx G"
bx e"
b1001 1
b1001 a
b1001 q#
b1001 |#
b1001 ($
b100 3
b100 d
b100 o#
b100 z#
b100 &$
b1001 .
b1001 <
b1001 t#
b1001 }#
b1001 +$
b1001 [
b1001 i"
b1001 R#
b1000 F#
b11100000 M
b11100000 &"
b11100000 L"
b11100000 _#
b100000 L
b100000 %"
b100000 A"
b100000 J"
b100000 ]"
b10001100100010100000000000110000 )"
b10001100100010100000000000110000 @"
b11000 h#
bx1xxxx j#
b1001 k#
b11100 s
b11100 /"
b11100 E"
b11100 H"
b11100 y"
b11100 T#
b11100 ]#
b11000 W#
b100 -
b100 =
b100 u#
b100 ~#
b100 ,$
b100 Z
b100 Y#
b100 c#
b10100 X#
b10100 [#
b101100 i
b101100 U#
b101100 b#
b11100 m
b11100 ^"
b11100 P#
b11100 $#
b110000 )#
b110000 *#
b11000 -#
b0 j
b0 q"
b0 %#
b1001 `
b1001 n"
b1001 (#
b100 c
b100 o"
b100 '#
b1 }"
0&#
1q
1~"
07
0h
b100100 l
b100100 $"
b100100 >"
b100100 A#
b100100 I#
b100100 `#
b100000 B#
b100000 J#
b100000 M#
1!
b111 #
#8500
0!
#9000
b1001100 t
b1001100 {"
b1001100 N#
b1001100 Z#
b10 _
b10 v
b10 6"
b10 ["
b101 Y
b101 0"
b101 9"
b101 X"
b0 X
b0 ."
b0 8"
b0 Y"
1G
b1001100 z"
b1001100 4#
b1001100 5#
b1010010100100000 :"
1*
1%
1$
0)
b0 &
b0 U
b0 s"
b0 w#
b0 #$
b1 (
b1 V
b1 t"
b1 x#
b1 "$
bx k"
bx \
bx j"
bx Q#
b1001100 3#
b100001010010110000010001000 Q
b100001010010110000010001000 '"
b100001010010110000010001000 d#
b10110000010001000 y
b10110000010001000 B"
b10110000010001000 K"
b1000 4
b1000 e
b1000 n#
b1000 y#
b1000 %$
b10100 #"
b10100 F"
b10100 R"
b101000 n
b101000 C#
b101000 L#
b101000 g#
b10001010010010000000000000010 r
b10001010010010000000000000010 ("
b10001010010010000000000000010 ?"
b10001010010010000000000000010 D#
b10001010010010000000000000010 G#
b11100 x"
b11100 .#
b11100 9#
b11100 E
b11100 |
b11100 O"
b11100 p"
b11100 f#
b100100 *"
b100100 ="
b101100000100010 A
b101100000100010 w
b101100000100010 W"
b101100000100010 c"
b101100000100010 U"
b101100000100010 B
b101100000100010 x
b101100000100010 C"
b101100000100010 T"
b101100000100010 b"
b101100000100010 S"
b1011 H
b1011 }
b1011 _"
b1000 D
b1000 {
b1000 `"
b1000 M"
b100010 4"
b0 5"
b1000010100101100000100010 +"
b1000010100101100000100010 ;"
b1001 F#
b1010 .
b1010 <
b1010 t#
b1010 }#
b1010 +$
b1010 [
b1010 i"
b1010 R#
b1010 1
b1010 a
b1010 q#
b1010 |#
b1010 ($
b11100 m"
b11100 6#
b10100 J
b10100 ""
b10100 2"
b10100 D"
b10100 d"
b100 ,
b100 >
b100 v#
b100 !$
b100 -$
b100 @
b100 u
b100 P"
b100 e#
b10110000010101100 M
b10110000010101100 &"
b10110000010101100 L"
b10110000010101100 _#
b100100 L
b100100 %"
b100100 A"
b100100 J"
b100100 ]"
b1000010100101100000100010 )"
b1000010100101100000100010 @"
b101000 l
b101000 $"
b101000 >"
b101000 A#
b101000 I#
b101000 `#
b100100 B#
b100100 J#
b100100 M#
b100000 m
b100000 ^"
b100000 P#
b100000 $#
bx -#
b11100 ,#
b1010 `
b1010 n"
b1010 (#
0q
0~"
b11 0
b11 :
b11 r#
b11 )$
b11 ^
b11 \"
b11 O#
b11 !#
17
1h
b100000 s
b100000 /"
b100000 E"
b100000 H"
b100000 y"
b100000 T#
b100000 ]#
b11100 W#
b1001 -
b1001 =
b1001 u#
b1001 ~#
b1001 ,$
b1001 Z
b1001 Y#
b1001 c#
b11000 X#
b11000 [#
b1001100 i
b1001100 U#
b1001100 b#
06
0g
b11100 h#
b101100 j#
b100 k#
1!
b1000 #
#9500
0!
#10000
b100100 I
b100100 ~
b100100 1"
b100100 G"
b100100 e"
b0 t
b0 {"
b0 N#
b0 Z#
1f"
1'
b0 (
b0 V
b0 t"
b0 x#
b0 "$
b0 z"
b0 4#
b0 5#
0*
0%
0$
b0 x"
b0 .#
b0 9#
b0 3#
01#
b0 m"
b0 6#
b0 2#
b0 v"
b0 /#
b0 8#
b1001100 E
b1001100 |
b1001100 O"
b1001100 p"
b1001100 f#
b0 l"
b0 7#
b0 \
b0 j"
b0 Q#
b0 k"
bx n
bx C#
bx L#
bx g#
bx r
bx ("
bx ?"
bx D#
bx G#
b1001 ,
b1001 >
b1001 v#
b1001 !$
b1001 -$
b1001 @
b1001 u
b1001 P"
b1001 e#
b0 .
b0 <
b0 t#
b0 }#
b0 +$
b0 [
b0 i"
b0 R#
b0 1
b0 a
b0 q#
b0 |#
b0 ($
b0 3
b0 d
b0 o#
b0 z#
b0 &$
bx F#
b100000 h#
b1001100 j#
b1001 k#
05
0f
b100100 s
b100100 /"
b100100 E"
b100100 H"
b100100 y"
b100100 T#
b100100 ]#
b100000 W#
b1010 -
b1010 =
b1010 u#
b1010 ~#
b1010 ,$
b1010 Z
b1010 Y#
b1010 c#
bx X#
bx [#
b11 /
b11 ;
b11 s#
b11 *$
b11 ]
b11 V#
b11 ^#
16
1g
b0 m
b0 ^"
b0 P#
b0 $#
b0 )#
b0 *#
b0 -#
b0 ,#
b0 `
b0 n"
b0 (#
b0 c
b0 o"
b0 '#
b0 |"
b0 0#
b0 }"
b0 0
b0 :
b0 r#
b0 )$
b0 ^
b0 \"
b0 O#
b0 !#
07
0h
bx l
bx $"
bx >"
bx A#
bx I#
bx `#
bx B#
bx J#
bx M#
1!
b1001 #
#10500
0!
#11000
bx t
bx {"
bx N#
bx Z#
xF
bx _
bx v
bx 6"
bx ["
xP
bx Y
bx 0"
bx 9"
bx X"
bx X
bx ."
bx 8"
bx Y"
xG
bx +
bx ?
bx m#
bx $$
bx W
bx -"
bx 3"
bx 7"
bx Z"
bx ,"
bx <"
xT
xN
xO
xf"
bx z"
bx 4#
bx 5#
bx :"
b1 &
b1 U
b1 s"
b1 w#
b1 #$
0'
bx v"
bx /#
bx 8#
bx l"
bx 7#
bx J
bx ""
bx 2"
bx D"
bx d"
b10100 x"
b10100 .#
b10100 9#
x1#
bx00 Q
bx00 '"
bx00 d#
bx00 y
bx00 B"
bx00 K"
bx 2
bx b
bx p#
bx {#
bx '$
bx 4
bx e
bx n#
bx y#
bx %$
bx #"
bx F"
bx R"
bx \
bx j"
bx Q#
bx k"
b10100 m"
b10100 6#
bx 2#
bx 3#
bx E
bx |
bx O"
bx p"
bx f#
bx *"
bx ="
b0xxxxxxxxxxxxxxxx A
b0xxxxxxxxxxxxxxxx w
b0xxxxxxxxxxxxxxxx W"
b0xxxxxxxxxxxxxxxx c"
bx U"
bx B
bx x
bx C"
bx T"
bx b"
bx S"
bx H
bx }
bx _"
bx C
bx z
bx a"
bx D
bx {
bx `"
bx N"
bx M"
bx 4"
bx 5"
bx +"
bx ;"
b1010 1
b1010 a
b1010 q#
b1010 |#
b1010 ($
b1000 3
b1000 d
b1000 o#
b1000 z#
b1000 &$
b1011 .
b1011 <
b1011 t#
b1011 }#
b1011 +$
b1011 [
b1011 i"
b1011 R#
bx I
bx ~
bx 1"
bx G"
bx e"
b1010 ,
b1010 >
b1010 v#
b1010 !$
b1010 -$
b1010 @
b1010 u
b1010 P"
b1010 e#
bx M
bx &"
bx L"
bx _#
bx L
bx %"
bx A"
bx J"
bx ]"
bx )"
bx @"
b100100 m
b100100 ^"
b100100 P#
b100100 $#
b101100000100010 )#
b101100000100010 *#
b100100 -#
b10100 ,#
b1011 j
b1011 q"
b1011 %#
b1010 `
b1010 n"
b1010 (#
b1000 c
b1000 o"
b1000 '#
b101 |"
b101 0#
1&#
b10 0
b10 :
b10 r#
b10 )$
b10 ^
b10 \"
b10 O#
b10 !#
17
1h
b100 s
b100 /"
b100 E"
b100 H"
b100 y"
b100 T#
b100 ]#
b0 W#
b0 -
b0 =
b0 u#
b0 ~#
b0 ,$
b0 Z
b0 Y#
b0 c#
b0 X#
b0 [#
b0 i
b0 U#
b0 b#
b0 /
b0 ;
b0 s#
b0 *$
b0 ]
b0 V#
b0 ^#
06
0g
b100100 h#
b1010 k#
15
1f
1!
b1010 #
#11500
0!
#12000
b0 &
b0 U
b0 s"
b0 w#
b0 #$
bx k"
bx \
bx j"
bx Q#
bx 9#
b100 E
b100 |
b100 O"
b100 p"
b100 f#
bx m"
bx 6#
b0 ,
b0 >
b0 v#
b0 !$
b0 -$
b0 @
b0 u
b0 P"
b0 e#
bx 1
bx a
bx q#
bx |#
bx ($
bx 3
bx d
bx o#
bx z#
bx &$
bx x"
bx .#
x8
bx .
bx <
bx t#
bx }#
bx +$
bx [
bx i"
bx R#
b100 h#
b0 j#
b0 k#
05
0f
b101000 s
b101000 /"
b101000 E"
b101000 H"
b101000 y"
b101000 T#
b101000 ]#
b100100 W#
b1011 -
b1011 =
b1011 u#
b1011 ~#
b1011 ,$
b1011 Z
b1011 Y#
b1011 c#
bx X#
bx [#
bx i
bx U#
bx b#
b10 /
b10 ;
b10 s#
b10 *$
b10 ]
b10 V#
b10 ^#
16
1g
bx m
bx ^"
bx P#
bx $#
bx )#
b0xxxxxxxxxxxxxxxx *#
bx -#
bx ,#
bx j
bx q"
bx %#
bx `
bx n"
bx (#
bx c
bx o"
bx '#
bx |"
bx 0#
bx }"
x"#
xo
x##
x&#
xq
x~"
bx 0
bx :
bx r#
bx )$
bx ^
bx \"
bx O#
bx !#
x7
xh
xS
x+#
1!
b1011 #
#12500
0!
#13000
bx E
bx |
bx O"
bx p"
bx f#
b1011 ,
b1011 >
b1011 v#
b1011 !$
b1011 -$
b1011 @
b1011 u
b1011 P"
b1011 e#
bx s
bx /"
bx E"
bx H"
bx y"
bx T#
bx ]#
bx W#
bx -
bx =
bx u#
bx ~#
bx ,$
bx Z
bx Y#
bx c#
bx /
bx ;
bx s#
bx *$
bx ]
bx V#
bx ^#
x6
xg
xR
b101000 h#
bx j#
b1011 k#
15
1f
1!
b1100 #
#13500
0!
#14000
bx ,
bx >
bx v#
bx !$
bx -$
bx @
bx u
bx P"
bx e#
bx h#
bx k#
xl#
x5
xf
1!
b1101 #
#14500
0!
#15000
1!
b1110 #
#15500
0!
#16000
1!
b1111 #
#16500
0!
#17000
1!
b10000 #
#17500
0!
#18000
1!
b10001 #
#18500
0!
#19000
1!
b10010 #
#19500
0!
#20000
1!
b10011 #
#20500
0!
#21000
1!
b10100 #
#21500
0!
#22000
1!
b10101 #
#22500
0!
#23000
1!
b10110 #
#23500
0!
#24000
1!
b10111 #
#24500
0!
#25000
1!
b11000 #
#25500
0!
#26000
1!
b11001 #
#26500
0!
#27000
1!
b11010 #
#27500
0!
#28000
1!
b11011 #
#28500
0!
#29000
1!
b11100 #
#29500
0!
#30000
1!
b11101 #
#30500
0!
#31000
1!
b11110 #
#31500
0!
#32000
1!
b11111 #
#32500
0!
#33000
1!
b100000 #
#33500
0!
#34000
1!
b100001 #
#34500
0!
#35000
1!
b100010 #
#35500
0!
#36000
1!
b100011 #
#36500
0!
#37000
1!
b100100 #
#37500
0!
#38000
1!
b100101 #
#38500
0!
#39000
1!
b100110 #
#39500
0!
#40000
1!
b100111 #
#40500
0!
#41000
1!
b101000 #
#41500
0!
#42000
1!
b101001 #
#42500
0!
#43000
1!
b101010 #
#43500
0!
#44000
1!
b101011 #
#44500
0!
#45000
1!
b101100 #
#45500
0!
#46000
1!
b101101 #
#46500
0!
#47000
1!
b101110 #
#47500
0!
#48000
1!
b101111 #
#48500
0!
#49000
1!
b110000 #
#49500
0!
#50000
1!
b110001 #
#50500
0!
#51000
1!
b110010 #
#51500
0!
#52000
1!
b110011 #
#52500
0!
#53000
1!
b110100 #
#53500
0!
#54000
1!
b110101 #
#54500
0!
#55000
1!
b110110 #
#55500
0!
#56000
1!
b110111 #
#56500
0!
#57000
1!
b111000 #
#57500
0!
#58000
1!
b111001 #
#58500
0!
#59000
1!
b111010 #
#59500
0!
#60000
1!
b111011 #
#60500
0!
#61000
1!
b111100 #
#61500
0!
#62000
1!
b111101 #
#62500
0!
#63000
1!
b111110 #
#63500
0!
#64000
1!
b111111 #
#64500
0!
#65000
1!
b1000000 #
#65500
0!
#66000
1!
b1000001 #
#66500
0!
#67000
1!
b1000010 #
#67500
0!
#68000
1!
b1000011 #
#68500
0!
#69000
1!
b1000100 #
#69500
0!
#70000
1!
b1000101 #
#70500
0!
#71000
1!
b1000110 #
#71500
0!
#72000
1!
b1000111 #
#72500
0!
#73000
1!
b1001000 #
#73500
0!
#74000
1!
b1001001 #
#74500
0!
#75000
1!
b1001010 #
#75500
0!
#76000
1!
b1001011 #
#76500
0!
#77000
1!
b1001100 #
#77500
0!
#78000
1!
b1001101 #
#78500
0!
#79000
1!
b1001110 #
#79500
0!
#80000
1!
b1001111 #
#80500
0!
#81000
1!
b1010000 #
#81500
0!
#82000
1!
b1010001 #
#82500
0!
#83000
1!
b1010010 #
#83500
0!
#84000
1!
b1010011 #
#84500
0!
#85000
1!
b1010100 #
#85500
0!
#86000
1!
b1010101 #
#86500
0!
#87000
1!
b1010110 #
#87500
0!
#88000
1!
b1010111 #
#88500
0!
#89000
1!
b1011000 #
#89500
0!
#90000
1!
b1011001 #
#90500
0!
#91000
1!
b1011010 #
#91500
0!
#92000
1!
b1011011 #
#92500
0!
#93000
1!
b1011100 #
#93500
0!
#94000
1!
b1011101 #
#94500
0!
#95000
1!
b1011110 #
#95500
0!
#96000
1!
b1011111 #
#96500
0!
#97000
1!
b1100000 #
#97500
0!
#98000
1!
b1100001 #
#98500
0!
#99000
1!
b1100010 #
#99500
0!
#100000
1!
b1100011 #
#100500
0!
#101000
b1100100 #
