<module name="CSI_RX_IF_VBUS2APB0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CSI_RX_IF_VBUS2APB_DEVICE_CONFIG" acronym="CSI_RX_IF_VBUS2APB_DEVICE_CONFIG" offset="0x0" width="32" description="This register provides information related to the current configuration. This should be read by FW to determine the number of streams available and other associated parameters that will influence how the device should be controlled.">
    <bitfield id="STREAM3_MONITOR_PRESENT" width="1" begin="31" end="31" resetval="0x1" description="Pixel stream 3 Monitor present" range="" rwaccess="R"/>
    <bitfield id="STREAM3_NUM_PIXELS" width="2" begin="30" end="29" resetval="0x0" description="The width of the pixel interface and the bits per pixel for the selected" range="" rwaccess="R"/>
    <bitfield id="STREAM3_FIFO_MODE" width="2" begin="28" end="27" resetval="0x0" description="Stream 3 FIFO Mode." range="" rwaccess="R"/>
    <bitfield id="STREAM2_MONITOR_PRESENT" width="1" begin="26" end="26" resetval="0x1" description="Pixel stream 2 Monitor present" range="" rwaccess="R"/>
    <bitfield id="STREAM2_NUM_PIXELS" width="2" begin="25" end="24" resetval="0x0" description="The width of the pixel interface and the bits per pixel for the selected" range="" rwaccess="R"/>
    <bitfield id="STREAM2_FIFO_MODE" width="2" begin="23" end="22" resetval="0x0" description="Stream 2 FIFO Mode." range="" rwaccess="R"/>
    <bitfield id="STREAM1_MONITOR_PRESENT" width="1" begin="21" end="21" resetval="0x1" description="Pixel stream 1 Monitor present" range="" rwaccess="R"/>
    <bitfield id="STREAM1_NUM_PIXELS" width="2" begin="20" end="19" resetval="0x0" description="The width of the pixel interface and the bits per pixel for the selected" range="" rwaccess="R"/>
    <bitfield id="STREAM1_FIFO_MODE" width="2" begin="18" end="17" resetval="0x0" description="Stream 1 FIFO Mode." range="" rwaccess="R"/>
    <bitfield id="STREAM0_MONITOR_PRESENT" width="1" begin="16" end="16" resetval="0x1" description="Pixel stream 0 Monitor present" range="" rwaccess="R"/>
    <bitfield id="STREAM0_NUM_PIXELS" width="2" begin="15" end="14" resetval="0x0" description="The width of the pixel interface and the bits per pixel for the selected" range="" rwaccess="R"/>
    <bitfield id="STREAM0_FIFO_MODE" width="2" begin="13" end="12" resetval="0x0" description="Stream 0 FIFO Mode." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ASF_CONFIG" width="1" begin="10" end="10" resetval="0x1" description="Additional Features [ASF] Configuration:" range="" rwaccess="R"/>
    <bitfield id="VCX_CONFIG" width="1" begin="9" end="9" resetval="0x1" description="Extended Virtual Channel [VCX] Configuration:" range="" rwaccess="R"/>
    <bitfield id="DATAPATH_SIZE" width="2" begin="8" end="7" resetval="0x0" description="Internal Datapath width" range="" rwaccess="R"/>
    <bitfield id="NUM_STREAMS" width="3" begin="6" end="4" resetval="0x4" description="Number of Stream interfaces" range="" rwaccess="R"/>
    <bitfield id="CDNS_PHY_PRESENT" width="1" begin="3" end="3" resetval="0x1" description="DPDHY present" range="" rwaccess="R"/>
    <bitfield id="MAX_LANE_NB" width="3" begin="2" end="0" resetval="0x4" description="Max Number of Lanes" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_SOFT_RESET" acronym="CSI_RX_IF_VBUS2APB_SOFT_RESET" offset="0x4" width="32" description="CSI2 Slave Controller Individual Soft Reset for Front and Protocol blocks. Writing to these registers will cause a single cycle pulse to be applied to the soft reset signals. Soft reset must only be applied when the associated clocks are running. These are used to recover from error conditions and should not be required during normal operation.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROTOCOL" width="1" begin="1" end="1" resetval="0x0" description="writing 1'b1 will apply a synchronous soft reset to the protocol module" range="" rwaccess="RW1C"/>
    <bitfield id="FRONT" width="1" begin="0" end="0" resetval="0x0" description="writing 1'b1 will apply a synchronous soft reset to the Front module" range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STATIC_CFG" acronym="CSI_RX_IF_VBUS2APB_STATIC_CFG" offset="0x8" width="32" description="Configuration register to set the physical/logical DPHY lane mapping, the number of lanes being used, external DPHY selection and ECC support for CSI2RX v2.0. This register should be set prior to enabling the streams and must not be updated when the stream is running.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL3_MAP" width="3" begin="30" end="28" resetval="0x4" description="physical mapping of logical data lane 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL2_MAP" width="3" begin="26" end="24" resetval="0x3" description="physical mapping of logical data lane 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL1_MAP" width="3" begin="22" end="20" resetval="0x2" description="physical mapping of logical data lane 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL0_MAP" width="3" begin="18" end="16" resetval="0x1" description="physical mapping of logical data lane 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LANE_NB" width="3" begin="10" end="8" resetval="0x1" description="The number of lanes" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="V2P0_SUPPORT_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Support extended VC, up to 16 virtual channels" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="2" begin="1" end="0" resetval="0x0" description="selection of DPHY used as input of CSI2RX module" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ERROR_BYPASS_CFG" acronym="CSI_RX_IF_VBUS2APB_ERROR_BYPASS_CFG" offset="0x10" width="32" description="Error detection event flag configuration. This allows various error conditions to be masked that would normally prevent data being applied to the pixel interface. This applies to ALL streams that are enabled. This register should only be modified while the datapath is disabled. In case this register is modified while the datapath is enabled, the behavior on the current frame is unpredictable. Hard reset value is 0x00000000, meaning all error masking is disabled.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA_ID" width="1" begin="2" end="2" resetval="0x0" description="Enables Data ID error bypass for stream outputs." range="" rwaccess="RW"/>
    <bitfield id="ECC" width="1" begin="1" end="1" resetval="0x0" description="Enables ECC error bypass for stream outputs." range="" rwaccess="RW"/>
    <bitfield id="CRC" width="1" begin="0" end="0" resetval="0x0" description="Enables CRC error bypass for stream outputs." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_MONITOR_IRQS" acronym="CSI_RX_IF_VBUS2APB_MONITOR_IRQS" offset="0x18" width="32" description="Information type Interrupt status (non-error conditions)">
    <bitfield id="STREAM3_LINE_CNT_ERROR_IRQ" width="1" begin="31" end="31" resetval="0x0" description="Stream 3 Line count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_FRAME_MISMATCH_IRQ" width="1" begin="30" end="30" resetval="0x0" description="Stream 3 Frame mismatch error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_FRAME_CNT_ERROR_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Stream 3 Frame count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_FCC_STOP_IRQ" width="1" begin="28" end="28" resetval="0x0" description="Stream 3 FCC stop interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_FCC_START_IRQ" width="1" begin="27" end="27" resetval="0x0" description="Stream 3 FCC start interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_FRAME_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Stream 3 Frame interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_LB_IRQ" width="1" begin="25" end="25" resetval="0x0" description="Stream 3 Line/byte interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_TIMER_IRQ" width="1" begin="24" end="24" resetval="0x0" description="Stream 3 Timer interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_LINE_CNT_ERROR_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Stream 2 Line count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FRAME_MISMATCH_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Stream 2 Frame mismatch error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FRAME_CNT_ERROR_IRQ" width="1" begin="21" end="21" resetval="0x0" description="Stream 2 Frame count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FCC_STOP_IRQ" width="1" begin="20" end="20" resetval="0x0" description="Stream 2 FCC stop interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FCC_START_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Stream 2 FCC start interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FRAME_IRQ" width="1" begin="18" end="18" resetval="0x0" description="Stream 2 Frame interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_LB_IRQ" width="1" begin="17" end="17" resetval="0x0" description="Stream 2 Line/byte interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_TIMER_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Stream 2 Timer interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_LINE_CNT_ERROR_IRQ" width="1" begin="15" end="15" resetval="0x0" description="Stream 1 Line count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FRAME_MISMATCH_IRQ" width="1" begin="14" end="14" resetval="0x0" description="Stream 1 Frame mismatch error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FRAME_CNT_ERROR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Stream 1 Frame count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FCC_STOP_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Stream 1 FCC stop interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FCC_START_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Stream 1 FCC start interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FRAME_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Stream 1 Frame interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_LB_IRQ" width="1" begin="9" end="9" resetval="0x0" description="Stream 1 Line/byte interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_TIMER_IRQ" width="1" begin="8" end="8" resetval="0x0" description="Stream 1 Timer interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_LINE_CNT_ERROR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="Stream 0 Line count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FRAME_MISMATCH_IRQ" width="1" begin="6" end="6" resetval="0x0" description="Stream 0 Frame mismatch error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FRAME_CNT_ERROR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="Stream 0 Frame count error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FCC_STOP_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Stream 0 FCC stop interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FCC_START_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Stream 0 FCC start interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FRAME_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Stream 0 Frame interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_LB_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Stream 0 Line/byte interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_TIMER_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Stream 0 Timer interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_MONITOR_IRQS_MASK_CFG" acronym="CSI_RX_IF_VBUS2APB_MONITOR_IRQS_MASK_CFG" offset="0x1C" width="32" description="Monitor interrupt mask. Bit addressable mask register in order to independently enable each event to trigger the monitor_irq line. Only events whose corresponding bit is set to 1 can trigger the interruption line. Hard reset is 0x00000000, i.e. interrupt line disabled">
    <bitfield id="STREAM3_LINE_CNT_ERROR_IRQM" width="1" begin="31" end="31" resetval="0x0" description="Interrupt mask for stream 3 Line count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FRAME_MISMATCH_IRQM" width="1" begin="30" end="30" resetval="0x0" description="Interrupt mask for stream 3 Frame mismatch error." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FRAME_CNT_ERROR_IRQM" width="1" begin="29" end="29" resetval="0x0" description="Interrupt mask for stream 3 Frame count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FCC_STOP_IRQM" width="1" begin="28" end="28" resetval="0x0" description="Interrupt mask for stream 3 FCC stop." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FCC_START_IRQM" width="1" begin="27" end="27" resetval="0x0" description="Interrupt mask for stream 3 FCC start." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FRAME_IRQM" width="1" begin="26" end="26" resetval="0x0" description="Interrupt mask for stream 3 Frame." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_LB_IRQM" width="1" begin="25" end="25" resetval="0x0" description="Interrupt mask for stream 3 Line/byte." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_TIMER_IRQM" width="1" begin="24" end="24" resetval="0x0" description="Interrupt mask stream 3 Timer" range="" rwaccess="RW"/>
    <bitfield id="STREAM2_LINE_CNT_ERROR_IRQM" width="1" begin="23" end="23" resetval="0x0" description="Interrupt mask for stream 2 Line count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FRAME_MISMATCH_IRQM" width="1" begin="22" end="22" resetval="0x0" description="Interrupt mask for stream 2 Frame mismatch error." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FRAME_CNT_ERROR_IRQM" width="1" begin="21" end="21" resetval="0x0" description="Interrupt mask for stream 2 Frame count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FCC_STOP_IRQM" width="1" begin="20" end="20" resetval="0x0" description="Interrupt mask for stream 2 FCC stop." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FCC_START_IRQM" width="1" begin="19" end="19" resetval="0x0" description="Interrupt mask for stream 2 FCC start." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FRAME_IRQM" width="1" begin="18" end="18" resetval="0x0" description="Interrupt mask for stream 2 Frame." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_LB_IRQM" width="1" begin="17" end="17" resetval="0x0" description="Interrupt mask for stream 2 Line/byte." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_TIMER_IRQM" width="1" begin="16" end="16" resetval="0x0" description="Interrupt mask stream 2 Timer" range="" rwaccess="RW"/>
    <bitfield id="STREAM1_LINE_CNT_ERROR_IRQM" width="1" begin="15" end="15" resetval="0x0" description="Interrupt mask for stream 1 Line count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FRAME_MISMATCH_IRQM" width="1" begin="14" end="14" resetval="0x0" description="Interrupt mask for stream 1 Frame mismatch error." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FRAME_CNT_ERROR_IRQM" width="1" begin="13" end="13" resetval="0x0" description="Interrupt mask for stream 1 Frame count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FCC_STOP_IRQM" width="1" begin="12" end="12" resetval="0x0" description="Interrupt mask for stream 1 FCC stop." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FCC_START_IRQM" width="1" begin="11" end="11" resetval="0x0" description="Interrupt mask for stream 1 FCC start." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FRAME_IRQM" width="1" begin="10" end="10" resetval="0x0" description="Interrupt mask for stream 1 Frame." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_LB_IRQM" width="1" begin="9" end="9" resetval="0x0" description="Interrupt mask for stream 1 Line/byte." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_TIMER_IRQM" width="1" begin="8" end="8" resetval="0x0" description="Interrupt mask stream 1 Timer" range="" rwaccess="RW"/>
    <bitfield id="STREAM0_LINE_CNT_ERROR_IRQM" width="1" begin="7" end="7" resetval="0x0" description="Interrupt mask for stream 0 Line count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FRAME_MISMATCH_IRQM" width="1" begin="6" end="6" resetval="0x0" description="Interrupt mask for stream 0 Frame mismatch error." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FRAME_CNT_ERROR_IRQM" width="1" begin="5" end="5" resetval="0x0" description="Interrupt mask for stream 0 Frame count error." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FCC_STOP_IRQM" width="1" begin="4" end="4" resetval="0x0" description="Interrupt mask for stream 0 FCC stop." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FCC_START_IRQM" width="1" begin="3" end="3" resetval="0x0" description="Interrupt mask for stream 0 FCC start." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FRAME_IRQM" width="1" begin="2" end="2" resetval="0x0" description="Interrupt mask for stream 0 Frame." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_LB_IRQM" width="1" begin="1" end="1" resetval="0x0" description="Interrupt mask for stream 0 Line/byte." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_TIMER_IRQM" width="1" begin="0" end="0" resetval="0x0" description="Interrupt mask stream 0 Timer" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_INFO_IRQS" acronym="CSI_RX_IF_VBUS2APB_INFO_IRQS" offset="0x20" width="32" description="Information type Interrupt status (non-error conditions)">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STREAM3_ABORT_IRQ" width="1" begin="14" end="14" resetval="0x0" description="Stream 3 Abort process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM3_STOP_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Stream 3 Stop process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_ABORT_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Stream 2 Abort process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_STOP_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Stream 2 Stop process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_ABORT_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Stream 1 Abort process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_STOP_IRQ" width="1" begin="9" end="9" resetval="0x0" description="Stream 1 Stop process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_ABORT_IRQ" width="1" begin="8" end="8" resetval="0x0" description="Stream 0 Abort process complete." range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_STOP_IRQ" width="1" begin="7" end="7" resetval="0x0" description="Stream 0 Stop process complete." range="" rwaccess="RW1C"/>
    <bitfield id="SP_GENERIC_RCVD_IRQ" width="1" begin="6" end="6" resetval="0x0" description="A generic short packet has been received." range="" rwaccess="RW1C"/>
    <bitfield id="DESKEW_ENTRY_IRQ" width="1" begin="5" end="5" resetval="0x0" description="Either clock or any datalane has entered deskew" range="" rwaccess="RW1C"/>
    <bitfield id="ECC_SPARES_NONZERO_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Bits" range="" rwaccess="RW1C"/>
    <bitfield id="WAKEUP_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Wake-up interrupt." range="" rwaccess="RW1C"/>
    <bitfield id="SLEEP_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Sleep interrupt." range="" rwaccess="RW1C"/>
    <bitfield id="LP_RCVD_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Long Packet received by the protocol module" range="" rwaccess="RW1C"/>
    <bitfield id="SP_RCVD_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Short Packet received by the protocol module" range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_INFO_IRQS_MASK_CFG" acronym="CSI_RX_IF_VBUS2APB_INFO_IRQS_MASK_CFG" offset="0x24" width="32" description="Information interrupt mask. Bit addressable mask register in order to independently enable each event to trigger the info_irq line. Only events whose corresponding bit is set to 1 can trigger the interruption line. Hard reset is 0x00000000, i.e. interrupt line disabled">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STREAM3_ABORT_IRQM" width="1" begin="14" end="14" resetval="0x0" description="Interrupt mask for stream 3 Abort process." range="" rwaccess="RW"/>
    <bitfield id="STREAM3_STOP_IRQM" width="1" begin="13" end="13" resetval="0x0" description="Interrupt mask for Stream 3 Stop process complete." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_ABORT_IRQM" width="1" begin="12" end="12" resetval="0x0" description="Interrupt mask for stream 2 Abort process." range="" rwaccess="RW"/>
    <bitfield id="STREAM2_STOP_IRQM" width="1" begin="11" end="11" resetval="0x0" description="Interrupt mask for Stream 2 Stop process complete." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_ABORT_IRQM" width="1" begin="10" end="10" resetval="0x0" description="Interrupt mask for stream 1 Abort process." range="" rwaccess="RW"/>
    <bitfield id="STREAM1_STOP_IRQM" width="1" begin="9" end="9" resetval="0x0" description="Interrupt mask for Stream 1 Stop process complete." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_ABORT_IRQM" width="1" begin="8" end="8" resetval="0x0" description="Interrupt mask for stream 0 Abort process." range="" rwaccess="RW"/>
    <bitfield id="STREAM0_STOP_IRQM" width="1" begin="7" end="7" resetval="0x0" description="Interrupt mask for Stream 0 Stop process complete." range="" rwaccess="RW"/>
    <bitfield id="SP_GENERIC_RCVD_IRQM" width="1" begin="6" end="6" resetval="0x0" description="Interrupt mask for Generic Short Packet received" range="" rwaccess="RW"/>
    <bitfield id="DESKEW_ENTRY_IRQM" width="1" begin="5" end="5" resetval="0x0" description="Interrupt mask for Deskew entry check" range="" rwaccess="RW"/>
    <bitfield id="ECC_SPARES_NONZERO_IRQM" width="1" begin="4" end="4" resetval="0x0" description="Interrupt mask for ECC spares check" range="" rwaccess="RW"/>
    <bitfield id="WAKEUP_IRQM" width="1" begin="3" end="3" resetval="0x0" description="Interrupt mask for Wake-up interrupt." range="" rwaccess="RW"/>
    <bitfield id="SLEEP_IRQM" width="1" begin="2" end="2" resetval="0x0" description="Interrupt mask for Sleep interrupt." range="" rwaccess="RW"/>
    <bitfield id="LP_RCVD_IRQM" width="1" begin="1" end="1" resetval="0x0" description="Interrupt mask for Long Packet received flag" range="" rwaccess="RW"/>
    <bitfield id="SP_RCVD_IRQM" width="1" begin="0" end="0" resetval="0x0" description="Interrupt mask for Short Packet received" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ERROR_IRQS" acronym="CSI_RX_IF_VBUS2APB_ERROR_IRQS" offset="0x28" width="32" description="Datapath error interrupt status. Provides information about data path errors. The host processor can read the interrupt status register to identify the root cause of the event, typically after that the csi2rx_err_irq interrupt line is raised">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FIFO_OVERFLOW_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Overflow of the Stream FIFO detected:" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM2_FIFO_OVERFLOW_IRQ" width="1" begin="18" end="18" resetval="0x0" description="Overflow of the Stream FIFO detected:" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM1_FIFO_OVERFLOW_IRQ" width="1" begin="17" end="17" resetval="0x0" description="Overflow of the Stream FIFO detected:" range="" rwaccess="RW1C"/>
    <bitfield id="STREAM0_FIFO_OVERFLOW_IRQ" width="1" begin="16" end="16" resetval="0x0" description="Overflow of the Stream FIFO detected:" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FRONT_TRUNC_HDR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="A truncated header [short or Long] has been received" range="" rwaccess="RW1C"/>
    <bitfield id="PROT_TRUNCATED_PACKET_IRQ" width="1" begin="11" end="11" resetval="0x0" description="A truncated Long packet has been received." range="" rwaccess="RW1C"/>
    <bitfield id="FRONT_LP_NO_PAYLOAD_IRQ" width="1" begin="10" end="10" resetval="0x0" description="A truncated Long packet has been received." range="" rwaccess="RW1C"/>
    <bitfield id="SP_INVALID_RCVD_IRQ" width="1" begin="9" end="9" resetval="0x0" description="A reserved or invalid short packet has been received" range="" rwaccess="RW1C"/>
    <bitfield id="INVALID_ACCESS_IRQ" width="1" begin="8" end="8" resetval="0x0" description="Invalid access to the configuration register space." range="" rwaccess="RW1C"/>
    <bitfield id="DATA_ID_IRQ" width="1" begin="7" end="7" resetval="0x0" description="Data ID error has been detected in the header packet" range="" rwaccess="RW1C"/>
    <bitfield id="HEADER_CORRECTED_ECC_IRQ" width="1" begin="6" end="6" resetval="0x0" description="ECC error has been detected and corrected." range="" rwaccess="RW1C"/>
    <bitfield id="HEADER_ECC_IRQ" width="1" begin="5" end="5" resetval="0x0" description="Unrecoverable ECC error has been detected." range="" rwaccess="RW1C"/>
    <bitfield id="PAYLOAD_CRC_IRQ" width="1" begin="4" end="4" resetval="0x0" description="CRC error has been detected." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FRONT_FIFO_OVERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Overflow detected in resynchronization FIFO between DPHY Lane Management and Protocol blocks." range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ERROR_IRQS_MASK_CFG" acronym="CSI_RX_IF_VBUS2APB_ERROR_IRQS_MASK_CFG" offset="0x2C" width="32" description="Datapath error interrupt enable Bits. This register is used to independently enable each event to trigger the err_irq interrupt line. Only events whose corresponding enable bit is set to 1 can trigger the interrupt line. Hard reset is 0x0000000, i.e. all interrupt lines are disabled">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STREAM3_FIFO_OVERFLOW_IRQM" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable bit for:" range="" rwaccess="RW"/>
    <bitfield id="STREAM2_FIFO_OVERFLOW_IRQM" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable bit for:" range="" rwaccess="RW"/>
    <bitfield id="STREAM1_FIFO_OVERFLOW_IRQM" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable bit for:" range="" rwaccess="RW"/>
    <bitfield id="STREAM0_FIFO_OVERFLOW_IRQM" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable bit for:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FRONT_TRUNC_HDR_IRQM" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable bit for truncated hdr." range="" rwaccess="RW"/>
    <bitfield id="PROT_TRUNCATED_PACKET_IRQM" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable bit for long packet payload with too many/few bytes" range="" rwaccess="RW"/>
    <bitfield id="FRONT_LP_NO_PAYLOAD_IRQM" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable bit for long packet header received with no payload" range="" rwaccess="RW"/>
    <bitfield id="SP_INVALID_RCVD_IRQM" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable bit for invalid short packet" range="" rwaccess="RW"/>
    <bitfield id="INVALID_ACCESS_IRQM" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable bit for error_irqs_invalid_access." range="" rwaccess="RW"/>
    <bitfield id="DATA_ID_IRQM" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable bit for error_irqs_data_id" range="" rwaccess="RW"/>
    <bitfield id="HEADER_CORRECTED_ECC_IRQM" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable bit for error_irqs_header_corrected_ecc" range="" rwaccess="RW"/>
    <bitfield id="HEADER_ECC_IRQM" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable bit for error_irqs_header_ecc" range="" rwaccess="RW"/>
    <bitfield id="PAYLOAD_CRC_IRQM" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable bit for error_irqs_payload_crc" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FRONT_FIFO_OVERFLOW_IRQM" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable bit for error_irqs_front_fifo_overflow" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_DPHY_LANE_CONTROL" acronym="CSI_RX_IF_VBUS2APB_DPHY_LANE_CONTROL" offset="0x40" width="32" description="DPHY lane control for data and clock lanes enables and resets">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL_RESET" width="1" begin="16" end="16" resetval="0x0" description="DPHY Clock lane Reset" range="" rwaccess="RW"/>
    <bitfield id="DL3_RESET" width="1" begin="15" end="15" resetval="0x0" description="DPHY data lane 3 Reset" range="" rwaccess="RW"/>
    <bitfield id="DL2_RESET" width="1" begin="14" end="14" resetval="0x0" description="DPHY data lane 2 Reset" range="" rwaccess="RW"/>
    <bitfield id="DL1_RESET" width="1" begin="13" end="13" resetval="0x0" description="DPHY data lane 1 Reset" range="" rwaccess="RW"/>
    <bitfield id="DL0_RESET" width="1" begin="12" end="12" resetval="0x0" description="DPHY data lane 0 Reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CL_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="DPHY Clock lane Enable" range="" rwaccess="RW"/>
    <bitfield id="DL3_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="DPHY data lane 3 Enable" range="" rwaccess="RW"/>
    <bitfield id="DL2_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="DPHY data lane 2 Enable" range="" rwaccess="RW"/>
    <bitfield id="DL1_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="DPHY data lane 1 Enable" range="" rwaccess="RW"/>
    <bitfield id="DL0_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="DPHY data lane 0 Enable" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_DPHY_STATUS" acronym="CSI_RX_IF_VBUS2APB_DPHY_STATUS" offset="0x48" width="32" description="DPHY Clock and Data Lane mode status">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DL3_RXULPSESC" width="1" begin="22" end="22" resetval="0x0" description="DPHY Data lane 3 ULPS Esc" range="" rwaccess="R"/>
    <bitfield id="DL3_ULPSACTIVENOT" width="1" begin="21" end="21" resetval="0x0" description="DPHY Data lane 3 ULPSActiveNot" range="" rwaccess="R"/>
    <bitfield id="DL3_STOPSTATE" width="1" begin="20" end="20" resetval="0xX" description="DPHY Data lane 3 Stop State" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DL2_RXULPSESC" width="1" begin="18" end="18" resetval="0x0" description="DPHY Data lane 2 ULPS Esc" range="" rwaccess="R"/>
    <bitfield id="DL2_ULPSACTIVENOT" width="1" begin="17" end="17" resetval="0x0" description="DPHY Data lane 2 ULPSActiveNot" range="" rwaccess="R"/>
    <bitfield id="DL2_STOPSTATE" width="1" begin="16" end="16" resetval="0xX" description="DPHY Data lane 2 Stop State" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DL1_RXULPSESC" width="1" begin="14" end="14" resetval="0x0" description="DPHY Data lane 1 ULPS Esc" range="" rwaccess="R"/>
    <bitfield id="DL1_ULPSACTIVENOT" width="1" begin="13" end="13" resetval="0x0" description="DPHY Data lane 1 ULPSActiveNot" range="" rwaccess="R"/>
    <bitfield id="DL1_STOPSTATE" width="1" begin="12" end="12" resetval="0xX" description="DPHY Data lane 1 Stop State" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DL0_RXULPSESC" width="1" begin="10" end="10" resetval="0x0" description="DPHY Data lane 0 ULPS Esc" range="" rwaccess="R"/>
    <bitfield id="DL0_ULPSACTIVENOT" width="1" begin="9" end="9" resetval="0x0" description="DPHY Data lane 0 ULPSActiveNot" range="" rwaccess="R"/>
    <bitfield id="DL0_STOPSTATE" width="1" begin="8" end="8" resetval="0xX" description="DPHY Data lane 0 Stop State" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CL_RXULPSCLKNOT" width="1" begin="2" end="2" resetval="0x0" description="DPHY Clock lane RxULPSClkNot" range="" rwaccess="R"/>
    <bitfield id="CL_ULPSACTIVENOT" width="1" begin="1" end="1" resetval="0x0" description="DPHY Clock lane ULPSActiveNot" range="" rwaccess="R"/>
    <bitfield id="CL_STOPSTATE" width="1" begin="0" end="0" resetval="0xX" description="DPHY Clock lane Stop State" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_DPHY_ERR_STATUS_IRQ" acronym="CSI_RX_IF_VBUS2APB_DPHY_ERR_STATUS_IRQ" offset="0x4C" width="32" description="DPHY error interrupt status">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL3_ERRSOTHS_IRQ" width="1" begin="20" end="20" resetval="0x0" description="DPHY Data lane 3 ErrSotHS" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL2_ERRSOTHS_IRQ" width="1" begin="16" end="16" resetval="0x0" description="DPHY Data lane 2 ErrSotHS" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL1_ERRSOTHS_IRQ" width="1" begin="12" end="12" resetval="0x0" description="DPHY Data lane 1 ErrSotHS" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL0_ERRSOTHS_IRQ" width="1" begin="8" end="8" resetval="0x0" description="DPHY Data lane 0 ErrSotHS" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_DPHY_ERR_IRQ_MASK_CFG" acronym="CSI_RX_IF_VBUS2APB_DPHY_ERR_IRQ_MASK_CFG" offset="0x50" width="32" description="DPHY error interrupt status">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL3_ERRSOTHS_IRQM" width="1" begin="20" end="20" resetval="0x0" description="DPHY Data lane 3 ErrSotHS mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL2_ERRSOTHS_IRQM" width="1" begin="16" end="16" resetval="0x0" description="DPHY Data lane 2 ErrSotHS mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL1_ERRSOTHS_IRQM" width="1" begin="12" end="12" resetval="0x0" description="DPHY Data lane 1 ErrSotHS mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DL0_ERRSOTHS_IRQM" width="1" begin="8" end="8" resetval="0x0" description="DPHY Data lane 0 ErrSotHS mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_INTEGRATION_DEBUG" acronym="CSI_RX_IF_VBUS2APB_INTEGRATION_DEBUG" offset="0x60" width="32" description="Used to observe the current data field, extracted by the protocol block from the last short packet data field and FSM state. FSM states are one-hot. It also indicates what data type and virtual channels were used for that short packet. This is primarily used during error condition debug. Since the data can come from asynchronous domains the data coherency cannot be relied upon.">
    <bitfield id="PROT_FSM_STATE" width="4" begin="31" end="28" resetval="0xX" description="csi2rx_fsm_state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PROT_VC" width="4" begin="25" end="22" resetval="0x0" description="Protocol Virtual Channel" range="" rwaccess="R"/>
    <bitfield id="PROT_DT" width="6" begin="21" end="16" resetval="0x0" description="Protocol Datatype" range="" rwaccess="R"/>
    <bitfield id="PROT_WORD_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Protocol Word Count [Data Field]" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ERROR_DEBUG" acronym="CSI_RX_IF_VBUS2APB_ERROR_DEBUG" offset="0x74" width="32" description="Error condition debug. After an error is detected by the CSI2RX, this register indicates which virtual channel, datatype and data field is impacted.">
    <bitfield id="DATA_FIELD" width="16" begin="31" end="16" resetval="0x0" description="Indicates the Data Field for an invalid CRC/ECC/Data ID" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="VC" width="4" begin="9" end="6" resetval="0x0" description="Indicates the Virtual Channel for a invalid CRC/ECC/Data ID" range="" rwaccess="R"/>
    <bitfield id="DT" width="6" begin="5" end="0" resetval="0x0" description="Indicates the Data Type for a invalid CRC/ECC/Data ID" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_TEST_GENERIC" acronym="CSI_RX_IF_VBUS2APB_TEST_GENERIC" offset="0x80" width="32" description="Generic test control and status register that controls and reads primary I/O.">
    <bitfield id="STATUS" width="16" begin="31" end="16" resetval="0x0" description="Test status - Directly reflects, after resynchronisation into the pclk domain, the" range="" rwaccess="R"/>
    <bitfield id="CTRL" width="16" begin="15" end="0" resetval="0x0" description="Test control - Directly controls primary outputs 'test_generic_ctrl'" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM0_CTRL" offset="0x100" width="32" description="CSI2RX Stream Data output datapath control. Start and Stop commands are independent for each output with the exception of pixel outputs that can never be enabled together. If a pixel output is started while the other is already running, the start command will be ignored. If both pixel outputs are enabled in a single register access, then both start commands are ignored and no pixel output is started.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="Writing 1'b1 will apply a synchronous soft reset of this stream registers/FIFO" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ABORT" width="1" begin="2" end="2" resetval="0x0" description="Writing 1 this register will cause the csi2rx to stop streaming on the corresponding output immediately." range="" rwaccess="W"/>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0x0" description="Writing 1 in this register will cause csi2rx to stop streaming on the corresponding output at" range="" rwaccess="W"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Writing 1 in this register enables the corresponding datapath output." range="" rwaccess="W"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_STATUS" acronym="CSI_RX_IF_VBUS2APB_STREAM0_STATUS" offset="0x104" width="32" description="CSI2 Slave Controller Status. Contains useful debug information such as FSM states.">
    <bitfield id="RUNNING" width="1" begin="31" end="31" resetval="0x0" description="The Stream is enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="READY_STATE" width="1" begin="8" end="8" resetval="0x0" description="Indicates the state of the pushback signal pixel_ready_if for this stream" range="" rwaccess="R"/>
    <bitfield id="STREAM_FSM" width="4" begin="7" end="4" resetval="0x0" description="Output to Stream FSM states:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PROTOCOL_FSM" width="2" begin="1" end="0" resetval="0x0" description="Input to Stream FSM states:" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_DATA_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM0_DATA_CFG" offset="0x108" width="32" description="Secondary CSI2 Slave Controller Data outputs configuration. This register is used to configure the data types and virtual channels are processed and output by this stream.">
    <bitfield id="VC_SELECT" width="16" begin="31" end="16" resetval="0x0" description="Selection of Virtual Channels to be processed:" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT1" width="1" begin="15" end="15" resetval="0x0" description="Enable processing of dt1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT1" width="6" begin="13" end="8" resetval="0x0" description="Second data type format that this stream will process" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT0" width="1" begin="7" end="7" resetval="0x0" description="Enable processing of dt0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT0" width="6" begin="5" end="0" resetval="0x0" description="First data type format that this stream will process" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM0_CFG" offset="0x10C" width="32" description="Primary CSI2 Slave Controller Data pixel outputs configuration. This register is used to configure the output mode. It is also used to set up some Stream FIFO related settings.">
    <bitfield id="FIFO_FILL" width="16" begin="31" end="16" resetval="0x0" description="Set the FIFO_FILL_LEVEL which is used to hold data in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BPP_BYPASS" width="3" begin="14" end="12" resetval="0x0" description="Force unpacking of any Data type as selected RAW type." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_MODE" width="2" begin="9" end="8" resetval="0x0" description="Stream FIFO configuration, which must be set in accordance to FIFO sizing, flow control and the relationship between the link and pixel interface data rates." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUM_PIXELS" width="2" begin="5" end="4" resetval="0x0" description="Number of pixels to output from the stream." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LS_LE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable LS/LE control of HYSNC_VALID output." range="" rwaccess="RW"/>
    <bitfield id="INTERFACE_MODE" width="1" begin="0" end="0" resetval="0x0" description="Select the output configuration." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_CTRL" offset="0x110" width="32" description="Stream Monitor configuration. This register is used to configure the CSI2RX Monitors: Programmable Frame monitor to trigger an event if a truncated frame is detected, Programmable Timer to trigger an event based on a clock cycle counter after a frame start or frame end, Programmable line/byte counters to trigger an event at a specific byte in a line. This register is used to enable/disable CSI2RX programmable interrupt, select the virtual channel for each programmable IT and select the point which will trigger the event. This register should not be modified while the data path is enabled, nor should any of settings be changed when the respective monitor/counter/timer is enabled. In these cases, the behaviour is unpredictable. Hard reset value is 0x00000000, all interrupt generators disabled on Virtual Channel 0.">
    <bitfield id="FRAME_LENGTH" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame length in lines to detect truncated frames." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_EN" width="1" begin="15" end="15" resetval="0x0" description="Enables monitor." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_VC" width="4" begin="14" end="11" resetval="0x0" description="Indicates virtual channel for monitor." range="" rwaccess="RW"/>
    <bitfield id="TIMER_EOF" width="1" begin="10" end="10" resetval="0x0" description="Select the starting point of the timer:" range="" rwaccess="RW"/>
    <bitfield id="TIMER_EN" width="1" begin="9" end="9" resetval="0x0" description="Enables timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="TIMER_VC" width="4" begin="8" end="5" resetval="0x0" description="Indicates which VC should be used to generate timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="LB_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables line/byte counter." range="" rwaccess="RW"/>
    <bitfield id="LB_VC" width="4" begin="3" end="0" resetval="0x0" description="Indicates which VC should be used to generate line/byte counter interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_FRAME" acronym="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_FRAME" offset="0x114" width="32" description="Stream Monitor Frame. Used to observe the current frame number and packet size on monitored virtual channels. These values are extracted by the CSI2RX from the last frame start short packet data field.">
    <bitfield id="PACKET_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Size of the current payload" range="" rwaccess="R"/>
    <bitfield id="NB" width="16" begin="15" end="0" resetval="0x0" description="Number of the last frame processed." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_LB" acronym="CSI_RX_IF_VBUS2APB_STREAM0_MONITOR_LB" offset="0x118" width="32" description="Stream Monitor Line. Used to specify the byte and line numbers that will generate an interrupt. This register must only be modified when the corresponding line/byte enable is disabled.">
    <bitfield id="LINE_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Indicates the line number to generate an interrupt." range="" rwaccess="RW"/>
    <bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Indicates the byte number of the line to generate an interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_TIMER" acronym="CSI_RX_IF_VBUS2APB_STREAM0_TIMER" offset="0x11C" width="32" description="Stream Timer. Used to specify the number of clock cycles until the interrupt is triggered after frame start or frame end. This register must only be modified when the corresponding timer enable is disabled.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="25" begin="24" end="0" resetval="0x0" description="Number of clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_FCC_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM0_FCC_CFG" offset="0x120" width="32" description="Stream Frame Capture Control configuration. Used to specify the frame count value when when the CSI2RX must generate interrupts FCC_START and FCC_STOP. This register must only be modified when the corresponding frame count enable is disabled.">
    <bitfield id="FRAME_COUNT_STOP" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
    <bitfield id="FRAME_COUNT_START" width="16" begin="15" end="0" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_FCC_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM0_FCC_CTRL" offset="0x124" width="32" description="Stream Frame Capture Counter control. Used to enable / disable the FCC and specify which virtual channel it should operate on.">
    <bitfield id="FRAME_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Current Frame number being processed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCC_VC" width="4" begin="4" end="1" resetval="0x0" description="Indicates which VC should be used to generate FCC interrupts." range="" rwaccess="RW"/>
    <bitfield id="FCC_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Capture Counter enable." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM0_FIFO_FILL_LVL" acronym="CSI_RX_IF_VBUS2APB_STREAM0_FIFO_FILL_LVL" offset="0x128" width="32" description="Stream FIFO fill level monitor. This can operate in 2 modes: 1 - Monitor peak fill level until the stream is stopped. 2 - Monitor peak fill level when the first FIFO read is made during a frame.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="10" begin="9" end="0" resetval="0x0" description="Peak fill level of FIFO." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM1_CTRL" offset="0x200" width="32" description="CSI2RX Stream Data output datapath control. Start and Stop commands are independent for each output with the exception of pixel outputs that can never be enabled together. If a pixel output is started while the other is already running, the start command will be ignored. If both pixel outputs are enabled in a single register access, then both start commands are ignored and no pixel output is started.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="Writing 1'b1 will apply a synchronous soft reset of this stream registers/FIFO" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ABORT" width="1" begin="2" end="2" resetval="0x0" description="Writing 1 this register will cause the csi2rx to stop streaming on the corresponding output immediately." range="" rwaccess="W"/>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0x0" description="Writing 1 in this register will cause csi2rx to stop streaming on the corresponding output at" range="" rwaccess="W"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Writing 1 in this register enables the corresponding datapath output." range="" rwaccess="W"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_STATUS" acronym="CSI_RX_IF_VBUS2APB_STREAM1_STATUS" offset="0x204" width="32" description="CSI2 Slave Controller Status. Contains useful debug information such as FSM states.">
    <bitfield id="RUNNING" width="1" begin="31" end="31" resetval="0x0" description="The Stream is enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="READY_STATE" width="1" begin="8" end="8" resetval="0x0" description="Indicates the state of the pushback signal pixel_ready_if for this stream" range="" rwaccess="R"/>
    <bitfield id="STREAM_FSM" width="4" begin="7" end="4" resetval="0x0" description="Output to Stream FSM states:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PROTOCOL_FSM" width="2" begin="1" end="0" resetval="0x0" description="Input to Stream FSM states:" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_DATA_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM1_DATA_CFG" offset="0x208" width="32" description="Secondary CSI2 Slave Controller Data outputs configuration. This register is used to configure the data types and virtual channels are processed and output by this stream.">
    <bitfield id="VC_SELECT" width="16" begin="31" end="16" resetval="0x0" description="Selection of Virtual Channels to be processed:" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT1" width="1" begin="15" end="15" resetval="0x0" description="Enable processing of dt1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT1" width="6" begin="13" end="8" resetval="0x0" description="Second data type format that this stream will process" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT0" width="1" begin="7" end="7" resetval="0x0" description="Enable processing of dt0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT0" width="6" begin="5" end="0" resetval="0x0" description="First data type format that this stream will process" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM1_CFG" offset="0x20C" width="32" description="Primary CSI2 Slave Controller Data pixel outputs configuration. This register is used to configure the output mode. It is also used to set up some Stream FIFO related settings.">
    <bitfield id="FIFO_FILL" width="16" begin="31" end="16" resetval="0x0" description="Set the FIFO_FILL_LEVEL which is used to hold data in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BPP_BYPASS" width="3" begin="14" end="12" resetval="0x0" description="Force unpacking of any Data type as selected RAW type." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_MODE" width="2" begin="9" end="8" resetval="0x0" description="Stream FIFO configuration, which must be set in accordance to FIFO sizing, flow control and the relationship between the link and pixel interface data rates." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUM_PIXELS" width="2" begin="5" end="4" resetval="0x0" description="Number of pixels to output from the stream." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LS_LE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable LS/LE control of HYSNC_VALID output." range="" rwaccess="RW"/>
    <bitfield id="INTERFACE_MODE" width="1" begin="0" end="0" resetval="0x0" description="Select the output configuration." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_CTRL" offset="0x210" width="32" description="Stream Monitor configuration. This register is used to configure the CSI2RX Monitors: Programmable Frame monitor to trigger an event if a truncated frame is detected, Programmable Timer to trigger an event based on a clock cycle counter after a frame start or frame end, Programmable line/byte counters to trigger an event at a specific byte in a line. This register is used to enable/disable CSI2RX programmable interrupt, select the virtual channel for each programmable IT and select the point which will trigger the event. This register should not be modified while the data path is enabled, nor should any of settings be changed when the respective monitor/counter/timer is enabled. In these cases, the behaviour is unpredictable. Hard reset value is 0x00000000, all interrupt generators disabled on Virtual Channel 0.">
    <bitfield id="FRAME_LENGTH" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame length in lines to detect truncated frames." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_EN" width="1" begin="15" end="15" resetval="0x0" description="Enables monitor." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_VC" width="4" begin="14" end="11" resetval="0x0" description="Indicates virtual channel for monitor." range="" rwaccess="RW"/>
    <bitfield id="TIMER_EOF" width="1" begin="10" end="10" resetval="0x0" description="Select the starting point of the timer:" range="" rwaccess="RW"/>
    <bitfield id="TIMER_EN" width="1" begin="9" end="9" resetval="0x0" description="Enables timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="TIMER_VC" width="4" begin="8" end="5" resetval="0x0" description="Indicates which VC should be used to generate timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="LB_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables line/byte counter." range="" rwaccess="RW"/>
    <bitfield id="LB_VC" width="4" begin="3" end="0" resetval="0x0" description="Indicates which VC should be used to generate line/byte counter interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_FRAME" acronym="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_FRAME" offset="0x214" width="32" description="Stream Monitor Frame. Used to observe the current frame number and packet size on monitored virtual channels. These values are extracted by the CSI2RX from the last frame start short packet data field.">
    <bitfield id="PACKET_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Size of the current payload" range="" rwaccess="R"/>
    <bitfield id="NB" width="16" begin="15" end="0" resetval="0x0" description="Number of the last frame processed." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_LB" acronym="CSI_RX_IF_VBUS2APB_STREAM1_MONITOR_LB" offset="0x218" width="32" description="Stream Monitor Line. Used to specify the byte and line numbers that will generate an interrupt. This register must only be modified when the corresponding line/byte enable is disabled.">
    <bitfield id="LINE_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Indicates the line number to generate an interrupt." range="" rwaccess="RW"/>
    <bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Indicates the byte number of the line to generate an interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_TIMER" acronym="CSI_RX_IF_VBUS2APB_STREAM1_TIMER" offset="0x21C" width="32" description="Stream Timer. Used to specify the number of clock cycles until the interrupt is triggered after frame start or frame end. This register must only be modified when the corresponding timer enable is disabled.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="25" begin="24" end="0" resetval="0x0" description="Number of clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_FCC_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM1_FCC_CFG" offset="0x220" width="32" description="Stream Frame Capture Control configuration. Used to specify the frame count value when when the CSI2RX must generate interrupts FCC_START and FCC_STOP. This register must only be modified when the corresponding frame count enable is disabled.">
    <bitfield id="FRAME_COUNT_STOP" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
    <bitfield id="FRAME_COUNT_START" width="16" begin="15" end="0" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_FCC_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM1_FCC_CTRL" offset="0x224" width="32" description="Stream Frame Capture Counter control. Used to enable / disable the FCC and specify which virtual channel it should operate on.">
    <bitfield id="FRAME_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Current Frame number being processed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCC_VC" width="4" begin="4" end="1" resetval="0x0" description="Indicates which VC should be used to generate FCC interrupts." range="" rwaccess="RW"/>
    <bitfield id="FCC_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Capture Counter enable." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM1_FIFO_FILL_LVL" acronym="CSI_RX_IF_VBUS2APB_STREAM1_FIFO_FILL_LVL" offset="0x228" width="32" description="Stream FIFO fill level monitor. This can operate in 2 modes: 1 - Monitor peak fill level until the stream is stopped. 2 - Monitor peak fill level when the first FIFO read is made during a frame.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="10" begin="9" end="0" resetval="0x0" description="Peak fill level of FIFO." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM2_CTRL" offset="0x300" width="32" description="CSI2RX Stream Data output datapath control. Start and Stop commands are independent for each output with the exception of pixel outputs that can never be enabled together. If a pixel output is started while the other is already running, the start command will be ignored. If both pixel outputs are enabled in a single register access, then both start commands are ignored and no pixel output is started.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="Writing 1'b1 will apply a synchronous soft reset of this stream registers/FIFO" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ABORT" width="1" begin="2" end="2" resetval="0x0" description="Writing 1 this register will cause the csi2rx to stop streaming on the corresponding output immediately." range="" rwaccess="W"/>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0x0" description="Writing 1 in this register will cause csi2rx to stop streaming on the corresponding output at" range="" rwaccess="W"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Writing 1 in this register enables the corresponding datapath output." range="" rwaccess="W"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_STATUS" acronym="CSI_RX_IF_VBUS2APB_STREAM2_STATUS" offset="0x304" width="32" description="CSI2 Slave Controller Status. Contains useful debug information such as FSM states.">
    <bitfield id="RUNNING" width="1" begin="31" end="31" resetval="0x0" description="The Stream is enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="READY_STATE" width="1" begin="8" end="8" resetval="0x0" description="Indicates the state of the pushback signal pixel_ready_if for this stream" range="" rwaccess="R"/>
    <bitfield id="STREAM_FSM" width="4" begin="7" end="4" resetval="0x0" description="Output to Stream FSM states:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PROTOCOL_FSM" width="2" begin="1" end="0" resetval="0x0" description="Input to Stream FSM states:" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_DATA_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM2_DATA_CFG" offset="0x308" width="32" description="Secondary CSI2 Slave Controller Data outputs configuration. This register is used to configure the data types and virtual channels are processed and output by this stream.">
    <bitfield id="VC_SELECT" width="16" begin="31" end="16" resetval="0x0" description="Selection of Virtual Channels to be processed:" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT1" width="1" begin="15" end="15" resetval="0x0" description="Enable processing of dt1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT1" width="6" begin="13" end="8" resetval="0x0" description="Second data type format that this stream will process" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT0" width="1" begin="7" end="7" resetval="0x0" description="Enable processing of dt0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT0" width="6" begin="5" end="0" resetval="0x0" description="First data type format that this stream will process" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM2_CFG" offset="0x30C" width="32" description="Primary CSI2 Slave Controller Data pixel outputs configuration. This register is used to configure the output mode. It is also used to set up some Stream FIFO related settings.">
    <bitfield id="FIFO_FILL" width="16" begin="31" end="16" resetval="0x0" description="Set the FIFO_FILL_LEVEL which is used to hold data in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BPP_BYPASS" width="3" begin="14" end="12" resetval="0x0" description="Force unpacking of any Data type as selected RAW type." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_MODE" width="2" begin="9" end="8" resetval="0x0" description="Stream FIFO configuration, which must be set in accordance to FIFO sizing, flow control and the relationship between the link and pixel interface data rates." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUM_PIXELS" width="2" begin="5" end="4" resetval="0x0" description="Number of pixels to output from the stream." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LS_LE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable LS/LE control of HYSNC_VALID output." range="" rwaccess="RW"/>
    <bitfield id="INTERFACE_MODE" width="1" begin="0" end="0" resetval="0x0" description="Select the output configuration." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_CTRL" offset="0x310" width="32" description="Stream Monitor configuration. This register is used to configure the CSI2RX Monitors: Programmable Frame monitor to trigger an event if a truncated frame is detected, Programmable Timer to trigger an event based on a clock cycle counter after a frame start or frame end, Programmable line/byte counters to trigger an event at a specific byte in a line. This register is used to enable/disable CSI2RX programmable interrupt, select the virtual channel for each programmable IT and select the point which will trigger the event. This register should not be modified while the data path is enabled, nor should any of settings be changed when the respective monitor/counter/timer is enabled. In these cases, the behaviour is unpredictable. Hard reset value is 0x00000000, all interrupt generators disabled on Virtual Channel 0.">
    <bitfield id="FRAME_LENGTH" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame length in lines to detect truncated frames." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_EN" width="1" begin="15" end="15" resetval="0x0" description="Enables monitor." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_VC" width="4" begin="14" end="11" resetval="0x0" description="Indicates virtual channel for monitor." range="" rwaccess="RW"/>
    <bitfield id="TIMER_EOF" width="1" begin="10" end="10" resetval="0x0" description="Select the starting point of the timer:" range="" rwaccess="RW"/>
    <bitfield id="TIMER_EN" width="1" begin="9" end="9" resetval="0x0" description="Enables timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="TIMER_VC" width="4" begin="8" end="5" resetval="0x0" description="Indicates which VC should be used to generate timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="LB_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables line/byte counter." range="" rwaccess="RW"/>
    <bitfield id="LB_VC" width="4" begin="3" end="0" resetval="0x0" description="Indicates which VC should be used to generate line/byte counter interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_FRAME" acronym="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_FRAME" offset="0x314" width="32" description="Stream Monitor Frame. Used to observe the current frame number and packet size on monitored virtual channels. These values are extracted by the CSI2RX from the last frame start short packet data field.">
    <bitfield id="PACKET_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Size of the current payload" range="" rwaccess="R"/>
    <bitfield id="NB" width="16" begin="15" end="0" resetval="0x0" description="Number of the last frame processed." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_LB" acronym="CSI_RX_IF_VBUS2APB_STREAM2_MONITOR_LB" offset="0x318" width="32" description="Stream Monitor Line. Used to specify the byte and line numbers that will generate an interrupt. This register must only be modified when the corresponding line/byte enable is disabled.">
    <bitfield id="LINE_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Indicates the line number to generate an interrupt." range="" rwaccess="RW"/>
    <bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Indicates the byte number of the line to generate an interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_TIMER" acronym="CSI_RX_IF_VBUS2APB_STREAM2_TIMER" offset="0x31C" width="32" description="Stream Timer. Used to specify the number of clock cycles until the interrupt is triggered after frame start or frame end. This register must only be modified when the corresponding timer enable is disabled.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="25" begin="24" end="0" resetval="0x0" description="Number of clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_FCC_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM2_FCC_CFG" offset="0x320" width="32" description="Stream Frame Capture Control configuration. Used to specify the frame count value when when the CSI2RX must generate interrupts FCC_START and FCC_STOP. This register must only be modified when the corresponding frame count enable is disabled.">
    <bitfield id="FRAME_COUNT_STOP" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
    <bitfield id="FRAME_COUNT_START" width="16" begin="15" end="0" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_FCC_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM2_FCC_CTRL" offset="0x324" width="32" description="Stream Frame Capture Counter control. Used to enable / disable the FCC and specify which virtual channel it should operate on.">
    <bitfield id="FRAME_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Current Frame number being processed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCC_VC" width="4" begin="4" end="1" resetval="0x0" description="Indicates which VC should be used to generate FCC interrupts." range="" rwaccess="RW"/>
    <bitfield id="FCC_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Capture Counter enable." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM2_FIFO_FILL_LVL" acronym="CSI_RX_IF_VBUS2APB_STREAM2_FIFO_FILL_LVL" offset="0x328" width="32" description="Stream FIFO fill level monitor. This can operate in 2 modes: 1 - Monitor peak fill level until the stream is stopped. 2 - Monitor peak fill level when the first FIFO read is made during a frame.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="10" begin="9" end="0" resetval="0x0" description="Peak fill level of FIFO." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM3_CTRL" offset="0x400" width="32" description="CSI2RX Stream Data output datapath control. Start and Stop commands are independent for each output with the exception of pixel outputs that can never be enabled together. If a pixel output is started while the other is already running, the start command will be ignored. If both pixel outputs are enabled in a single register access, then both start commands are ignored and no pixel output is started.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RST" width="1" begin="4" end="4" resetval="0x0" description="Writing 1'b1 will apply a synchronous soft reset of this stream registers/FIFO" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ABORT" width="1" begin="2" end="2" resetval="0x0" description="Writing 1 this register will cause the csi2rx to stop streaming on the corresponding output immediately." range="" rwaccess="W"/>
    <bitfield id="STOP" width="1" begin="1" end="1" resetval="0x0" description="Writing 1 in this register will cause csi2rx to stop streaming on the corresponding output at" range="" rwaccess="W"/>
    <bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Writing 1 in this register enables the corresponding datapath output." range="" rwaccess="W"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_STATUS" acronym="CSI_RX_IF_VBUS2APB_STREAM3_STATUS" offset="0x404" width="32" description="CSI2 Slave Controller Status. Contains useful debug information such as FSM states.">
    <bitfield id="RUNNING" width="1" begin="31" end="31" resetval="0x0" description="The Stream is enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="READY_STATE" width="1" begin="8" end="8" resetval="0x0" description="Indicates the state of the pushback signal pixel_ready_if for this stream" range="" rwaccess="R"/>
    <bitfield id="STREAM_FSM" width="4" begin="7" end="4" resetval="0x0" description="Output to Stream FSM states:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PROTOCOL_FSM" width="2" begin="1" end="0" resetval="0x0" description="Input to Stream FSM states:" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_DATA_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM3_DATA_CFG" offset="0x408" width="32" description="Secondary CSI2 Slave Controller Data outputs configuration. This register is used to configure the data types and virtual channels are processed and output by this stream.">
    <bitfield id="VC_SELECT" width="16" begin="31" end="16" resetval="0x0" description="Selection of Virtual Channels to be processed:" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT1" width="1" begin="15" end="15" resetval="0x0" description="Enable processing of dt1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT1" width="6" begin="13" end="8" resetval="0x0" description="Second data type format that this stream will process" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DT0" width="1" begin="7" end="7" resetval="0x0" description="Enable processing of dt0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATATYPE_SELECT0" width="6" begin="5" end="0" resetval="0x0" description="First data type format that this stream will process" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM3_CFG" offset="0x40C" width="32" description="Primary CSI2 Slave Controller Data pixel outputs configuration. This register is used to configure the output mode. It is also used to set up some Stream FIFO related settings.">
    <bitfield id="FIFO_FILL" width="16" begin="31" end="16" resetval="0x0" description="Set the FIFO_FILL_LEVEL which is used to hold data in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BPP_BYPASS" width="3" begin="14" end="12" resetval="0x0" description="Force unpacking of any Data type as selected RAW type." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FIFO_MODE" width="2" begin="9" end="8" resetval="0x0" description="Stream FIFO configuration, which must be set in accordance to FIFO sizing, flow control and the relationship between the link and pixel interface data rates." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUM_PIXELS" width="2" begin="5" end="4" resetval="0x0" description="Number of pixels to output from the stream." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LS_LE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable LS/LE control of HYSNC_VALID output." range="" rwaccess="RW"/>
    <bitfield id="INTERFACE_MODE" width="1" begin="0" end="0" resetval="0x0" description="Select the output configuration." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_CTRL" offset="0x410" width="32" description="Stream Monitor configuration. This register is used to configure the CSI2RX Monitors: Programmable Frame monitor to trigger an event if a truncated frame is detected, Programmable Timer to trigger an event based on a clock cycle counter after a frame start or frame end, Programmable line/byte counters to trigger an event at a specific byte in a line. This register is used to enable/disable CSI2RX programmable interrupt, select the virtual channel for each programmable IT and select the point which will trigger the event. This register should not be modified while the data path is enabled, nor should any of settings be changed when the respective monitor/counter/timer is enabled. In these cases, the behaviour is unpredictable. Hard reset value is 0x00000000, all interrupt generators disabled on Virtual Channel 0.">
    <bitfield id="FRAME_LENGTH" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame length in lines to detect truncated frames." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_EN" width="1" begin="15" end="15" resetval="0x0" description="Enables monitor." range="" rwaccess="RW"/>
    <bitfield id="FRAME_MON_VC" width="4" begin="14" end="11" resetval="0x0" description="Indicates virtual channel for monitor." range="" rwaccess="RW"/>
    <bitfield id="TIMER_EOF" width="1" begin="10" end="10" resetval="0x0" description="Select the starting point of the timer:" range="" rwaccess="RW"/>
    <bitfield id="TIMER_EN" width="1" begin="9" end="9" resetval="0x0" description="Enables timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="TIMER_VC" width="4" begin="8" end="5" resetval="0x0" description="Indicates which VC should be used to generate timer based interrupt." range="" rwaccess="RW"/>
    <bitfield id="LB_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables line/byte counter." range="" rwaccess="RW"/>
    <bitfield id="LB_VC" width="4" begin="3" end="0" resetval="0x0" description="Indicates which VC should be used to generate line/byte counter interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_FRAME" acronym="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_FRAME" offset="0x414" width="32" description="Stream Monitor Frame. Used to observe the current frame number and packet size on monitored virtual channels. These values are extracted by the CSI2RX from the last frame start short packet data field.">
    <bitfield id="PACKET_SIZE" width="16" begin="31" end="16" resetval="0x0" description="Size of the current payload" range="" rwaccess="R"/>
    <bitfield id="NB" width="16" begin="15" end="0" resetval="0x0" description="Number of the last frame processed." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_LB" acronym="CSI_RX_IF_VBUS2APB_STREAM3_MONITOR_LB" offset="0x418" width="32" description="Stream Monitor Line. Used to specify the byte and line numbers that will generate an interrupt. This register must only be modified when the corresponding line/byte enable is disabled.">
    <bitfield id="LINE_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Indicates the line number to generate an interrupt." range="" rwaccess="RW"/>
    <bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x0" description="Indicates the byte number of the line to generate an interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_TIMER" acronym="CSI_RX_IF_VBUS2APB_STREAM3_TIMER" offset="0x41C" width="32" description="Stream Timer. Used to specify the number of clock cycles until the interrupt is triggered after frame start or frame end. This register must only be modified when the corresponding timer enable is disabled.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="25" begin="24" end="0" resetval="0x0" description="Number of clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_FCC_CFG" acronym="CSI_RX_IF_VBUS2APB_STREAM3_FCC_CFG" offset="0x420" width="32" description="Stream Frame Capture Control configuration. Used to specify the frame count value when when the CSI2RX must generate interrupts FCC_START and FCC_STOP. This register must only be modified when the corresponding frame count enable is disabled.">
    <bitfield id="FRAME_COUNT_STOP" width="16" begin="31" end="16" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
    <bitfield id="FRAME_COUNT_START" width="16" begin="15" end="0" resetval="0x0" description="Indicates the frame number on which the interrupt should be" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_FCC_CTRL" acronym="CSI_RX_IF_VBUS2APB_STREAM3_FCC_CTRL" offset="0x424" width="32" description="Stream Frame Capture Counter control. Used to enable / disable the FCC and specify which virtual channel it should operate on.">
    <bitfield id="FRAME_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Current Frame number being processed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FCC_VC" width="4" begin="4" end="1" resetval="0x0" description="Indicates which VC should be used to generate FCC interrupts." range="" rwaccess="RW"/>
    <bitfield id="FCC_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Capture Counter enable." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_STREAM3_FIFO_FILL_LVL" acronym="CSI_RX_IF_VBUS2APB_STREAM3_FIFO_FILL_LVL" offset="0x428" width="32" description="Stream FIFO fill level monitor. This can operate in 2 modes: 1 - Monitor peak fill level until the stream is stopped. 2 - Monitor peak fill level when the first FIFO read is made during a frame.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="10" begin="9" end="0" resetval="0x0" description="Peak fill level of FIFO." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_INT_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_INT_STATUS" offset="0x900" width="32" description="ASF Interrupt Status Register. This register indicates the source of ASF interrupts. The corresponding bit in the mask register must be clear for a bit to be set. If any bit is set in this register the asf_int_fatal or asf_int_nonfatal signal will be asserted. Writing to either raw or masked status registers, clear both registers. For test purposes, trigger signal interrupt event by writing to the ASF interrupt status test register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths parity error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_INT_RAW_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_INT_RAW_STATUS" offset="0x904" width="32" description="ASF Interrupt Raw Status Register. A bit set in this raw register indicates a source of ASF fault in the corresponding feature. Writing to either raw or masked status registers, clear both registers. For test purposes, trigger signal interrupt event by writing to the ASF interrupt status test register.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="Integrity error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="Protocol error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="Transaction timeouts error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Configuration and status registers error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="Data and address paths parity error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="SRAM uncorrectable error interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="SRAM correctable error interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_INT_MASK" acronym="CSI_RX_IF_VBUS2APB_ASF_INT_MASK" offset="0x908" width="32" description="The ASF interrupt mask register indicating which interrupt bits in the ASF interrupt status register are masked. All bits are set at reset. Clear the individual bit to enable the corresponding interrupt.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="Mask bit for integrity error interrupt" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="Mask bit for protocol error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="Mask bit for transaction timeouts error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR_MASK" width="1" begin="3" end="3" resetval="0x1" description="Mask bit for configuration and status registers error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR_MASK" width="1" begin="2" end="2" resetval="0x1" description="Mask bit for data and address paths parity error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask bit for SRAM uncorrectable error interrupt." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask bit for SRAM correctable error interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_INT_TEST" acronym="CSI_RX_IF_VBUS2APB_ASF_INT_TEST" offset="0x90C" width="32" description="The ASF interrupt test register emulate hardware even. Write one to individual bit to trigger single event in (masked and raw) status registers according to mask and will generate interrupt accordingly.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR_TEST" width="1" begin="6" end="6" resetval="0x0" description="Test bit for integrity error interrupt" range="" rwaccess="W"/>
    <bitfield id="ASF_PROTOCOL_ERR_TEST" width="1" begin="5" end="5" resetval="0x0" description="Test bit for protocol error interrupt." range="" rwaccess="W"/>
    <bitfield id="ASF_TRANS_TO_ERR_TEST" width="1" begin="4" end="4" resetval="0x0" description="Test bit for transaction timeouts error interrupt." range="" rwaccess="W"/>
    <bitfield id="ASF_CSR_ERR_TEST" width="1" begin="3" end="3" resetval="0x0" description="Test bit for configuration and status registers error interrupt." range="" rwaccess="W"/>
    <bitfield id="ASF_DAP_ERR_TEST" width="1" begin="2" end="2" resetval="0x0" description="Test bit for data and address paths parity error interrupt." range="" rwaccess="W"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR_TEST" width="1" begin="1" end="1" resetval="0x0" description="Test bit for SRAM uncorrectable error interrupt." range="" rwaccess="W"/>
    <bitfield id="ASF_SRAM_CORR_ERR_TEST" width="1" begin="0" end="0" resetval="0x0" description="Test bit for SRAM correctable error interrupt." range="" rwaccess="W"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_FATAL_NONFATAL_SELECT" acronym="CSI_RX_IF_VBUS2APB_ASF_FATAL_NONFATAL_SELECT" offset="0x910" width="32" description="The fatal or non-fatal interrupt register selects whether a fatal (asf_int_fatal) or non-fatal (asf_int_nonfatal) interrupt is triggered. If the bit of the event will be set to one then fatal interrupt (asf_int_fatal) will be triggered. Otherwise the non-fatal interrupt (asf_int_nonfatal) will be triggered.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x1" description="Enable integrity error interrupt as fatal" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x1" description="Enable protocol error interrupt as fatal." range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x1" description="Enable transaction timeouts error interrupt as fatal." range="" rwaccess="RW"/>
    <bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x1" description="Enable configuration and status registers error interrupt as fatal." range="" rwaccess="RW"/>
    <bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x1" description="Enable data and address paths parity error interrupt as fatal." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x1" description="Enable SRAM uncorrectable error interrupt as fatal." range="" rwaccess="RW"/>
    <bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x1" description="Enable SRAM correctable error interrupt as fatal." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_SRAM_CORR_FAULT_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_SRAM_CORR_FAULT_STATUS" offset="0x920" width="32" description="Status register for SRAM correctable fault. These fields are updated whenever asf_sram_corr_fault input is active.">
    <bitfield id="ASF_SRAM_CORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_SRAM_UNCORR_FAULT_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_SRAM_UNCORR_FAULT_STATUS" offset="0x924" width="32" description="Status register for SRAM uncorrectable fault. These fields are updated whenever asf_sram_uncorr_fault input is active.">
    <bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="Last SRAM instance that generated fault." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="Last SRAM address that generated fault." range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_SRAM_FAULT_STATS" acronym="CSI_RX_IF_VBUS2APB_ASF_SRAM_FAULT_STATS" offset="0x928" width="32" description="Statistics register for SRAM faults. Note that this register clears when software writes to any field.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved, read as 0, ignored on write." range="" rwaccess="R"/>
    <bitfield id="ASF_SRAM_FAULT_CORR_STATS" width="16" begin="15" end="0" resetval="0x0" description="Count of number of correctable errors if implemented." range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_CTRL" acronym="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_CTRL" offset="0x930" width="32" description="Control register to configure the ASF transaction timeout monitors.">
    <bitfield id="ASF_TRANS_TO_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable transaction timeout monitoring." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Timer value to use for transaction timeout monitor." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_FAULT_MASK" acronym="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_FAULT_MASK" offset="0x934" width="32" description="Control register to mask out ASF transaction timeout faults from triggering interrupts. On reset, all bits are set to mask out all sources. Clear the corresponding bit to enable the interrupt source. The width of this field is parameterisable and the bit definitions are implementation specific.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask register for each ASF transaction timeout fault source." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_FAULT_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_TRANS_TO_FAULT_STATUS" offset="0x938" width="32" description="Status register for transaction timeouts fault. If a fault occurs the revelant status bit will be set to 1. Each bit can be cleared by software writing 1 to each bit.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASF_TRANS_TO_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Status bits for transaction timeouts faults." range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_PROTOCOL_FAULT_MASK" acronym="CSI_RX_IF_VBUS2APB_ASF_PROTOCOL_FAULT_MASK" offset="0x940" width="32" description="Control register to mask out ASF Protocol faults from triggering interrupts. On reset, all bits are set to mask out all sources. Clear the corresponding bit to enable the interrupt source. The width of this field is parameterisable and the bit definitions are implementation specific.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_13_MASK" width="1" begin="13" end="13" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_12_MASK" width="1" begin="12" end="12" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_11_MASK" width="1" begin="11" end="11" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_10_MASK" width="1" begin="10" end="10" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_9_MASK" width="1" begin="9" end="9" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_8_MASK" width="1" begin="8" end="8" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_7_MASK" width="1" begin="7" end="7" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_6_MASK" width="1" begin="6" end="6" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_5_MASK" width="1" begin="5" end="5" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_4_MASK" width="1" begin="4" end="4" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_3_MASK" width="1" begin="3" end="3" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_2_MASK" width="1" begin="2" end="2" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_1_MASK" width="1" begin="1" end="1" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mask register for each ASF protocol fault source." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ASF_PROTOCOL_FAULT_STATUS" acronym="CSI_RX_IF_VBUS2APB_ASF_PROTOCOL_FAULT_STATUS" offset="0x944" width="32" description="Status register for protocol faults. If a fault occurs the revelant status bit will be set to 1. Each bit can be cleared by software writing 1 to each bit">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ASF_PROTOCOL_FAULT_13_STATUS" width="1" begin="13" end="13" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_12_STATUS" width="1" begin="12" end="12" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_11_STATUS" width="1" begin="11" end="11" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_10_STATUS" width="1" begin="10" end="10" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_9_STATUS" width="1" begin="9" end="9" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_8_STATUS" width="1" begin="8" end="8" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_7_STATUS" width="1" begin="7" end="7" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_6_STATUS" width="1" begin="6" end="6" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_5_STATUS" width="1" begin="5" end="5" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_4_STATUS" width="1" begin="4" end="4" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_3_STATUS" width="1" begin="3" end="3" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_2_STATUS" width="1" begin="2" end="2" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_1_STATUS" width="1" begin="1" end="1" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
    <bitfield id="ASF_PROTOCOL_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Status bits for protocol faults." range="" rwaccess="RW1C"/>
  </register>
  <register id="CSI_RX_IF_VBUS2APB_ID_PROD_VER" acronym="CSI_RX_IF_VBUS2APB_ID_PROD_VER" offset="0xFFC" width="32" description="This register is hard-coded in order to allow software to identify the product and its release version. The product ID will be fixed for all versions, while the version will be updated as new releases for the CSI2RX product are made.">
    <bitfield id="PRODUCT_ID" width="16" begin="31" end="16" resetval="0x5022" description="Product Identification Number [IP5022/IP5022A]." range="" rwaccess="R"/>
    <bitfield id="VERSION_ID" width="16" begin="15" end="0" resetval="0x200" description="Product Version Number [R200]." range="" rwaccess="R"/>
  </register>
</module>
