/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [25:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [25:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[177] | celloutsig_1_0z);
  assign celloutsig_1_15z = ~(celloutsig_1_7z[2] | celloutsig_1_6z);
  assign celloutsig_0_46z = ~((celloutsig_0_38z | celloutsig_0_2z[5]) & celloutsig_0_32z);
  assign celloutsig_0_20z = ~((celloutsig_0_13z[0] | celloutsig_0_1z[0]) & celloutsig_0_9z[2]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[157]) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_32z = ~(celloutsig_0_27z ^ celloutsig_0_13z[2]);
  assign celloutsig_1_0z = ~(in_data[134] ^ in_data[123]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z ^ celloutsig_1_1z);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_6z[7:0], celloutsig_0_4z, celloutsig_0_5z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 26'h0000000;
    else _01_ <= { celloutsig_0_8z[14:4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_5z[5:4], celloutsig_1_5z[4] } / { 1'h1, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z[1], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_16z = celloutsig_0_6z[10:1] / { 1'h1, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_8z = { _00_[6:0], celloutsig_0_6z } / { 1'h1, in_data[47:42], celloutsig_0_6z[12:1], in_data[0] };
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_1z, celloutsig_0_9z } == { _00_[2:0], celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_2z[5:2], celloutsig_0_10z } == { celloutsig_0_6z[5:2], celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[183:179] >= in_data[168:164];
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_13z } > in_data[13:9];
  assign celloutsig_0_4z = { in_data[38:32], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } > { in_data[15:14], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_37z = celloutsig_0_16z[5:3] > in_data[17:15];
  assign celloutsig_0_38z = { celloutsig_0_29z[6:2], celloutsig_0_26z, celloutsig_0_17z } > { celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_19z };
  assign celloutsig_0_11z = celloutsig_0_8z[14:5] > celloutsig_0_8z[14:5];
  assign celloutsig_0_17z = { in_data[10:4], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z } > { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_25z = celloutsig_0_22z[9:0] > { _00_[9:1], celloutsig_0_4z };
  assign celloutsig_1_6z = ! in_data[146:132];
  assign celloutsig_1_17z = ! in_data[134:123];
  assign celloutsig_0_27z = ! { celloutsig_0_16z[9:3], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_52z = { celloutsig_0_22z[18:17], celloutsig_0_48z } < celloutsig_0_40z[4:2];
  assign celloutsig_1_10z = { in_data[116:109], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } < { in_data[136:128], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_13z[2:0] < { celloutsig_0_8z[18], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_48z = celloutsig_0_32z & ~(celloutsig_0_46z);
  assign celloutsig_0_29z = celloutsig_0_22z[9:0] * { celloutsig_0_8z[14:6], celloutsig_0_25z };
  assign celloutsig_0_35z = { celloutsig_0_22z[19:6], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_31z } * _01_;
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z } * { in_data[66:64], celloutsig_0_1z };
  assign celloutsig_0_26z = { in_data[83:79], celloutsig_0_5z } * celloutsig_0_22z[5:0];
  assign celloutsig_0_33z = ~ { celloutsig_0_29z[8:4], celloutsig_0_3z };
  assign celloutsig_0_40z = { celloutsig_0_35z[21:17], celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_8z[19:3], celloutsig_0_15z, celloutsig_0_2z } | { celloutsig_0_6z[7:0], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_11z, _00_, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_0z = & in_data[51:39];
  assign celloutsig_0_3z = & in_data[20:18];
  assign celloutsig_1_4z = ~^ { in_data[135:124], celloutsig_1_3z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_11z[2:1], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_4z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_8z[15:3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_9z = ^ { in_data[126:120], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_4z } >> celloutsig_0_6z[8:4];
  assign celloutsig_0_51z = { celloutsig_0_35z[13:12], celloutsig_0_23z } - celloutsig_0_9z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[3:0], celloutsig_0_1z, celloutsig_0_2z } ~^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_13z = 4'h0;
    else if (!clkin_data[64]) celloutsig_0_13z = celloutsig_0_6z[10:7];
  assign celloutsig_0_30z = ~((celloutsig_0_5z & celloutsig_0_5z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[1] & celloutsig_0_1z[2]) | (celloutsig_0_1z[2] & celloutsig_0_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_2z[3] & _01_[19]) | (celloutsig_0_3z & celloutsig_0_11z));
  assign celloutsig_0_19z = ~((celloutsig_0_16z[9] & celloutsig_0_0z) | (celloutsig_0_4z & celloutsig_0_1z[0]));
  assign celloutsig_0_21z = ~((celloutsig_0_0z & in_data[76]) | (celloutsig_0_17z & celloutsig_0_2z[5]));
  assign celloutsig_0_24z = ~((_00_[7] & celloutsig_0_19z) | (celloutsig_0_2z[2] & celloutsig_0_6z[2]));
  assign { celloutsig_1_5z[2], celloutsig_1_5z[6], celloutsig_1_5z[4], celloutsig_1_5z[5], celloutsig_1_5z[18:7] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[164:153] };
  assign { celloutsig_1_5z[3], celloutsig_1_5z[1:0] } = { celloutsig_1_5z[4], celloutsig_1_5z[6], celloutsig_1_5z[6] };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
