
TETRIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dd0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ad8  08003f7c  08003f7c  00013f7c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005a54  08005a54  00015a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005a5c  08005a5c  00015a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005a60  08005a60  00015a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000278  20000000  08005a64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020278  2**0
                  CONTENTS
  8 .bss          000004a4  20000278  20000278  00020278  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000071c  2000071c  00020278  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001dac4  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003eb3  00000000  00000000  0003dd6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000e7e1  00000000  00000000  00041c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001208  00000000  00000000  00050400  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018f8  00000000  00000000  00051608  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009e38  00000000  00000000  00052f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000632c  00000000  00000000  0005cd38  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00063064  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000037ec  00000000  00000000  000630e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000278 	.word	0x20000278
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08003f64 	.word	0x08003f64

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000027c 	.word	0x2000027c
 80001e8:	08003f64 	.word	0x08003f64

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fe:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <HAL_InitTick+0x3c>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_InitTick+0x40>)
{
 8000502:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	7818      	ldrb	r0, [r3, #0]
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f0 	udiv	r3, r3, r0
 800050e:	6810      	ldr	r0, [r2, #0]
 8000510:	fbb0 f0f3 	udiv	r0, r0, r3
 8000514:	f000 f8aa 	bl	800066c <HAL_SYSTICK_Config>
 8000518:	4604      	mov	r4, r0
 800051a:	b958      	cbnz	r0, 8000534 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051c:	2d0f      	cmp	r5, #15
 800051e:	d809      	bhi.n	8000534 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	4602      	mov	r2, r0
 8000522:	4629      	mov	r1, r5
 8000524:	f04f 30ff 	mov.w	r0, #4294967295
 8000528:	f000 f85e 	bl	80005e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <HAL_InitTick+0x44>)
 800052e:	4620      	mov	r0, r4
 8000530:	601d      	str	r5, [r3, #0]
 8000532:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000534:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
 8000538:	20000210 	.word	0x20000210
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_Init>:
{
 8000544:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_Init+0x30>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000560:	2003      	movs	r0, #3
 8000562:	f000 f82f 	bl	80005c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ffc8 	bl	80004fc <HAL_InitTick>
  HAL_MspInit();
 800056c:	f003 f956 	bl	800381c <HAL_MspInit>
}
 8000570:	2000      	movs	r0, #0
 8000572:	bd08      	pop	{r3, pc}
 8000574:	40023c00 	.word	0x40023c00

08000578 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x10>)
 800057a:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_IncTick+0x14>)
 800057c:	6811      	ldr	r1, [r2, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	440b      	add	r3, r1
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	2000045c 	.word	0x2000045c
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <HAL_GetTick+0x8>)
 8000592:	6818      	ldr	r0, [r3, #0]
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	2000045c 	.word	0x2000045c

0800059c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800059c:	b538      	push	{r3, r4, r5, lr}
 800059e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005a0:	f7ff fff6 	bl	8000590 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005a6:	bf1c      	itt	ne
 80005a8:	4b05      	ldrne	r3, [pc, #20]	; (80005c0 <HAL_Delay+0x24>)
 80005aa:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005ac:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005ae:	bf18      	it	ne
 80005b0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005b2:	f7ff ffed 	bl	8000590 <HAL_GetTick>
 80005b6:	1b40      	subs	r0, r0, r5
 80005b8:	4284      	cmp	r4, r0
 80005ba:	d8fa      	bhi.n	80005b2 <HAL_Delay+0x16>
  {
  }
}
 80005bc:	bd38      	pop	{r3, r4, r5, pc}
 80005be:	bf00      	nop
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c4:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005cc:	041b      	lsls	r3, r3, #16
 80005ce:	0c1b      	lsrs	r3, r3, #16
 80005d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d4:	0200      	lsls	r0, r0, #8
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005e0:	60d3      	str	r3, [r2, #12]
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	68dc      	ldr	r4, [r3, #12]
 80005ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	bf28      	it	cs
 80005fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	f04f 0501 	mov.w	r5, #1
 8000604:	fa05 f303 	lsl.w	r3, r5, r3
 8000608:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060c:	bf8c      	ite	hi
 800060e:	3c03      	subhi	r4, #3
 8000610:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000612:	4019      	ands	r1, r3
 8000614:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000616:	fa05 f404 	lsl.w	r4, r5, r4
 800061a:	3c01      	subs	r4, #1
 800061c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800061e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	ea42 0201 	orr.w	r2, r2, r1
 8000624:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	bfad      	iteet	ge
 800062a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	f000 000f 	andlt.w	r0, r0, #15
 8000632:	4b06      	ldrlt	r3, [pc, #24]	; (800064c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	bfb5      	itete	lt
 800063a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00
 800064c:	e000ed14 	.word	0xe000ed14

08000650 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000650:	2800      	cmp	r0, #0
 8000652:	db08      	blt.n	8000666 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000654:	0942      	lsrs	r2, r0, #5
 8000656:	2301      	movs	r3, #1
 8000658:	f000 001f 	and.w	r0, r0, #31
 800065c:	fa03 f000 	lsl.w	r0, r3, r0
 8000660:	4b01      	ldr	r3, [pc, #4]	; (8000668 <HAL_NVIC_EnableIRQ+0x18>)
 8000662:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000666:	4770      	bx	lr
 8000668:	e000e100 	.word	0xe000e100

0800066c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800066c:	3801      	subs	r0, #1
 800066e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000672:	d20a      	bcs.n	800068a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000676:	4a07      	ldr	r2, [pc, #28]	; (8000694 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000678:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067a:	21f0      	movs	r1, #240	; 0xf0
 800067c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000680:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000682:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000684:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800068a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	e000e010 	.word	0xe000e010
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000698:	6803      	ldr	r3, [r0, #0]
 800069a:	b2da      	uxtb	r2, r3
 800069c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80006a0:	f023 0303 	bic.w	r3, r3, #3
 80006a4:	2118      	movs	r1, #24
 80006a6:	3a10      	subs	r2, #16
 80006a8:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006ac:	4904      	ldr	r1, [pc, #16]	; (80006c0 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80006ae:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80006b0:	bf88      	it	hi
 80006b2:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006b4:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80006b6:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006b8:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80006ba:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	08003f7c 	.word	0x08003f7c

080006c4 <HAL_DMA_Init>:
{
 80006c4:	b570      	push	{r4, r5, r6, lr}
 80006c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006c8:	f7ff ff62 	bl	8000590 <HAL_GetTick>
 80006cc:	4605      	mov	r5, r0
  if(hdma == NULL)
 80006ce:	2c00      	cmp	r4, #0
 80006d0:	d071      	beq.n	80007b6 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80006d2:	2300      	movs	r3, #0
 80006d4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80006d8:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80006da:	2302      	movs	r3, #2
 80006dc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80006e0:	6813      	ldr	r3, [r2, #0]
 80006e2:	f023 0301 	bic.w	r3, r3, #1
 80006e6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80006e8:	6821      	ldr	r1, [r4, #0]
 80006ea:	680b      	ldr	r3, [r1, #0]
 80006ec:	07d8      	lsls	r0, r3, #31
 80006ee:	d43c      	bmi.n	800076a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80006f0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006f2:	4d32      	ldr	r5, [pc, #200]	; (80007bc <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006f4:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80006f6:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006f8:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006fa:	68a3      	ldr	r3, [r4, #8]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	68e2      	ldr	r2, [r4, #12]
 8000700:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000702:	6922      	ldr	r2, [r4, #16]
 8000704:	4313      	orrs	r3, r2
 8000706:	6962      	ldr	r2, [r4, #20]
 8000708:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800070a:	69e2      	ldr	r2, [r4, #28]
 800070c:	4303      	orrs	r3, r0
 800070e:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8000710:	6a22      	ldr	r2, [r4, #32]
 8000712:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000714:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000716:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000718:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800071c:	bf01      	itttt	eq
 800071e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000720:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8000722:	4335      	orreq	r5, r6
 8000724:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8000726:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8000728:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800072a:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800072c:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000730:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000734:	d10b      	bne.n	800074e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8000736:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000738:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800073a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800073c:	b13d      	cbz	r5, 800074e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800073e:	b9f8      	cbnz	r0, 8000780 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8000740:	2a01      	cmp	r2, #1
 8000742:	d02d      	beq.n	80007a0 <HAL_DMA_Init+0xdc>
 8000744:	d301      	bcc.n	800074a <HAL_DMA_Init+0x86>
 8000746:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000748:	d101      	bne.n	800074e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800074a:	01ea      	lsls	r2, r5, #7
 800074c:	d42b      	bmi.n	80007a6 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800074e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000750:	4620      	mov	r0, r4
 8000752:	f7ff ffa1 	bl	8000698 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000756:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000758:	233f      	movs	r3, #63	; 0x3f
 800075a:	4093      	lsls	r3, r2
 800075c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800075e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000760:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000762:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000764:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000768:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800076a:	f7ff ff11 	bl	8000590 <HAL_GetTick>
 800076e:	1b40      	subs	r0, r0, r5
 8000770:	2805      	cmp	r0, #5
 8000772:	d9b9      	bls.n	80006e8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000774:	2320      	movs	r3, #32
 8000776:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000778:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 800077a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800077e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000780:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000784:	d113      	bne.n	80007ae <HAL_DMA_Init+0xea>
    switch (tmp)
 8000786:	2a03      	cmp	r2, #3
 8000788:	d8e1      	bhi.n	800074e <HAL_DMA_Init+0x8a>
 800078a:	a001      	add	r0, pc, #4	; (adr r0, 8000790 <HAL_DMA_Init+0xcc>)
 800078c:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000790:	080007a7 	.word	0x080007a7
 8000794:	0800074b 	.word	0x0800074b
 8000798:	080007a7 	.word	0x080007a7
 800079c:	080007a1 	.word	0x080007a1
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80007a0:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80007a4:	d1d3      	bne.n	800074e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80007a6:	2340      	movs	r3, #64	; 0x40
 80007a8:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80007aa:	2001      	movs	r0, #1
 80007ac:	e7e5      	b.n	800077a <HAL_DMA_Init+0xb6>
    switch (tmp)
 80007ae:	2a02      	cmp	r2, #2
 80007b0:	d9f9      	bls.n	80007a6 <HAL_DMA_Init+0xe2>
 80007b2:	2a03      	cmp	r2, #3
 80007b4:	e7c8      	b.n	8000748 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80007b6:	2001      	movs	r0, #1
 80007b8:	bd70      	pop	{r4, r5, r6, pc}
 80007ba:	bf00      	nop
 80007bc:	f010803f 	.word	0xf010803f

080007c0 <HAL_DMA_DeInit>:
{
 80007c0:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 80007c2:	4605      	mov	r5, r0
 80007c4:	b320      	cbz	r0, 8000810 <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80007c6:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80007ca:	b2e4      	uxtb	r4, r4
 80007cc:	2c02      	cmp	r4, #2
 80007ce:	d01d      	beq.n	800080c <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 80007d0:	6803      	ldr	r3, [r0, #0]
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 80007d8:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 80007da:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 80007dc:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 80007de:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 80007e0:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 80007e2:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 80007e4:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 80007e6:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 80007e8:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80007ea:	f7ff ff55 	bl	8000698 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007ee:	6dea      	ldr	r2, [r5, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 80007f0:	63ec      	str	r4, [r5, #60]	; 0x3c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80007f2:	233f      	movs	r3, #63	; 0x3f
 80007f4:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 80007f6:	642c      	str	r4, [r5, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80007f8:	646c      	str	r4, [r5, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80007fa:	64ac      	str	r4, [r5, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80007fc:	64ec      	str	r4, [r5, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80007fe:	652c      	str	r4, [r5, #80]	; 0x50
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000800:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000802:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8000804:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8000808:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 800080c:	4620      	mov	r0, r4
}
 800080e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000810:	2001      	movs	r0, #1
 8000812:	bd38      	pop	{r3, r4, r5, pc}

08000814 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000814:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000818:	2b02      	cmp	r3, #2
 800081a:	d003      	beq.n	8000824 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800081c:	2380      	movs	r3, #128	; 0x80
 800081e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000820:	2001      	movs	r0, #1
 8000822:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8000824:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000826:	2305      	movs	r3, #5
 8000828:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800082c:	6813      	ldr	r3, [r2, #0]
 800082e:	f023 0301 	bic.w	r3, r3, #1
 8000832:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000834:	2000      	movs	r0, #0
}
 8000836:	4770      	bx	lr

08000838 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8000838:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 800083a:	6804      	ldr	r4, [r0, #0]
 800083c:	9d04      	ldr	r5, [sp, #16]
 800083e:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8000840:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8000844:	f006 4640 	and.w	r6, r6, #3221225472	; 0xc0000000
 8000848:	4333      	orrs	r3, r6
 800084a:	6463      	str	r3, [r4, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800084c:	6843      	ldr	r3, [r0, #4]
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800084e:	63e2      	str	r2, [r4, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8000850:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000854:	d130      	bne.n	80008b8 <DMA2D_SetConfig+0x80>
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8000856:	6886      	ldr	r6, [r0, #8]
 8000858:	b11e      	cbz	r6, 8000862 <DMA2D_SetConfig+0x2a>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800085a:	2e01      	cmp	r6, #1
 800085c:	d103      	bne.n	8000866 <DMA2D_SetConfig+0x2e>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800085e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
      tmp3 = (tmp3 >> 12U);
      tmp4 = (tmp4 >> 4U );
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8000862:	63a1      	str	r1, [r4, #56]	; 0x38
 8000864:	bd70      	pop	{r4, r5, r6, pc}
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8000866:	2e02      	cmp	r6, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8000868:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800086c:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8000870:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8000872:	d107      	bne.n	8000884 <DMA2D_SetConfig+0x4c>
      tmp2 = (tmp2 >> 19U);
 8000874:	0cd9      	lsrs	r1, r3, #19
      tmp3 = (tmp3 >> 10U);
 8000876:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8000878:	02c9      	lsls	r1, r1, #11
 800087a:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 800087e:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 8000882:	e7ee      	b.n	8000862 <DMA2D_SetConfig+0x2a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8000884:	2e03      	cmp	r6, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8000886:	f001 427f 	and.w	r2, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800088a:	d10a      	bne.n	80008a2 <DMA2D_SetConfig+0x6a>
      tmp2 = (tmp2 >> 19U);
 800088c:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 800088e:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8000890:	029b      	lsls	r3, r3, #10
 8000892:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8000896:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
      tmp1 = (tmp1 >> 31U);
 800089a:	0fd1      	lsrs	r1, r2, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800089c:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 80008a0:	e7df      	b.n	8000862 <DMA2D_SetConfig+0x2a>
      tmp2 = (tmp2 >> 20U);
 80008a2:	0d19      	lsrs	r1, r3, #20
      tmp3 = (tmp3 >> 12U);
 80008a4:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80008a6:	0209      	lsls	r1, r1, #8
 80008a8:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 80008ac:	ea41 1110 	orr.w	r1, r1, r0, lsr #4
      tmp1 = (tmp1 >> 28U);
 80008b0:	0f13      	lsrs	r3, r2, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80008b2:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
 80008b6:	e7d4      	b.n	8000862 <DMA2D_SetConfig+0x2a>
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80008b8:	60e1      	str	r1, [r4, #12]
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <HAL_DMA2D_Init>:
{
 80008bc:	b510      	push	{r4, lr}
  if(hdma2d == NULL)
 80008be:	4604      	mov	r4, r0
 80008c0:	b330      	cbz	r0, 8000910 <HAL_DMA2D_Init+0x54>
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80008c2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80008c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80008ca:	b91b      	cbnz	r3, 80008d4 <HAL_DMA2D_Init+0x18>
    hdma2d->Lock = HAL_UNLOCKED;
 80008cc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 80008d0:	f002 ffc0 	bl	8003854 <HAL_DMA2D_MspInit>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80008d4:	6822      	ldr	r2, [r4, #0]
 80008d6:	6861      	ldr	r1, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80008d8:	2302      	movs	r3, #2
 80008da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80008de:	6813      	ldr	r3, [r2, #0]
 80008e0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80008e4:	430b      	orrs	r3, r1
 80008e6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80008e8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80008ea:	68a1      	ldr	r1, [r4, #8]
 80008ec:	f023 0307 	bic.w	r3, r3, #7
 80008f0:	430b      	orrs	r3, r1
 80008f2:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80008f4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80008f6:	68e1      	ldr	r1, [r4, #12]
 80008f8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80008fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000900:	430b      	orrs	r3, r1
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8000904:	2000      	movs	r0, #0
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8000906:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8000908:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800090a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800090e:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8000910:	2001      	movs	r0, #1
}
 8000912:	bd10      	pop	{r4, pc}

08000914 <HAL_DMA2D_Start>:
{
 8000914:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 8000916:	f890 4038 	ldrb.w	r4, [r0, #56]	; 0x38
 800091a:	2c01      	cmp	r4, #1
{
 800091c:	4605      	mov	r5, r0
 800091e:	f04f 0402 	mov.w	r4, #2
  __HAL_LOCK(hdma2d);
 8000922:	d00f      	beq.n	8000944 <HAL_DMA2D_Start+0x30>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000924:	f880 4039 	strb.w	r4, [r0, #57]	; 0x39
  __HAL_LOCK(hdma2d);
 8000928:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800092a:	9c06      	ldr	r4, [sp, #24]
  __HAL_LOCK(hdma2d);
 800092c:	f880 6038 	strb.w	r6, [r0, #56]	; 0x38
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8000930:	9400      	str	r4, [sp, #0]
 8000932:	f7ff ff81 	bl	8000838 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8000936:	682a      	ldr	r2, [r5, #0]
 8000938:	6813      	ldr	r3, [r2, #0]
 800093a:	4333      	orrs	r3, r6
 800093c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800093e:	2000      	movs	r0, #0
}
 8000940:	b002      	add	sp, #8
 8000942:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdma2d);
 8000944:	4620      	mov	r0, r4
 8000946:	e7fb      	b.n	8000940 <HAL_DMA2D_Start+0x2c>

08000948 <HAL_DMA2D_PollForTransfer>:
{
 8000948:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 800094a:	2300      	movs	r3, #0
 800094c:	9301      	str	r3, [sp, #4]
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800094e:	6803      	ldr	r3, [r0, #0]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	07db      	lsls	r3, r3, #31
{
 8000954:	4604      	mov	r4, r0
 8000956:	460d      	mov	r5, r1
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8000958:	d417      	bmi.n	800098a <HAL_DMA2D_PollForTransfer+0x42>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800095a:	6822      	ldr	r2, [r4, #0]
 800095c:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800095e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000960:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 8000962:	069e      	lsls	r6, r3, #26
 8000964:	d506      	bpl.n	8000974 <HAL_DMA2D_PollForTransfer+0x2c>
    tickstart = HAL_GetTick();
 8000966:	f7ff fe13 	bl	8000590 <HAL_GetTick>
 800096a:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800096c:	6823      	ldr	r3, [r4, #0]
 800096e:	685a      	ldr	r2, [r3, #4]
 8000970:	06d2      	lsls	r2, r2, #27
 8000972:	d543      	bpl.n	80009fc <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8000974:	6823      	ldr	r3, [r4, #0]
 8000976:	2212      	movs	r2, #18
 8000978:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 800097a:	2000      	movs	r0, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800097c:	2301      	movs	r3, #1
 800097e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 8000982:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8000986:	b002      	add	sp, #8
 8000988:	bd70      	pop	{r4, r5, r6, pc}
   tickstart = HAL_GetTick();
 800098a:	f7ff fe01 	bl	8000590 <HAL_GetTick>
 800098e:	4606      	mov	r6, r0
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8000990:	6823      	ldr	r3, [r4, #0]
 8000992:	685a      	ldr	r2, [r3, #4]
 8000994:	0792      	lsls	r2, r2, #30
 8000996:	d4e0      	bmi.n	800095a <HAL_DMA2D_PollForTransfer+0x12>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8000998:	685a      	ldr	r2, [r3, #4]
 800099a:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800099c:	9a01      	ldr	r2, [sp, #4]
 800099e:	f012 0f21 	tst.w	r2, #33	; 0x21
 80009a2:	d017      	beq.n	80009d4 <HAL_DMA2D_PollForTransfer+0x8c>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80009a4:	9a01      	ldr	r2, [sp, #4]
 80009a6:	0695      	lsls	r5, r2, #26
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80009a8:	bf42      	ittt	mi
 80009aa:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 80009ac:	f042 0202 	orrmi.w	r2, r2, #2
 80009b0:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80009b2:	9a01      	ldr	r2, [sp, #4]
 80009b4:	07d0      	lsls	r0, r2, #31
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80009b6:	bf42      	ittt	mi
 80009b8:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 80009ba:	f042 0201 	orrmi.w	r2, r2, #1
 80009be:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80009c0:	2221      	movs	r2, #33	; 0x21
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80009c2:	609a      	str	r2, [r3, #8]
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80009c4:	2304      	movs	r3, #4
 80009c6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 80009ca:	2300      	movs	r3, #0
 80009cc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 80009d0:	2001      	movs	r0, #1
 80009d2:	e7d8      	b.n	8000986 <HAL_DMA2D_PollForTransfer+0x3e>
      if(Timeout != HAL_MAX_DELAY)
 80009d4:	1c69      	adds	r1, r5, #1
 80009d6:	d0dc      	beq.n	8000992 <HAL_DMA2D_PollForTransfer+0x4a>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80009d8:	f7ff fdda 	bl	8000590 <HAL_GetTick>
 80009dc:	1b80      	subs	r0, r0, r6
 80009de:	4285      	cmp	r5, r0
 80009e0:	d301      	bcc.n	80009e6 <HAL_DMA2D_PollForTransfer+0x9e>
 80009e2:	2d00      	cmp	r5, #0
 80009e4:	d1d4      	bne.n	8000990 <HAL_DMA2D_PollForTransfer+0x48>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80009e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80009e8:	f043 0320 	orr.w	r3, r3, #32
 80009ec:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80009ee:	2003      	movs	r0, #3
          __HAL_UNLOCK(hdma2d);
 80009f0:	2300      	movs	r3, #0
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80009f2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 80009f6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 80009fa:	e7c4      	b.n	8000986 <HAL_DMA2D_PollForTransfer+0x3e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80009fc:	685a      	ldr	r2, [r3, #4]
 80009fe:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8000a00:	9a01      	ldr	r2, [sp, #4]
 8000a02:	f012 0f29 	tst.w	r2, #41	; 0x29
 8000a06:	d016      	beq.n	8000a36 <HAL_DMA2D_PollForTransfer+0xee>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8000a08:	9a01      	ldr	r2, [sp, #4]
 8000a0a:	0716      	lsls	r6, r2, #28
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8000a0c:	bf42      	ittt	mi
 8000a0e:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a10:	f042 0204 	orrmi.w	r2, r2, #4
 8000a14:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8000a16:	9a01      	ldr	r2, [sp, #4]
 8000a18:	0695      	lsls	r5, r2, #26
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8000a1a:	bf42      	ittt	mi
 8000a1c:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a1e:	f042 0202 	orrmi.w	r2, r2, #2
 8000a22:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8000a24:	9a01      	ldr	r2, [sp, #4]
 8000a26:	07d0      	lsls	r0, r2, #31
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8000a28:	bf42      	ittt	mi
 8000a2a:	6be2      	ldrmi	r2, [r4, #60]	; 0x3c
 8000a2c:	f042 0201 	orrmi.w	r2, r2, #1
 8000a30:	63e2      	strmi	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8000a32:	2229      	movs	r2, #41	; 0x29
 8000a34:	e7c5      	b.n	80009c2 <HAL_DMA2D_PollForTransfer+0x7a>
      if(Timeout != HAL_MAX_DELAY)
 8000a36:	1c69      	adds	r1, r5, #1
 8000a38:	d099      	beq.n	800096e <HAL_DMA2D_PollForTransfer+0x26>
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8000a3a:	f7ff fda9 	bl	8000590 <HAL_GetTick>
 8000a3e:	1b80      	subs	r0, r0, r6
 8000a40:	4285      	cmp	r5, r0
 8000a42:	d3d0      	bcc.n	80009e6 <HAL_DMA2D_PollForTransfer+0x9e>
 8000a44:	2d00      	cmp	r5, #0
 8000a46:	d191      	bne.n	800096c <HAL_DMA2D_PollForTransfer+0x24>
 8000a48:	e7cd      	b.n	80009e6 <HAL_DMA2D_PollForTransfer+0x9e>
	...

08000a4c <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 8000a4c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000a50:	2b01      	cmp	r3, #1
{
 8000a52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a54:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdma2d);
 8000a58:	d036      	beq.n	8000ac8 <HAL_DMA2D_ConfigLayer+0x7c>
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000a5a:	010e      	lsls	r6, r1, #4
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000a5c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000a60:	1983      	adds	r3, r0, r6
  __HAL_LOCK(hdma2d);
 8000a62:	2201      	movs	r2, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000a64:	69dd      	ldr	r5, [r3, #28]
  __HAL_LOCK(hdma2d);
 8000a66:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000a6a:	6a1a      	ldr	r2, [r3, #32]
 8000a6c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000a6e:	4f1b      	ldr	r7, [pc, #108]	; (8000adc <HAL_DMA2D_ConfigLayer+0x90>)
 8000a70:	6803      	ldr	r3, [r0, #0]
 8000a72:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000a76:	3d09      	subs	r5, #9
 8000a78:	2d01      	cmp	r5, #1
 8000a7a:	d80f      	bhi.n	8000a9c <HAL_DMA2D_ConfigLayer+0x50>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8000a7c:	f004 4e7f 	and.w	lr, r4, #4278190080	; 0xff000000
 8000a80:	ea4e 0202 	orr.w	r2, lr, r2
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8000a84:	b969      	cbnz	r1, 8000aa2 <HAL_DMA2D_ConfigLayer+0x56>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8000a86:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000a88:	4039      	ands	r1, r7
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	625a      	str	r2, [r3, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8000a8e:	6982      	ldr	r2, [r0, #24]
 8000a90:	619a      	str	r2, [r3, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8000a92:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000a94:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8000a98:	629a      	str	r2, [r3, #40]	; 0x28
 8000a9a:	e00f      	b.n	8000abc <HAL_DMA2D_ConfigLayer+0x70>
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8000a9c:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8000aa0:	b1a1      	cbz	r1, 8000acc <HAL_DMA2D_ConfigLayer+0x80>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000aa2:	69d9      	ldr	r1, [r3, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8000aa4:	4406      	add	r6, r0
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000aa6:	4039      	ands	r1, r7
 8000aa8:	430a      	orrs	r2, r1
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000aaa:	2d01      	cmp	r5, #1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000aac:	61da      	str	r2, [r3, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8000aae:	bf98      	it	ls
 8000ab0:	f024 447f 	bicls.w	r4, r4, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8000ab4:	69b2      	ldr	r2, [r6, #24]
 8000ab6:	611a      	str	r2, [r3, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8000ab8:	bf98      	it	ls
 8000aba:	621c      	strls	r4, [r3, #32]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8000abc:	2301      	movs	r3, #1
 8000abe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(hdma2d);
 8000ac8:	4618      	mov	r0, r3
 8000aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8000acc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000ace:	4039      	ands	r1, r7
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	625a      	str	r2, [r3, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8000ad4:	6982      	ldr	r2, [r0, #24]
 8000ad6:	619a      	str	r2, [r3, #24]
 8000ad8:	e7f0      	b.n	8000abc <HAL_DMA2D_ConfigLayer+0x70>
 8000ada:	bf00      	nop
 8000adc:	00fcfff0 	.word	0x00fcfff0

08000ae0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ae4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ae6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae8:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000cb0 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aec:	4a6e      	ldr	r2, [pc, #440]	; (8000ca8 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000aee:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000cb4 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000af2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000af4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000af6:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000afa:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000afc:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b00:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000b04:	45b6      	cmp	lr, r6
 8000b06:	f040 80b6 	bne.w	8000c76 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b0a:	684c      	ldr	r4, [r1, #4]
 8000b0c:	f024 0710 	bic.w	r7, r4, #16
 8000b10:	2f02      	cmp	r7, #2
 8000b12:	d116      	bne.n	8000b42 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000b14:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000b18:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b1c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000b20:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b24:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000b28:	f04f 0c0f 	mov.w	ip, #15
 8000b2c:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000b30:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b34:	690d      	ldr	r5, [r1, #16]
 8000b36:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b3a:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000b3e:	f8ca 5020 	str.w	r5, [sl, #32]
 8000b42:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b46:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000b48:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b4c:	fa05 f50a 	lsl.w	r5, r5, sl
 8000b50:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b52:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b56:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b5a:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b5e:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b60:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b64:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000b66:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b6a:	d811      	bhi.n	8000b90 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000b6c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b6e:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b72:	68cf      	ldr	r7, [r1, #12]
 8000b74:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000b78:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000b7c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b7e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b80:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b84:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000b88:	409f      	lsls	r7, r3
 8000b8a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b8e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b90:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b92:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b94:	688f      	ldr	r7, [r1, #8]
 8000b96:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b9a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b9c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b9e:	00e5      	lsls	r5, r4, #3
 8000ba0:	d569      	bpl.n	8000c76 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba2:	f04f 0b00 	mov.w	fp, #0
 8000ba6:	f8cd b00c 	str.w	fp, [sp, #12]
 8000baa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bae:	4d3f      	ldr	r5, [pc, #252]	; (8000cac <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb0:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000bb4:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000bb8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000bbc:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000bc0:	9703      	str	r7, [sp, #12]
 8000bc2:	9f03      	ldr	r7, [sp, #12]
 8000bc4:	f023 0703 	bic.w	r7, r3, #3
 8000bc8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000bcc:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bd0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000bd4:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bd8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000bdc:	f04f 0e0f 	mov.w	lr, #15
 8000be0:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000be4:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000be6:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bea:	d04b      	beq.n	8000c84 <HAL_GPIO_Init+0x1a4>
 8000bec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bf0:	42a8      	cmp	r0, r5
 8000bf2:	d049      	beq.n	8000c88 <HAL_GPIO_Init+0x1a8>
 8000bf4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bf8:	42a8      	cmp	r0, r5
 8000bfa:	d047      	beq.n	8000c8c <HAL_GPIO_Init+0x1ac>
 8000bfc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c00:	42a8      	cmp	r0, r5
 8000c02:	d045      	beq.n	8000c90 <HAL_GPIO_Init+0x1b0>
 8000c04:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c08:	42a8      	cmp	r0, r5
 8000c0a:	d043      	beq.n	8000c94 <HAL_GPIO_Init+0x1b4>
 8000c0c:	4548      	cmp	r0, r9
 8000c0e:	d043      	beq.n	8000c98 <HAL_GPIO_Init+0x1b8>
 8000c10:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c14:	42a8      	cmp	r0, r5
 8000c16:	d041      	beq.n	8000c9c <HAL_GPIO_Init+0x1bc>
 8000c18:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c1c:	42a8      	cmp	r0, r5
 8000c1e:	d03f      	beq.n	8000ca0 <HAL_GPIO_Init+0x1c0>
 8000c20:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c24:	42a8      	cmp	r0, r5
 8000c26:	d03d      	beq.n	8000ca4 <HAL_GPIO_Init+0x1c4>
 8000c28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c2c:	42a8      	cmp	r0, r5
 8000c2e:	bf14      	ite	ne
 8000c30:	250a      	movne	r5, #10
 8000c32:	2509      	moveq	r5, #9
 8000c34:	fa05 f50c 	lsl.w	r5, r5, ip
 8000c38:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c3c:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000c3e:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c40:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c42:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000c46:	bf0c      	ite	eq
 8000c48:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c4a:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000c4c:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000c4e:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c50:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000c54:	bf0c      	ite	eq
 8000c56:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c58:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000c5a:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c5c:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c5e:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000c62:	bf0c      	ite	eq
 8000c64:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c66:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000c68:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000c6a:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c6c:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000c6e:	bf54      	ite	pl
 8000c70:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000c72:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000c74:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c76:	3301      	adds	r3, #1
 8000c78:	2b10      	cmp	r3, #16
 8000c7a:	f47f af3c 	bne.w	8000af6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000c7e:	b005      	add	sp, #20
 8000c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c84:	465d      	mov	r5, fp
 8000c86:	e7d5      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c88:	2501      	movs	r5, #1
 8000c8a:	e7d3      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c8c:	2502      	movs	r5, #2
 8000c8e:	e7d1      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c90:	2503      	movs	r5, #3
 8000c92:	e7cf      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c94:	2504      	movs	r5, #4
 8000c96:	e7cd      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c98:	2505      	movs	r5, #5
 8000c9a:	e7cb      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000c9c:	2506      	movs	r5, #6
 8000c9e:	e7c9      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000ca0:	2507      	movs	r5, #7
 8000ca2:	e7c7      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000ca4:	2508      	movs	r5, #8
 8000ca6:	e7c5      	b.n	8000c34 <HAL_GPIO_Init+0x154>
 8000ca8:	40013c00 	.word	0x40013c00
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40021400 	.word	0x40021400

08000cb8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000cbc:	4d46      	ldr	r5, [pc, #280]	; (8000dd8 <HAL_GPIO_DeInit+0x120>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000cbe:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8000de0 <HAL_GPIO_DeInit+0x128>
 8000cc2:	f8df a120 	ldr.w	sl, [pc, #288]	; 8000de4 <HAL_GPIO_DeInit+0x12c>
 8000cc6:	f8df b120 	ldr.w	fp, [pc, #288]	; 8000de8 <HAL_GPIO_DeInit+0x130>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cca:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	fa03 fc02 	lsl.w	ip, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 8000cd2:	ea0c 0401 	and.w	r4, ip, r1
    if(iocurrent == ioposition)
 8000cd6:	45a4      	cmp	ip, r4
 8000cd8:	d167      	bne.n	8000daa <HAL_GPIO_DeInit+0xf2>
 8000cda:	f022 0603 	bic.w	r6, r2, #3
 8000cde:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000ce2:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000ce6:	f002 0e03 	and.w	lr, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000cea:	4b3c      	ldr	r3, [pc, #240]	; (8000ddc <HAL_GPIO_DeInit+0x124>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 8000cec:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000cf0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000cf4:	270f      	movs	r7, #15
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000cfa:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8000cfc:	ea08 0807 	and.w	r8, r8, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000d00:	d058      	beq.n	8000db4 <HAL_GPIO_DeInit+0xfc>
 8000d02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d06:	4298      	cmp	r0, r3
 8000d08:	d056      	beq.n	8000db8 <HAL_GPIO_DeInit+0x100>
 8000d0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d054      	beq.n	8000dbc <HAL_GPIO_DeInit+0x104>
 8000d12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d16:	4298      	cmp	r0, r3
 8000d18:	d052      	beq.n	8000dc0 <HAL_GPIO_DeInit+0x108>
 8000d1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d050      	beq.n	8000dc4 <HAL_GPIO_DeInit+0x10c>
 8000d22:	4548      	cmp	r0, r9
 8000d24:	d050      	beq.n	8000dc8 <HAL_GPIO_DeInit+0x110>
 8000d26:	4550      	cmp	r0, sl
 8000d28:	d050      	beq.n	8000dcc <HAL_GPIO_DeInit+0x114>
 8000d2a:	4558      	cmp	r0, fp
 8000d2c:	d050      	beq.n	8000dd0 <HAL_GPIO_DeInit+0x118>
 8000d2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d04e      	beq.n	8000dd4 <HAL_GPIO_DeInit+0x11c>
 8000d36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000d3a:	4298      	cmp	r0, r3
 8000d3c:	bf0c      	ite	eq
 8000d3e:	2309      	moveq	r3, #9
 8000d40:	230a      	movne	r3, #10
 8000d42:	fa03 f30e 	lsl.w	r3, r3, lr
 8000d46:	4598      	cmp	r8, r3
 8000d48:	d110      	bne.n	8000d6c <HAL_GPIO_DeInit+0xb4>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8000d4a:	68b3      	ldr	r3, [r6, #8]
 8000d4c:	ea23 0707 	bic.w	r7, r3, r7
 8000d50:	60b7      	str	r7, [r6, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000d52:	682b      	ldr	r3, [r5, #0]
 8000d54:	43e4      	mvns	r4, r4
 8000d56:	4023      	ands	r3, r4
 8000d58:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8000d5a:	686b      	ldr	r3, [r5, #4]
 8000d5c:	4023      	ands	r3, r4
 8000d5e:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8000d60:	68ab      	ldr	r3, [r5, #8]
 8000d62:	4023      	ands	r3, r4
 8000d64:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8000d66:	68eb      	ldr	r3, [r5, #12]
 8000d68:	401c      	ands	r4, r3
 8000d6a:	60ec      	str	r4, [r5, #12]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d6c:	0056      	lsls	r6, r2, #1
 8000d6e:	2303      	movs	r3, #3
 8000d70:	6804      	ldr	r4, [r0, #0]
 8000d72:	40b3      	lsls	r3, r6
 8000d74:	43db      	mvns	r3, r3
 8000d76:	401c      	ands	r4, r3
 8000d78:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d7a:	08d4      	lsrs	r4, r2, #3
 8000d7c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8000d80:	f002 0e07 	and.w	lr, r2, #7
 8000d84:	6a26      	ldr	r6, [r4, #32]
 8000d86:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d8a:	270f      	movs	r7, #15
 8000d8c:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d90:	ea26 0707 	bic.w	r7, r6, r7
 8000d94:	6227      	str	r7, [r4, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d96:	6884      	ldr	r4, [r0, #8]
 8000d98:	401c      	ands	r4, r3
 8000d9a:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d9c:	6844      	ldr	r4, [r0, #4]
 8000d9e:	ea24 040c 	bic.w	r4, r4, ip
 8000da2:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000da4:	68c4      	ldr	r4, [r0, #12]
 8000da6:	4023      	ands	r3, r4
 8000da8:	60c3      	str	r3, [r0, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000daa:	3201      	adds	r2, #1
 8000dac:	2a10      	cmp	r2, #16
 8000dae:	d18d      	bne.n	8000ccc <HAL_GPIO_DeInit+0x14>
    }
  }
}
 8000db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8000db4:	2300      	movs	r3, #0
 8000db6:	e7c4      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000db8:	2301      	movs	r3, #1
 8000dba:	e7c2      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	e7c0      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e7be      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	e7bc      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dc8:	2305      	movs	r3, #5
 8000dca:	e7ba      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dcc:	2306      	movs	r3, #6
 8000dce:	e7b8      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dd0:	2307      	movs	r3, #7
 8000dd2:	e7b6      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	e7b4      	b.n	8000d42 <HAL_GPIO_DeInit+0x8a>
 8000dd8:	40013c00 	.word	0x40013c00
 8000ddc:	40020000 	.word	0x40020000
 8000de0:	40021400 	.word	0x40021400
 8000de4:	40021800 	.word	0x40021800
 8000de8:	40021c00 	.word	0x40021c00

08000dec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000dec:	b10a      	cbz	r2, 8000df2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000dee:	6181      	str	r1, [r0, #24]
 8000df0:	4770      	bx	lr
 8000df2:	0409      	lsls	r1, r1, #16
 8000df4:	e7fb      	b.n	8000dee <HAL_GPIO_WritePin+0x2>
	...

08000df8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000df8:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	b908      	cbnz	r0, 8000e02 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8000dfe:	2001      	movs	r0, #1
 8000e00:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e02:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000e06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e0a:	b91b      	cbnz	r3, 8000e14 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e0c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000e10:	f002 fd38 	bl	8003884 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e14:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e16:	2324      	movs	r3, #36	; 0x24
 8000e18:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000e1c:	6813      	ldr	r3, [r2, #0]
 8000e1e:	f023 0301 	bic.w	r3, r3, #1
 8000e22:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e24:	f000 fc84 	bl	8001730 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000e28:	6865      	ldr	r5, [r4, #4]
 8000e2a:	4b41      	ldr	r3, [pc, #260]	; (8000f30 <HAL_I2C_Init+0x138>)
 8000e2c:	429d      	cmp	r5, r3
 8000e2e:	d84d      	bhi.n	8000ecc <HAL_I2C_Init+0xd4>
 8000e30:	4b40      	ldr	r3, [pc, #256]	; (8000f34 <HAL_I2C_Init+0x13c>)
 8000e32:	4298      	cmp	r0, r3
 8000e34:	d9e3      	bls.n	8000dfe <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e36:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000e38:	493f      	ldr	r1, [pc, #252]	; (8000f38 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e3a:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000e3c:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000e40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e44:	430b      	orrs	r3, r1
 8000e46:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000e48:	6a13      	ldr	r3, [r2, #32]
 8000e4a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e4e:	3101      	adds	r1, #1
 8000e50:	4319      	orrs	r1, r3
 8000e52:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000e54:	69d1      	ldr	r1, [r2, #28]
 8000e56:	4b36      	ldr	r3, [pc, #216]	; (8000f30 <HAL_I2C_Init+0x138>)
 8000e58:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8000e5c:	429d      	cmp	r5, r3
 8000e5e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000e62:	f100 30ff 	add.w	r0, r0, #4294967295
 8000e66:	d848      	bhi.n	8000efa <HAL_I2C_Init+0x102>
 8000e68:	006d      	lsls	r5, r5, #1
 8000e6a:	fbb0 f0f5 	udiv	r0, r0, r5
 8000e6e:	3001      	adds	r0, #1
 8000e70:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	bf38      	it	cc
 8000e78:	2304      	movcc	r3, #4
 8000e7a:	430b      	orrs	r3, r1
 8000e7c:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000e7e:	6811      	ldr	r1, [r2, #0]
 8000e80:	6a20      	ldr	r0, [r4, #32]
 8000e82:	69e3      	ldr	r3, [r4, #28]
 8000e84:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8000e88:	4303      	orrs	r3, r0
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000e8e:	6891      	ldr	r1, [r2, #8]
 8000e90:	68e0      	ldr	r0, [r4, #12]
 8000e92:	6923      	ldr	r3, [r4, #16]
 8000e94:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8000e98:	4303      	orrs	r3, r0
 8000e9a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000e9e:	430b      	orrs	r3, r1
 8000ea0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000ea2:	68d1      	ldr	r1, [r2, #12]
 8000ea4:	69a0      	ldr	r0, [r4, #24]
 8000ea6:	6963      	ldr	r3, [r4, #20]
 8000ea8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000eac:	4303      	orrs	r3, r0
 8000eae:	430b      	orrs	r3, r1
 8000eb0:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000eb2:	6813      	ldr	r3, [r2, #0]
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000eba:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000ebc:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ebe:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000ec0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ec4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec6:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000eca:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	; (8000f3c <HAL_I2C_Init+0x144>)
 8000ece:	4298      	cmp	r0, r3
 8000ed0:	d995      	bls.n	8000dfe <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000ed2:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000ed4:	4e18      	ldr	r6, [pc, #96]	; (8000f38 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000ed6:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000ed8:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000edc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ee0:	4333      	orrs	r3, r6
 8000ee2:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000ee4:	6a13      	ldr	r3, [r2, #32]
 8000ee6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000eea:	4371      	muls	r1, r6
 8000eec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ef0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000ef4:	fbb1 f1f6 	udiv	r1, r1, r6
 8000ef8:	e7a9      	b.n	8000e4e <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000efa:	68a3      	ldr	r3, [r4, #8]
 8000efc:	b953      	cbnz	r3, 8000f14 <HAL_I2C_Init+0x11c>
 8000efe:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000f02:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f06:	1c43      	adds	r3, r0, #1
 8000f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f0c:	b16b      	cbz	r3, 8000f2a <HAL_I2C_Init+0x132>
 8000f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f12:	e7b2      	b.n	8000e7a <HAL_I2C_Init+0x82>
 8000f14:	2319      	movs	r3, #25
 8000f16:	436b      	muls	r3, r5
 8000f18:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f1c:	1c43      	adds	r3, r0, #1
 8000f1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f22:	b113      	cbz	r3, 8000f2a <HAL_I2C_Init+0x132>
 8000f24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f28:	e7a7      	b.n	8000e7a <HAL_I2C_Init+0x82>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e7a5      	b.n	8000e7a <HAL_I2C_Init+0x82>
 8000f2e:	bf00      	nop
 8000f30:	000186a0 	.word	0x000186a0
 8000f34:	001e847f 	.word	0x001e847f
 8000f38:	000f4240 	.word	0x000f4240
 8000f3c:	003d08ff 	.word	0x003d08ff

08000f40 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f40:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	2a20      	cmp	r2, #32
{
 8000f48:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f4a:	d116      	bne.n	8000f7a <HAL_I2CEx_ConfigAnalogFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000f4c:	2324      	movs	r3, #36	; 0x24
 8000f4e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000f52:	6803      	ldr	r3, [r0, #0]
 8000f54:	681c      	ldr	r4, [r3, #0]
 8000f56:	f024 0401 	bic.w	r4, r4, #1
 8000f5a:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8000f5c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000f5e:	f024 0410 	bic.w	r4, r4, #16
 8000f62:	625c      	str	r4, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8000f64:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000f66:	4321      	orrs	r1, r4
 8000f68:	6259      	str	r1, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8000f6a:	6819      	ldr	r1, [r3, #0]
 8000f6c:	f041 0101 	orr.w	r1, r1, #1
 8000f70:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000f72:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_OK;
 8000f76:	2000      	movs	r0, #0
 8000f78:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000f7a:	2002      	movs	r0, #2
  }
}
 8000f7c:	bd10      	pop	{r4, pc}

08000f7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000f7e:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f80:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8000f84:	b2e4      	uxtb	r4, r4
 8000f86:	2c20      	cmp	r4, #32
 8000f88:	d116      	bne.n	8000fb8 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000f8a:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000f8c:	2324      	movs	r3, #36	; 0x24
 8000f8e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8000f92:	6815      	ldr	r5, [r2, #0]
 8000f94:	f025 0501 	bic.w	r5, r5, #1
 8000f98:	6015      	str	r5, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8000f9a:	6a55      	ldr	r5, [r2, #36]	; 0x24

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8000f9c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000fa0:	402b      	ands	r3, r5

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8000fa2:	430b      	orrs	r3, r1

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	6253      	str	r3, [r2, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8000fa8:	6813      	ldr	r3, [r2, #0]
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fb0:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d

    return HAL_OK;
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 8000fb8:	2002      	movs	r0, #2
  }
}
 8000fba:	bd30      	pop	{r4, r5, pc}

08000fbc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8000fbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000fc0:	01d2      	lsls	r2, r2, #7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8000fc2:	6804      	ldr	r4, [r0, #0]
 8000fc4:	684f      	ldr	r7, [r1, #4]
 8000fc6:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000fc8:	f8d1 e000 	ldr.w	lr, [r1]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8000fcc:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000fd0:	3284      	adds	r2, #132	; 0x84
 8000fd2:	18a3      	adds	r3, r4, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000fd4:	f10e 0601 	add.w	r6, lr, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8000fd8:	6858      	ldr	r0, [r3, #4]
 8000fda:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8000fde:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000fe0:	68e0      	ldr	r0, [r4, #12]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8000fe2:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000fe6:	f3c0 400b 	ubfx	r0, r0, #16, #12
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8000fea:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8000fec:	4430      	add	r0, r6
 8000fee:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000ff2:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8000ff4:	68e0      	ldr	r0, [r4, #12]
 8000ff6:	68cd      	ldr	r5, [r1, #12]
 8000ff8:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8000ffc:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8000ffe:	6898      	ldr	r0, [r3, #8]
 8001000:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8001004:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8001006:	68e6      	ldr	r6, [r4, #12]
 8001008:	6888      	ldr	r0, [r1, #8]
 800100a:	f3c6 060a 	ubfx	r6, r6, #0, #11
 800100e:	3001      	adds	r0, #1
 8001010:	4430      	add	r0, r6
 8001012:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001016:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8001018:	6918      	ldr	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800101a:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800101c:	f020 0007 	bic.w	r0, r0, #7
 8001020:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001022:	f04f 0c00 	mov.w	ip, #0
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8001026:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001028:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800102a:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800102e:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001032:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8001036:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 800103a:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 800103e:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 8001042:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001046:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8001048:	6958      	ldr	r0, [r3, #20]
 800104a:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 800104e:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8001050:	6948      	ldr	r0, [r1, #20]
 8001052:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8001054:	69d8      	ldr	r0, [r3, #28]
 8001056:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 800105a:	f020 0007 	bic.w	r0, r0, #7
 800105e:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8001060:	6a08      	ldr	r0, [r1, #32]
 8001062:	69cd      	ldr	r5, [r1, #28]
 8001064:	4305      	orrs	r5, r0
 8001066:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001068:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800106a:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800106c:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8001070:	6298      	str	r0, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8001072:	b31e      	cbz	r6, 80010bc <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8001074:	2e01      	cmp	r6, #1
 8001076:	d023      	beq.n	80010c0 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8001078:	1eb0      	subs	r0, r6, #2
 800107a:	2802      	cmp	r0, #2
 800107c:	d922      	bls.n	80010c4 <LTDC_SetConfig+0x108>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800107e:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8001080:	bf0c      	ite	eq
 8001082:	2002      	moveq	r0, #2
 8001084:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8001086:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001088:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 800108c:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800108e:	6a8d      	ldr	r5, [r1, #40]	; 0x28
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8001090:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8001092:	eba7 070e 	sub.w	r7, r7, lr
 8001096:	4345      	muls	r5, r0
 8001098:	4378      	muls	r0, r7
 800109a:	3003      	adds	r0, #3
 800109c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80010a0:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80010a2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80010a4:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80010a8:	f020 0007 	bic.w	r0, r0, #7
 80010ac:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80010ae:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80010b0:	58a3      	ldr	r3, [r4, r2]
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	50a3      	str	r3, [r4, r2]
 80010b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 80010bc:	2004      	movs	r0, #4
 80010be:	e7e2      	b.n	8001086 <LTDC_SetConfig+0xca>
    tmp = 3U;
 80010c0:	2003      	movs	r0, #3
 80010c2:	e7e0      	b.n	8001086 <LTDC_SetConfig+0xca>
    tmp = 2U;
 80010c4:	2002      	movs	r0, #2
 80010c6:	e7de      	b.n	8001086 <LTDC_SetConfig+0xca>

080010c8 <HAL_LTDC_Init>:
{
 80010c8:	b538      	push	{r3, r4, r5, lr}
  if (hltdc == NULL)
 80010ca:	4604      	mov	r4, r0
 80010cc:	2800      	cmp	r0, #0
 80010ce:	d063      	beq.n	8001198 <HAL_LTDC_Init+0xd0>
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80010d0:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 80010d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80010d8:	b91b      	cbnz	r3, 80010e2 <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 80010da:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 80010de:	f002 fc29 	bl	8003934 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80010e2:	2302      	movs	r3, #2
 80010e4:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80010e8:	6823      	ldr	r3, [r4, #0]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80010ea:	68a0      	ldr	r0, [r4, #8]
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80010ec:	699a      	ldr	r2, [r3, #24]
 80010ee:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80010f2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80010f4:	6862      	ldr	r2, [r4, #4]
 80010f6:	6999      	ldr	r1, [r3, #24]
 80010f8:	4302      	orrs	r2, r0
 80010fa:	68e0      	ldr	r0, [r4, #12]
 80010fc:	4302      	orrs	r2, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80010fe:	6920      	ldr	r0, [r4, #16]
 8001100:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001102:	430a      	orrs	r2, r1
 8001104:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	4924      	ldr	r1, [pc, #144]	; (800119c <HAL_LTDC_Init+0xd4>)
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800110a:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800110c:	400a      	ands	r2, r1
 800110e:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8001110:	689a      	ldr	r2, [r3, #8]
 8001112:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001116:	69a0      	ldr	r0, [r4, #24]
 8001118:	4302      	orrs	r2, r0
 800111a:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800111c:	68da      	ldr	r2, [r3, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800111e:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8001120:	400a      	ands	r2, r1
 8001122:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8001124:	68da      	ldr	r2, [r3, #12]
 8001126:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800112a:	6a20      	ldr	r0, [r4, #32]
 800112c:	4302      	orrs	r2, r0
 800112e:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001130:	691a      	ldr	r2, [r3, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8001132:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001134:	400a      	ands	r2, r1
 8001136:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8001138:	691a      	ldr	r2, [r3, #16]
 800113a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800113e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001140:	4302      	orrs	r2, r0
 8001142:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8001144:	695a      	ldr	r2, [r3, #20]
 8001146:	4011      	ands	r1, r2
 8001148:	6159      	str	r1, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800114a:	695a      	ldr	r2, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800114c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800114e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001152:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001154:	430a      	orrs	r2, r1
 8001156:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001158:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800115a:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800115e:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001162:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 8001166:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8001168:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800116a:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 800116e:	430a      	orrs	r2, r1
 8001170:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8001174:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001178:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800117a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800117c:	f042 0206 	orr.w	r2, r2, #6
 8001180:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8001182:	699a      	ldr	r2, [r3, #24]
 8001184:	f042 0201 	orr.w	r2, r2, #1
 8001188:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800118a:	2000      	movs	r0, #0
  hltdc->State = HAL_LTDC_STATE_READY;
 800118c:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800118e:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8001192:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  return HAL_OK;
 8001196:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001198:	2001      	movs	r0, #1
}
 800119a:	bd38      	pop	{r3, r4, r5, pc}
 800119c:	f000f800 	.word	0xf000f800

080011a0 <HAL_LTDC_ConfigLayer>:
{
 80011a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 80011a2:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 80011a6:	2b01      	cmp	r3, #1
{
 80011a8:	4606      	mov	r6, r0
 80011aa:	468e      	mov	lr, r1
 80011ac:	4694      	mov	ip, r2
 80011ae:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hltdc);
 80011b2:	d01d      	beq.n	80011f0 <HAL_LTDC_ConfigLayer+0x50>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80011b4:	2434      	movs	r4, #52	; 0x34
 80011b6:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80011b8:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80011bc:	fb04 6402 	mla	r4, r4, r2, r6
 80011c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  __HAL_LOCK(hltdc);
 80011c2:	2701      	movs	r7, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80011c4:	3438      	adds	r4, #56	; 0x38
  __HAL_LOCK(hltdc);
 80011c6:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80011ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d4:	682b      	ldr	r3, [r5, #0]
 80011d6:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80011d8:	4630      	mov	r0, r6
 80011da:	4662      	mov	r2, ip
 80011dc:	4671      	mov	r1, lr
 80011de:	f7ff feed 	bl	8000fbc <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80011e2:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 80011e4:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80011e6:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80011e8:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80011ec:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 80011f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080011f4 <HAL_LTDC_EnableDither>:
  __HAL_LOCK(hltdc);
 80011f4:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	f04f 0302 	mov.w	r3, #2
 80011fe:	d00c      	beq.n	800121a <HAL_LTDC_EnableDither+0x26>
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_LTDC_EnableDither+0x2c>)
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8001202:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8001206:	6993      	ldr	r3, [r2, #24]
 8001208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800120c:	6193      	str	r3, [r2, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 800120e:	2301      	movs	r3, #1
 8001210:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8001214:	2300      	movs	r3, #0
 8001216:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
  __HAL_LOCK(hltdc);
 800121a:	4618      	mov	r0, r3
}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40016800 	.word	0x40016800

08001224 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001224:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	4b18      	ldr	r3, [pc, #96]	; (800128c <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800122c:	4c18      	ldr	r4, [pc, #96]	; (8001290 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800122e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001230:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001234:	641a      	str	r2, [r3, #64]	; 0x40
 8001236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_PWREx_EnableOverDrive+0x70>)
 8001242:	2201      	movs	r2, #1
 8001244:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001246:	f7ff f9a3 	bl	8000590 <HAL_GetTick>
 800124a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800124c:	6863      	ldr	r3, [r4, #4]
 800124e:	03da      	lsls	r2, r3, #15
 8001250:	d50b      	bpl.n	800126a <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001254:	4c0e      	ldr	r4, [pc, #56]	; (8001290 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800125a:	f7ff f999 	bl	8000590 <HAL_GetTick>
 800125e:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001260:	6863      	ldr	r3, [r4, #4]
 8001262:	039b      	lsls	r3, r3, #14
 8001264:	d50a      	bpl.n	800127c <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001266:	2000      	movs	r0, #0
 8001268:	e006      	b.n	8001278 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800126a:	f7ff f991 	bl	8000590 <HAL_GetTick>
 800126e:	1b40      	subs	r0, r0, r5
 8001270:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001274:	d9ea      	bls.n	800124c <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8001276:	2003      	movs	r0, #3
}
 8001278:	b003      	add	sp, #12
 800127a:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800127c:	f7ff f988 	bl	8000590 <HAL_GetTick>
 8001280:	1b40      	subs	r0, r0, r5
 8001282:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001286:	d9eb      	bls.n	8001260 <HAL_PWREx_EnableOverDrive+0x3c>
 8001288:	e7f5      	b.n	8001276 <HAL_PWREx_EnableOverDrive+0x52>
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000
 8001294:	420e0040 	.word	0x420e0040
 8001298:	420e0044 	.word	0x420e0044

0800129c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800129c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a0:	4604      	mov	r4, r0
 80012a2:	b918      	cbnz	r0, 80012ac <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80012a4:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80012a6:	b002      	add	sp, #8
 80012a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ac:	6803      	ldr	r3, [r0, #0]
 80012ae:	07dd      	lsls	r5, r3, #31
 80012b0:	d410      	bmi.n	80012d4 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012b2:	6823      	ldr	r3, [r4, #0]
 80012b4:	0798      	lsls	r0, r3, #30
 80012b6:	d458      	bmi.n	800136a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	071a      	lsls	r2, r3, #28
 80012bc:	f100 809a 	bmi.w	80013f4 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c0:	6823      	ldr	r3, [r4, #0]
 80012c2:	075b      	lsls	r3, r3, #29
 80012c4:	f100 80b8 	bmi.w	8001438 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c8:	69a2      	ldr	r2, [r4, #24]
 80012ca:	2a00      	cmp	r2, #0
 80012cc:	f040 8119 	bne.w	8001502 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80012d0:	2000      	movs	r0, #0
 80012d2:	e7e8      	b.n	80012a6 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012d4:	4ba6      	ldr	r3, [pc, #664]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	f002 020c 	and.w	r2, r2, #12
 80012dc:	2a04      	cmp	r2, #4
 80012de:	d007      	beq.n	80012f0 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012e6:	2a08      	cmp	r2, #8
 80012e8:	d10a      	bne.n	8001300 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	0259      	lsls	r1, r3, #9
 80012ee:	d507      	bpl.n	8001300 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f0:	4b9f      	ldr	r3, [pc, #636]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	039a      	lsls	r2, r3, #14
 80012f6:	d5dc      	bpl.n	80012b2 <HAL_RCC_OscConfig+0x16>
 80012f8:	6863      	ldr	r3, [r4, #4]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1d9      	bne.n	80012b2 <HAL_RCC_OscConfig+0x16>
 80012fe:	e7d1      	b.n	80012a4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001300:	6863      	ldr	r3, [r4, #4]
 8001302:	4d9b      	ldr	r5, [pc, #620]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 8001304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001308:	d111      	bne.n	800132e <HAL_RCC_OscConfig+0x92>
 800130a:	682b      	ldr	r3, [r5, #0]
 800130c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001310:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001312:	f7ff f93d 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	4d96      	ldr	r5, [pc, #600]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001318:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131a:	682b      	ldr	r3, [r5, #0]
 800131c:	039b      	lsls	r3, r3, #14
 800131e:	d4c8      	bmi.n	80012b2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001320:	f7ff f936 	bl	8000590 <HAL_GetTick>
 8001324:	1b80      	subs	r0, r0, r6
 8001326:	2864      	cmp	r0, #100	; 0x64
 8001328:	d9f7      	bls.n	800131a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800132a:	2003      	movs	r0, #3
 800132c:	e7bb      	b.n	80012a6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800132e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001332:	d104      	bne.n	800133e <HAL_RCC_OscConfig+0xa2>
 8001334:	682b      	ldr	r3, [r5, #0]
 8001336:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800133a:	602b      	str	r3, [r5, #0]
 800133c:	e7e5      	b.n	800130a <HAL_RCC_OscConfig+0x6e>
 800133e:	682a      	ldr	r2, [r5, #0]
 8001340:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001344:	602a      	str	r2, [r5, #0]
 8001346:	682a      	ldr	r2, [r5, #0]
 8001348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800134c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1df      	bne.n	8001312 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001352:	f7ff f91d 	bl	8000590 <HAL_GetTick>
 8001356:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001358:	682b      	ldr	r3, [r5, #0]
 800135a:	039f      	lsls	r7, r3, #14
 800135c:	d5a9      	bpl.n	80012b2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800135e:	f7ff f917 	bl	8000590 <HAL_GetTick>
 8001362:	1b80      	subs	r0, r0, r6
 8001364:	2864      	cmp	r0, #100	; 0x64
 8001366:	d9f7      	bls.n	8001358 <HAL_RCC_OscConfig+0xbc>
 8001368:	e7df      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136a:	4b81      	ldr	r3, [pc, #516]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	f012 0f0c 	tst.w	r2, #12
 8001372:	d007      	beq.n	8001384 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137a:	2a08      	cmp	r2, #8
 800137c:	d111      	bne.n	80013a2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	025e      	lsls	r6, r3, #9
 8001382:	d40e      	bmi.n	80013a2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001384:	4b7a      	ldr	r3, [pc, #488]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	0795      	lsls	r5, r2, #30
 800138a:	d502      	bpl.n	8001392 <HAL_RCC_OscConfig+0xf6>
 800138c:	68e2      	ldr	r2, [r4, #12]
 800138e:	2a01      	cmp	r2, #1
 8001390:	d188      	bne.n	80012a4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	6921      	ldr	r1, [r4, #16]
 8001396:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800139a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800139e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a0:	e78a      	b.n	80012b8 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013a2:	68e2      	ldr	r2, [r4, #12]
 80013a4:	4b73      	ldr	r3, [pc, #460]	; (8001574 <HAL_RCC_OscConfig+0x2d8>)
 80013a6:	b1b2      	cbz	r2, 80013d6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80013a8:	2201      	movs	r2, #1
 80013aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013ac:	f7ff f8f0 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b0:	4d6f      	ldr	r5, [pc, #444]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80013b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b4:	682b      	ldr	r3, [r5, #0]
 80013b6:	0798      	lsls	r0, r3, #30
 80013b8:	d507      	bpl.n	80013ca <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ba:	682b      	ldr	r3, [r5, #0]
 80013bc:	6922      	ldr	r2, [r4, #16]
 80013be:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013c2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013c6:	602b      	str	r3, [r5, #0]
 80013c8:	e776      	b.n	80012b8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ca:	f7ff f8e1 	bl	8000590 <HAL_GetTick>
 80013ce:	1b80      	subs	r0, r0, r6
 80013d0:	2802      	cmp	r0, #2
 80013d2:	d9ef      	bls.n	80013b4 <HAL_RCC_OscConfig+0x118>
 80013d4:	e7a9      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80013d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013d8:	f7ff f8da 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013dc:	4d64      	ldr	r5, [pc, #400]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80013de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e0:	682b      	ldr	r3, [r5, #0]
 80013e2:	0799      	lsls	r1, r3, #30
 80013e4:	f57f af68 	bpl.w	80012b8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e8:	f7ff f8d2 	bl	8000590 <HAL_GetTick>
 80013ec:	1b80      	subs	r0, r0, r6
 80013ee:	2802      	cmp	r0, #2
 80013f0:	d9f6      	bls.n	80013e0 <HAL_RCC_OscConfig+0x144>
 80013f2:	e79a      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013f4:	6962      	ldr	r2, [r4, #20]
 80013f6:	4b60      	ldr	r3, [pc, #384]	; (8001578 <HAL_RCC_OscConfig+0x2dc>)
 80013f8:	b17a      	cbz	r2, 800141a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80013fa:	2201      	movs	r2, #1
 80013fc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013fe:	f7ff f8c7 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001402:	4d5b      	ldr	r5, [pc, #364]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001404:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001406:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001408:	079f      	lsls	r7, r3, #30
 800140a:	f53f af59 	bmi.w	80012c0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800140e:	f7ff f8bf 	bl	8000590 <HAL_GetTick>
 8001412:	1b80      	subs	r0, r0, r6
 8001414:	2802      	cmp	r0, #2
 8001416:	d9f6      	bls.n	8001406 <HAL_RCC_OscConfig+0x16a>
 8001418:	e787      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 800141a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800141c:	f7ff f8b8 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001420:	4d53      	ldr	r5, [pc, #332]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001422:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001424:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001426:	0798      	lsls	r0, r3, #30
 8001428:	f57f af4a 	bpl.w	80012c0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800142c:	f7ff f8b0 	bl	8000590 <HAL_GetTick>
 8001430:	1b80      	subs	r0, r0, r6
 8001432:	2802      	cmp	r0, #2
 8001434:	d9f6      	bls.n	8001424 <HAL_RCC_OscConfig+0x188>
 8001436:	e778      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001438:	4b4d      	ldr	r3, [pc, #308]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 800143a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800143c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001440:	d128      	bne.n	8001494 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001442:	9201      	str	r2, [sp, #4]
 8001444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001446:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800144a:	641a      	str	r2, [r3, #64]	; 0x40
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001456:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001458:	4d48      	ldr	r5, [pc, #288]	; (800157c <HAL_RCC_OscConfig+0x2e0>)
 800145a:	682b      	ldr	r3, [r5, #0]
 800145c:	05d9      	lsls	r1, r3, #23
 800145e:	d51b      	bpl.n	8001498 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001460:	68a3      	ldr	r3, [r4, #8]
 8001462:	4d43      	ldr	r5, [pc, #268]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 8001464:	2b01      	cmp	r3, #1
 8001466:	d127      	bne.n	80014b8 <HAL_RCC_OscConfig+0x21c>
 8001468:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001470:	f7ff f88e 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001474:	4d3e      	ldr	r5, [pc, #248]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001476:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001478:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800147e:	079b      	lsls	r3, r3, #30
 8001480:	d539      	bpl.n	80014f6 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001482:	2e00      	cmp	r6, #0
 8001484:	f43f af20 	beq.w	80012c8 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001488:	4a39      	ldr	r2, [pc, #228]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 800148a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800148c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001490:	6413      	str	r3, [r2, #64]	; 0x40
 8001492:	e719      	b.n	80012c8 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001494:	2600      	movs	r6, #0
 8001496:	e7df      	b.n	8001458 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001498:	682b      	ldr	r3, [r5, #0]
 800149a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80014a0:	f7ff f876 	bl	8000590 <HAL_GetTick>
 80014a4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a6:	682b      	ldr	r3, [r5, #0]
 80014a8:	05da      	lsls	r2, r3, #23
 80014aa:	d4d9      	bmi.n	8001460 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ac:	f7ff f870 	bl	8000590 <HAL_GetTick>
 80014b0:	1bc0      	subs	r0, r0, r7
 80014b2:	2802      	cmp	r0, #2
 80014b4:	d9f7      	bls.n	80014a6 <HAL_RCC_OscConfig+0x20a>
 80014b6:	e738      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b8:	2b05      	cmp	r3, #5
 80014ba:	d104      	bne.n	80014c6 <HAL_RCC_OscConfig+0x22a>
 80014bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014be:	f043 0304 	orr.w	r3, r3, #4
 80014c2:	672b      	str	r3, [r5, #112]	; 0x70
 80014c4:	e7d0      	b.n	8001468 <HAL_RCC_OscConfig+0x1cc>
 80014c6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80014c8:	f022 0201 	bic.w	r2, r2, #1
 80014cc:	672a      	str	r2, [r5, #112]	; 0x70
 80014ce:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80014d0:	f022 0204 	bic.w	r2, r2, #4
 80014d4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1ca      	bne.n	8001470 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80014da:	f7ff f859 	bl	8000590 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014de:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80014e2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014e6:	0798      	lsls	r0, r3, #30
 80014e8:	d5cb      	bpl.n	8001482 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff f851 	bl	8000590 <HAL_GetTick>
 80014ee:	1bc0      	subs	r0, r0, r7
 80014f0:	4540      	cmp	r0, r8
 80014f2:	d9f7      	bls.n	80014e4 <HAL_RCC_OscConfig+0x248>
 80014f4:	e719      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f6:	f7ff f84b 	bl	8000590 <HAL_GetTick>
 80014fa:	1bc0      	subs	r0, r0, r7
 80014fc:	4540      	cmp	r0, r8
 80014fe:	d9bd      	bls.n	800147c <HAL_RCC_OscConfig+0x1e0>
 8001500:	e713      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001502:	4d1b      	ldr	r5, [pc, #108]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
 8001504:	68ab      	ldr	r3, [r5, #8]
 8001506:	f003 030c 	and.w	r3, r3, #12
 800150a:	2b08      	cmp	r3, #8
 800150c:	f43f aeca 	beq.w	80012a4 <HAL_RCC_OscConfig+0x8>
 8001510:	4e1b      	ldr	r6, [pc, #108]	; (8001580 <HAL_RCC_OscConfig+0x2e4>)
 8001512:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001514:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001516:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001518:	d134      	bne.n	8001584 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 800151a:	f7ff f839 	bl	8000590 <HAL_GetTick>
 800151e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001520:	682b      	ldr	r3, [r5, #0]
 8001522:	0199      	lsls	r1, r3, #6
 8001524:	d41e      	bmi.n	8001564 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001526:	6a22      	ldr	r2, [r4, #32]
 8001528:	69e3      	ldr	r3, [r4, #28]
 800152a:	4313      	orrs	r3, r2
 800152c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800152e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001532:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001534:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001538:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800153a:	4c0d      	ldr	r4, [pc, #52]	; (8001570 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800153c:	0852      	lsrs	r2, r2, #1
 800153e:	3a01      	subs	r2, #1
 8001540:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001544:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001546:	2301      	movs	r3, #1
 8001548:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800154a:	f7ff f821 	bl	8000590 <HAL_GetTick>
 800154e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	019a      	lsls	r2, r3, #6
 8001554:	f53f aebc 	bmi.w	80012d0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001558:	f7ff f81a 	bl	8000590 <HAL_GetTick>
 800155c:	1b40      	subs	r0, r0, r5
 800155e:	2802      	cmp	r0, #2
 8001560:	d9f6      	bls.n	8001550 <HAL_RCC_OscConfig+0x2b4>
 8001562:	e6e2      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001564:	f7ff f814 	bl	8000590 <HAL_GetTick>
 8001568:	1bc0      	subs	r0, r0, r7
 800156a:	2802      	cmp	r0, #2
 800156c:	d9d8      	bls.n	8001520 <HAL_RCC_OscConfig+0x284>
 800156e:	e6dc      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
 8001570:	40023800 	.word	0x40023800
 8001574:	42470000 	.word	0x42470000
 8001578:	42470e80 	.word	0x42470e80
 800157c:	40007000 	.word	0x40007000
 8001580:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001584:	f7ff f804 	bl	8000590 <HAL_GetTick>
 8001588:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800158a:	682b      	ldr	r3, [r5, #0]
 800158c:	019b      	lsls	r3, r3, #6
 800158e:	f57f ae9f 	bpl.w	80012d0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001592:	f7fe fffd 	bl	8000590 <HAL_GetTick>
 8001596:	1b00      	subs	r0, r0, r4
 8001598:	2802      	cmp	r0, #2
 800159a:	d9f6      	bls.n	800158a <HAL_RCC_OscConfig+0x2ee>
 800159c:	e6c5      	b.n	800132a <HAL_RCC_OscConfig+0x8e>
 800159e:	bf00      	nop

080015a0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015a0:	4913      	ldr	r1, [pc, #76]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80015a2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015a4:	688b      	ldr	r3, [r1, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d003      	beq.n	80015b6 <HAL_RCC_GetSysClockFreq+0x16>
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d003      	beq.n	80015ba <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015b2:	4810      	ldr	r0, [pc, #64]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80015b4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80015b6:	4810      	ldr	r0, [pc, #64]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x58>)
 80015b8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015ba:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015bc:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015be:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c4:	bf14      	ite	ne
 80015c6:	480c      	ldrne	r0, [pc, #48]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c8:	480a      	ldreq	r0, [pc, #40]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ca:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80015ce:	bf18      	it	ne
 80015d0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015d2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d6:	fba1 0100 	umull	r0, r1, r1, r0
 80015da:	f7fe fe07 	bl	80001ec <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80015de:	4b04      	ldr	r3, [pc, #16]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x50>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80015e6:	3301      	adds	r3, #1
 80015e8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80015ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80015ee:	bd08      	pop	{r3, pc}
 80015f0:	40023800 	.word	0x40023800
 80015f4:	00f42400 	.word	0x00f42400
 80015f8:	007a1200 	.word	0x007a1200

080015fc <HAL_RCC_ClockConfig>:
{
 80015fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001600:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001602:	4604      	mov	r4, r0
 8001604:	b910      	cbnz	r0, 800160c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001606:	2001      	movs	r0, #1
 8001608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800160c:	4b44      	ldr	r3, [pc, #272]	; (8001720 <HAL_RCC_ClockConfig+0x124>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	f002 020f 	and.w	r2, r2, #15
 8001614:	428a      	cmp	r2, r1
 8001616:	d328      	bcc.n	800166a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001618:	6821      	ldr	r1, [r4, #0]
 800161a:	078f      	lsls	r7, r1, #30
 800161c:	d42d      	bmi.n	800167a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800161e:	07c8      	lsls	r0, r1, #31
 8001620:	d440      	bmi.n	80016a4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001622:	4b3f      	ldr	r3, [pc, #252]	; (8001720 <HAL_RCC_ClockConfig+0x124>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	f002 020f 	and.w	r2, r2, #15
 800162a:	4295      	cmp	r5, r2
 800162c:	d366      	bcc.n	80016fc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800162e:	6822      	ldr	r2, [r4, #0]
 8001630:	0751      	lsls	r1, r2, #29
 8001632:	d46c      	bmi.n	800170e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	0713      	lsls	r3, r2, #28
 8001636:	d507      	bpl.n	8001648 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001638:	4a3a      	ldr	r2, [pc, #232]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
 800163a:	6921      	ldr	r1, [r4, #16]
 800163c:	6893      	ldr	r3, [r2, #8]
 800163e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001642:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001646:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001648:	f7ff ffaa 	bl	80015a0 <HAL_RCC_GetSysClockFreq>
 800164c:	4b35      	ldr	r3, [pc, #212]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
 800164e:	4a36      	ldr	r2, [pc, #216]	; (8001728 <HAL_RCC_ClockConfig+0x12c>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001656:	5cd3      	ldrb	r3, [r2, r3]
 8001658:	40d8      	lsrs	r0, r3
 800165a:	4b34      	ldr	r3, [pc, #208]	; (800172c <HAL_RCC_ClockConfig+0x130>)
 800165c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800165e:	2000      	movs	r0, #0
 8001660:	f7fe ff4c 	bl	80004fc <HAL_InitTick>
  return HAL_OK;
 8001664:	2000      	movs	r0, #0
 8001666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166a:	b2ca      	uxtb	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 030f 	and.w	r3, r3, #15
 8001674:	4299      	cmp	r1, r3
 8001676:	d1c6      	bne.n	8001606 <HAL_RCC_ClockConfig+0xa>
 8001678:	e7ce      	b.n	8001618 <HAL_RCC_ClockConfig+0x1c>
 800167a:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800167c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001680:	bf1e      	ittt	ne
 8001682:	689a      	ldrne	r2, [r3, #8]
 8001684:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001688:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800168a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800168c:	bf42      	ittt	mi
 800168e:	689a      	ldrmi	r2, [r3, #8]
 8001690:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001694:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	68a0      	ldr	r0, [r4, #8]
 800169a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800169e:	4302      	orrs	r2, r0
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	e7bc      	b.n	800161e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016a4:	6862      	ldr	r2, [r4, #4]
 80016a6:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
 80016a8:	2a01      	cmp	r2, #1
 80016aa:	d11d      	bne.n	80016e8 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b2:	d0a8      	beq.n	8001606 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016b4:	4e1b      	ldr	r6, [pc, #108]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
 80016b6:	68b3      	ldr	r3, [r6, #8]
 80016b8:	f023 0303 	bic.w	r3, r3, #3
 80016bc:	4313      	orrs	r3, r2
 80016be:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80016c0:	f7fe ff66 	bl	8000590 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80016c8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	68b3      	ldr	r3, [r6, #8]
 80016cc:	6862      	ldr	r2, [r4, #4]
 80016ce:	f003 030c 	and.w	r3, r3, #12
 80016d2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80016d6:	d0a4      	beq.n	8001622 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016d8:	f7fe ff5a 	bl	8000590 <HAL_GetTick>
 80016dc:	1bc0      	subs	r0, r0, r7
 80016de:	4540      	cmp	r0, r8
 80016e0:	d9f3      	bls.n	80016ca <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80016e2:	2003      	movs	r0, #3
}
 80016e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016e8:	1e91      	subs	r1, r2, #2
 80016ea:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ec:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ee:	d802      	bhi.n	80016f6 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80016f4:	e7dd      	b.n	80016b2 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	f013 0f02 	tst.w	r3, #2
 80016fa:	e7da      	b.n	80016b2 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fc:	b2ea      	uxtb	r2, r5
 80016fe:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 030f 	and.w	r3, r3, #15
 8001706:	429d      	cmp	r5, r3
 8001708:	f47f af7d 	bne.w	8001606 <HAL_RCC_ClockConfig+0xa>
 800170c:	e78f      	b.n	800162e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800170e:	4905      	ldr	r1, [pc, #20]	; (8001724 <HAL_RCC_ClockConfig+0x128>)
 8001710:	68e0      	ldr	r0, [r4, #12]
 8001712:	688b      	ldr	r3, [r1, #8]
 8001714:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001718:	4303      	orrs	r3, r0
 800171a:	608b      	str	r3, [r1, #8]
 800171c:	e78a      	b.n	8001634 <HAL_RCC_ClockConfig+0x38>
 800171e:	bf00      	nop
 8001720:	40023c00 	.word	0x40023c00
 8001724:	40023800 	.word	0x40023800
 8001728:	08005a3c 	.word	0x08005a3c
 800172c:	20000210 	.word	0x20000210

08001730 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001730:	4b04      	ldr	r3, [pc, #16]	; (8001744 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800173a:	5cd3      	ldrb	r3, [r2, r3]
 800173c:	4a03      	ldr	r2, [pc, #12]	; (800174c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800173e:	6810      	ldr	r0, [r2, #0]
}
 8001740:	40d8      	lsrs	r0, r3
 8001742:	4770      	bx	lr
 8001744:	40023800 	.word	0x40023800
 8001748:	08005a4c 	.word	0x08005a4c
 800174c:	20000210 	.word	0x20000210

08001750 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001750:	4b04      	ldr	r3, [pc, #16]	; (8001764 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001752:	4a05      	ldr	r2, [pc, #20]	; (8001768 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800175a:	5cd3      	ldrb	r3, [r2, r3]
 800175c:	4a03      	ldr	r2, [pc, #12]	; (800176c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800175e:	6810      	ldr	r0, [r2, #0]
}
 8001760:	40d8      	lsrs	r0, r3
 8001762:	4770      	bx	lr
 8001764:	40023800 	.word	0x40023800
 8001768:	08005a4c 	.word	0x08005a4c
 800176c:	20000210 	.word	0x20000210

08001770 <HAL_RCCEx_PeriphCLKConfig>:

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001770:	6803      	ldr	r3, [r0, #0]
{
 8001772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001774:	079a      	lsls	r2, r3, #30
{
 8001776:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001778:	f040 8088 	bne.w	800188c <HAL_RCCEx_PeriphCLKConfig+0x11c>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800177c:	6823      	ldr	r3, [r4, #0]
 800177e:	f013 0f0c 	tst.w	r3, #12
 8001782:	d044      	beq.n	800180e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001784:	4d80      	ldr	r5, [pc, #512]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x218>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001786:	4e81      	ldr	r6, [pc, #516]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8001788:	2300      	movs	r3, #0
 800178a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800178c:	f7fe ff00 	bl	8000590 <HAL_GetTick>
 8001790:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001792:	6833      	ldr	r3, [r6, #0]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	f100 80bd 	bmi.w	8001914 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800179a:	6821      	ldr	r1, [r4, #0]
 800179c:	074f      	lsls	r7, r1, #29
 800179e:	d515      	bpl.n	80017cc <HAL_RCCEx_PeriphCLKConfig+0x5c>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80017a0:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80017a2:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80017a6:	6920      	ldr	r0, [r4, #16]
 80017a8:	061b      	lsls	r3, r3, #24
 80017aa:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 80017ae:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80017b2:	4313      	orrs	r3, r2
 80017b4:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80017b8:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 80017bc:	6a22      	ldr	r2, [r4, #32]
 80017be:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80017c2:	3a01      	subs	r2, #1
 80017c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017c8:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80017cc:	070e      	lsls	r6, r1, #28
 80017ce:	d514      	bpl.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80017d0:	4a6e      	ldr	r2, [pc, #440]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80017d2:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80017d4:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80017d8:	6920      	ldr	r0, [r4, #16]
 80017da:	071b      	lsls	r3, r3, #28
 80017dc:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80017e0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80017e4:	430b      	orrs	r3, r1
 80017e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80017ea:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80017ee:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80017f0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80017f4:	430b      	orrs	r3, r1
 80017f6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80017fa:	2301      	movs	r3, #1
 80017fc:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80017fe:	f7fe fec7 	bl	8000590 <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001802:	4d62      	ldr	r5, [pc, #392]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8001804:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001806:	682b      	ldr	r3, [r5, #0]
 8001808:	0098      	lsls	r0, r3, #2
 800180a:	f140 808a 	bpl.w	8001922 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800180e:	6823      	ldr	r3, [r4, #0]
 8001810:	069a      	lsls	r2, r3, #26
 8001812:	d531      	bpl.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	9301      	str	r3, [sp, #4]
 8001818:	4b5c      	ldr	r3, [pc, #368]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800181a:	4d5d      	ldr	r5, [pc, #372]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x220>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800181c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800181e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001822:	641a      	str	r2, [r3, #64]	; 0x40
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 800182e:	682b      	ldr	r3, [r5, #0]
 8001830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001834:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001836:	f7fe feab 	bl	8000590 <HAL_GetTick>
 800183a:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800183c:	682b      	ldr	r3, [r5, #0]
 800183e:	05d9      	lsls	r1, r3, #23
 8001840:	d576      	bpl.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001842:	4d52      	ldr	r5, [pc, #328]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8001844:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001846:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800184a:	d177      	bne.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800184c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800184e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001852:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001856:	4a4d      	ldr	r2, [pc, #308]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8001858:	f040 8091 	bne.w	800197e <HAL_RCCEx_PeriphCLKConfig+0x20e>
 800185c:	6891      	ldr	r1, [r2, #8]
 800185e:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001862:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001866:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800186a:	4301      	orrs	r1, r0
 800186c:	6091      	str	r1, [r2, #8]
 800186e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001874:	430b      	orrs	r3, r1
 8001876:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001878:	6820      	ldr	r0, [r4, #0]
 800187a:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800187e:	bf1f      	itttt	ne
 8001880:	4b44      	ldrne	r3, [pc, #272]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001882:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 8001886:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 8001888:	2000      	movne	r0, #0
 800188a:	e041      	b.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_PLLI2S_DISABLE();
 800188c:	4d42      	ldr	r5, [pc, #264]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x228>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800188e:	4e3f      	ldr	r6, [pc, #252]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001890:	2300      	movs	r3, #0
 8001892:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001894:	f7fe fe7c 	bl	8000590 <HAL_GetTick>
 8001898:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800189a:	6833      	ldr	r3, [r6, #0]
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	d431      	bmi.n	8001904 <HAL_RCCEx_PeriphCLKConfig+0x194>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80018a0:	6822      	ldr	r2, [r4, #0]
 80018a2:	07d7      	lsls	r7, r2, #31
 80018a4:	d506      	bpl.n	80018b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80018a6:	68a3      	ldr	r3, [r4, #8]
 80018a8:	6861      	ldr	r1, [r4, #4]
 80018aa:	071b      	lsls	r3, r3, #28
 80018ac:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80018b0:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80018b4:	0790      	lsls	r0, r2, #30
 80018b6:	d515      	bpl.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80018b8:	4a34      	ldr	r2, [pc, #208]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80018ba:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80018bc:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80018c0:	6860      	ldr	r0, [r4, #4]
 80018c2:	061b      	lsls	r3, r3, #24
 80018c4:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80018c8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80018cc:	430b      	orrs	r3, r1
 80018ce:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80018d2:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 80018d6:	69e3      	ldr	r3, [r4, #28]
 80018d8:	f021 011f 	bic.w	r1, r1, #31
 80018dc:	3b01      	subs	r3, #1
 80018de:	430b      	orrs	r3, r1
 80018e0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLI2S_ENABLE();
 80018e4:	2301      	movs	r3, #1
 80018e6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80018e8:	f7fe fe52 	bl	8000590 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80018ec:	4d27      	ldr	r5, [pc, #156]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 80018ee:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80018f0:	682b      	ldr	r3, [r5, #0]
 80018f2:	0119      	lsls	r1, r3, #4
 80018f4:	f53f af42 	bmi.w	800177c <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80018f8:	f7fe fe4a 	bl	8000590 <HAL_GetTick>
 80018fc:	1b80      	subs	r0, r0, r6
 80018fe:	2802      	cmp	r0, #2
 8001900:	d9f6      	bls.n	80018f0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8001902:	e004      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001904:	f7fe fe44 	bl	8000590 <HAL_GetTick>
 8001908:	1bc0      	subs	r0, r0, r7
 800190a:	2802      	cmp	r0, #2
 800190c:	d9c5      	bls.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        return HAL_TIMEOUT;
 800190e:	2003      	movs	r0, #3
}
 8001910:	b003      	add	sp, #12
 8001912:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001914:	f7fe fe3c 	bl	8000590 <HAL_GetTick>
 8001918:	1bc0      	subs	r0, r0, r7
 800191a:	2802      	cmp	r0, #2
 800191c:	f67f af39 	bls.w	8001792 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8001920:	e7f5      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001922:	f7fe fe35 	bl	8000590 <HAL_GetTick>
 8001926:	1b80      	subs	r0, r0, r6
 8001928:	2802      	cmp	r0, #2
 800192a:	f67f af6c 	bls.w	8001806 <HAL_RCCEx_PeriphCLKConfig+0x96>
 800192e:	e7ee      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001930:	f7fe fe2e 	bl	8000590 <HAL_GetTick>
 8001934:	1b80      	subs	r0, r0, r6
 8001936:	2802      	cmp	r0, #2
 8001938:	d980      	bls.n	800183c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800193a:	e7e8      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800193c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800193e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001942:	4293      	cmp	r3, r2
 8001944:	d082      	beq.n	800184c <HAL_RCCEx_PeriphCLKConfig+0xdc>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001946:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001948:	4a14      	ldr	r2, [pc, #80]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800194a:	2101      	movs	r1, #1
 800194c:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800194e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001952:	2100      	movs	r1, #0
 8001954:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001956:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001958:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800195a:	07da      	lsls	r2, r3, #31
 800195c:	f57f af76 	bpl.w	800184c <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 8001960:	f7fe fe16 	bl	8000590 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001964:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001968:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800196a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800196c:	079b      	lsls	r3, r3, #30
 800196e:	f53f af6d 	bmi.w	800184c <HAL_RCCEx_PeriphCLKConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001972:	f7fe fe0d 	bl	8000590 <HAL_GetTick>
 8001976:	1b80      	subs	r0, r0, r6
 8001978:	42b8      	cmp	r0, r7
 800197a:	d9f6      	bls.n	800196a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800197c:	e7c7      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800197e:	6891      	ldr	r1, [r2, #8]
 8001980:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001984:	e772      	b.n	800186c <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8001986:	bf00      	nop
 8001988:	42470070 	.word	0x42470070
 800198c:	40023800 	.word	0x40023800
 8001990:	40007000 	.word	0x40007000
 8001994:	424711e0 	.word	0x424711e0
 8001998:	42470068 	.word	0x42470068
 800199c:	42470e40 	.word	0x42470e40

080019a0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80019a0:	b538      	push	{r3, r4, r5, lr}
 80019a2:	460d      	mov	r5, r1
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80019a4:	4604      	mov	r4, r0
 80019a6:	b1c8      	cbz	r0, 80019dc <HAL_SDRAM_Init+0x3c>
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80019a8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80019ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019b0:	b91b      	cbnz	r3, 80019ba <HAL_SDRAM_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80019b2:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80019b6:	f002 f907 	bl	8003bc8 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80019ba:	2302      	movs	r3, #2
 80019bc:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80019c0:	1d21      	adds	r1, r4, #4
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	f000 fdb2 	bl	800252c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80019c8:	6862      	ldr	r2, [r4, #4]
 80019ca:	6820      	ldr	r0, [r4, #0]
 80019cc:	4629      	mov	r1, r5
 80019ce:	f000 fdec 	bl	80025aa <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80019d2:	2301      	movs	r3, #1
 80019d4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 80019d8:	2000      	movs	r0, #0
 80019da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80019dc:	2001      	movs	r0, #1
}
 80019de:	bd38      	pop	{r3, r4, r5, pc}

080019e0 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80019e0:	b538      	push	{r3, r4, r5, lr}
 80019e2:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80019e4:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 80019e8:	b2c0      	uxtb	r0, r0
 80019ea:	2802      	cmp	r0, #2
{
 80019ec:	460d      	mov	r5, r1
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80019ee:	d00d      	beq.n	8001a0c <HAL_SDRAM_SendCommand+0x2c>
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80019f0:	2302      	movs	r3, #2
 80019f2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80019f6:	6820      	ldr	r0, [r4, #0]
 80019f8:	f000 fe1f 	bl	800263a <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80019fc:	682b      	ldr	r3, [r5, #0]
 80019fe:	2b02      	cmp	r3, #2
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8001a00:	bf0c      	ite	eq
 8001a02:	2305      	moveq	r3, #5
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8001a04:	2301      	movne	r3, #1
 8001a06:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8001a0a:	2000      	movs	r0, #0
}
 8001a0c:	bd38      	pop	{r3, r4, r5, pc}

08001a0e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8001a0e:	b510      	push	{r4, lr}
 8001a10:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001a12:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8001a16:	b2c0      	uxtb	r0, r0
 8001a18:	2802      	cmp	r0, #2
 8001a1a:	d009      	beq.n	8001a30 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8001a22:	6820      	ldr	r0, [r4, #0]
 8001a24:	f000 fe2e 	bl	8002684 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 8001a2e:	2000      	movs	r0, #0
}
 8001a30:	bd10      	pop	{r4, pc}

08001a32 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a34:	4604      	mov	r4, r0
 8001a36:	460e      	mov	r6, r1
 8001a38:	4615      	mov	r5, r2
 8001a3a:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a3c:	6821      	ldr	r1, [r4, #0]
 8001a3e:	688a      	ldr	r2, [r1, #8]
 8001a40:	ea36 0302 	bics.w	r3, r6, r2
 8001a44:	d001      	beq.n	8001a4a <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001a46:	2000      	movs	r0, #0
}
 8001a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001a4a:	1c6b      	adds	r3, r5, #1
 8001a4c:	d0f7      	beq.n	8001a3e <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001a4e:	f7fe fd9f 	bl	8000590 <HAL_GetTick>
 8001a52:	1bc0      	subs	r0, r0, r7
 8001a54:	4285      	cmp	r5, r0
 8001a56:	d8f1      	bhi.n	8001a3c <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001a58:	6823      	ldr	r3, [r4, #0]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001a60:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a62:	6862      	ldr	r2, [r4, #4]
 8001a64:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001a68:	d10a      	bne.n	8001a80 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 8001a6a:	68a2      	ldr	r2, [r4, #8]
 8001a6c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001a70:	d002      	beq.n	8001a78 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a72:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001a76:	d103      	bne.n	8001a80 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a7e:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a80:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a82:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001a86:	d107      	bne.n	8001a98 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a96:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001aa8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001aa8:	b538      	push	{r3, r4, r5, lr}
 8001aaa:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001aac:	6842      	ldr	r2, [r0, #4]
 8001aae:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001ab2:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ab4:	d11f      	bne.n	8001af6 <SPI_EndRxTransaction+0x4e>
 8001ab6:	6882      	ldr	r2, [r0, #8]
 8001ab8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001abc:	d002      	beq.n	8001ac4 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001abe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001ac2:	d107      	bne.n	8001ad4 <SPI_EndRxTransaction+0x2c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001ac4:	6825      	ldr	r5, [r4, #0]
 8001ac6:	6828      	ldr	r0, [r5, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001ac8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8001acc:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8001ad0:	6028      	str	r0, [r5, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001ad2:	d007      	beq.n	8001ae4 <SPI_EndRxTransaction+0x3c>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	2180      	movs	r1, #128	; 0x80
 8001ad8:	4620      	mov	r0, r4
 8001ada:	f7ff ffaa 	bl	8001a32 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001ade:	b920      	cbnz	r0, 8001aea <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	bd38      	pop	{r3, r4, r5, pc}
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001ae4:	460a      	mov	r2, r1
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	e7f6      	b.n	8001ad8 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001aea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001aec:	f043 0320 	orr.w	r3, r3, #32
 8001af0:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001af2:	2003      	movs	r0, #3
 8001af4:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001af6:	460a      	mov	r2, r1
 8001af8:	2101      	movs	r1, #1
 8001afa:	e7ee      	b.n	8001ada <SPI_EndRxTransaction+0x32>

08001afc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001afc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001afe:	4613      	mov	r3, r2
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b00:	4a13      	ldr	r2, [pc, #76]	; (8001b50 <SPI_EndRxTxTransaction+0x54>)
 8001b02:	4e14      	ldr	r6, [pc, #80]	; (8001b54 <SPI_EndRxTxTransaction+0x58>)
 8001b04:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b06:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b08:	fbb5 f6f6 	udiv	r6, r5, r6
 8001b0c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001b10:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b12:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8001b16:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001b18:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b1a:	d10d      	bne.n	8001b38 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001b1c:	460a      	mov	r2, r1
 8001b1e:	2180      	movs	r1, #128	; 0x80
 8001b20:	f7ff ff87 	bl	8001a32 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8001b24:	b910      	cbnz	r0, 8001b2c <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8001b26:	2000      	movs	r0, #0
}
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001b2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b2e:	f043 0320 	orr.w	r3, r3, #32
 8001b32:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001b34:	2003      	movs	r0, #3
 8001b36:	e7f7      	b.n	8001b28 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8001b38:	9b01      	ldr	r3, [sp, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0f3      	beq.n	8001b26 <SPI_EndRxTxTransaction+0x2a>
      count--;
 8001b3e:	9b01      	ldr	r3, [sp, #4]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	061b      	lsls	r3, r3, #24
 8001b4a:	d4f5      	bmi.n	8001b38 <SPI_EndRxTxTransaction+0x3c>
 8001b4c:	e7eb      	b.n	8001b26 <SPI_EndRxTxTransaction+0x2a>
 8001b4e:	bf00      	nop
 8001b50:	20000210 	.word	0x20000210
 8001b54:	016e3600 	.word	0x016e3600

08001b58 <HAL_SPI_Init>:
{
 8001b58:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	2800      	cmp	r0, #0
 8001b5e:	d036      	beq.n	8001bce <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b60:	2300      	movs	r3, #0
 8001b62:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001b64:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001b68:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b6c:	b91b      	cbnz	r3, 8001b76 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001b6e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8001b72:	f001 ff9d 	bl	8003ab0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8001b76:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001b78:	68a0      	ldr	r0, [r4, #8]
 8001b7a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001b82:	680b      	ldr	r3, [r1, #0]
 8001b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b88:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001b8a:	6863      	ldr	r3, [r4, #4]
 8001b8c:	4303      	orrs	r3, r0
 8001b8e:	68e0      	ldr	r0, [r4, #12]
 8001b90:	4303      	orrs	r3, r0
 8001b92:	6920      	ldr	r0, [r4, #16]
 8001b94:	4303      	orrs	r3, r0
 8001b96:	6960      	ldr	r0, [r4, #20]
 8001b98:	4303      	orrs	r3, r0
 8001b9a:	69e0      	ldr	r0, [r4, #28]
 8001b9c:	4303      	orrs	r3, r0
 8001b9e:	6a20      	ldr	r0, [r4, #32]
 8001ba0:	4303      	orrs	r3, r0
 8001ba2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001ba4:	4303      	orrs	r3, r0
 8001ba6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001baa:	4303      	orrs	r3, r0
 8001bac:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001bae:	0c12      	lsrs	r2, r2, #16
 8001bb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bb2:	f002 0204 	and.w	r2, r2, #4
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bba:	69cb      	ldr	r3, [r1, #28]
 8001bbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bc0:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bc2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001bc4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bc6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001bc8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8001bcc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bce:	2001      	movs	r0, #1
}
 8001bd0:	bd10      	pop	{r4, pc}

08001bd2 <HAL_SPI_DeInit>:
{
 8001bd2:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001bd4:	4604      	mov	r4, r0
 8001bd6:	b180      	cbz	r0, 8001bfa <HAL_SPI_DeInit+0x28>
  __HAL_SPI_DISABLE(hspi);
 8001bd8:	6802      	ldr	r2, [r0, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001be0:	6813      	ldr	r3, [r2, #0]
 8001be2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001be6:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8001be8:	f001 ff98 	bl	8003b1c <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bec:	2000      	movs	r0, #0
 8001bee:	6560      	str	r0, [r4, #84]	; 0x54
  __HAL_UNLOCK(hspi);
 8001bf0:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  hspi->State = HAL_SPI_STATE_RESET;
 8001bf4:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  return HAL_OK;
 8001bf8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bfa:	2001      	movs	r0, #1
}
 8001bfc:	bd10      	pop	{r4, pc}

08001bfe <HAL_SPI_Transmit>:
{
 8001bfe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001c02:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001c04:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8001c08:	2b01      	cmp	r3, #1
{
 8001c0a:	4604      	mov	r4, r0
 8001c0c:	460d      	mov	r5, r1
 8001c0e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001c10:	f000 809b 	beq.w	8001d4a <HAL_SPI_Transmit+0x14c>
 8001c14:	2301      	movs	r3, #1
 8001c16:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001c1a:	f7fe fcb9 	bl	8000590 <HAL_GetTick>
 8001c1e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001c20:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001c24:	b2c0      	uxtb	r0, r0
 8001c26:	2801      	cmp	r0, #1
 8001c28:	f040 808d 	bne.w	8001d46 <HAL_SPI_Transmit+0x148>
  if ((pData == NULL) || (Size == 0U))
 8001c2c:	2d00      	cmp	r5, #0
 8001c2e:	d05d      	beq.n	8001cec <HAL_SPI_Transmit+0xee>
 8001c30:	f1b8 0f00 	cmp.w	r8, #0
 8001c34:	d05a      	beq.n	8001cec <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c36:	2303      	movs	r3, #3
 8001c38:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c3c:	2000      	movs	r0, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c3e:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c40:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c42:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001c44:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001c48:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001c4a:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001c4c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001c4e:	6420      	str	r0, [r4, #64]	; 0x40
 8001c50:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001c52:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001c58:	bf08      	it	eq
 8001c5a:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8001c5c:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001c60:	bf04      	itt	eq
 8001c62:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8001c66:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c68:	6803      	ldr	r3, [r0, #0]
 8001c6a:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001c6c:	bf5e      	ittt	pl
 8001c6e:	6803      	ldrpl	r3, [r0, #0]
 8001c70:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001c74:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c76:	68e3      	ldr	r3, [r4, #12]
 8001c78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c7c:	6863      	ldr	r3, [r4, #4]
 8001c7e:	d13e      	bne.n	8001cfe <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c80:	b113      	cbz	r3, 8001c88 <HAL_SPI_Transmit+0x8a>
 8001c82:	f1b8 0f01 	cmp.w	r8, #1
 8001c86:	d107      	bne.n	8001c98 <HAL_SPI_Transmit+0x9a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c88:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001c8c:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c8e:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001c90:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c92:	3b01      	subs	r3, #1
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001c98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	b9a3      	cbnz	r3, 8001cc8 <HAL_SPI_Transmit+0xca>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001c9e:	463a      	mov	r2, r7
 8001ca0:	4631      	mov	r1, r6
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	f7ff ff2a 	bl	8001afc <SPI_EndRxTxTransaction>
 8001ca8:	2800      	cmp	r0, #0
 8001caa:	d149      	bne.n	8001d40 <HAL_SPI_Transmit+0x142>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001cac:	68a3      	ldr	r3, [r4, #8]
 8001cae:	b933      	cbnz	r3, 8001cbe <HAL_SPI_Transmit+0xc0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001cb0:	9301      	str	r3, [sp, #4]
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	9201      	str	r2, [sp, #4]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001cbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001cc0:	3000      	adds	r0, #0
 8001cc2:	bf18      	it	ne
 8001cc4:	2001      	movne	r0, #1
 8001cc6:	e011      	b.n	8001cec <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001cc8:	6822      	ldr	r2, [r4, #0]
 8001cca:	6893      	ldr	r3, [r2, #8]
 8001ccc:	0798      	lsls	r0, r3, #30
 8001cce:	d505      	bpl.n	8001cdc <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cd2:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001cd6:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cd8:	6323      	str	r3, [r4, #48]	; 0x30
 8001cda:	e7d9      	b.n	8001c90 <HAL_SPI_Transmit+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cdc:	f7fe fc58 	bl	8000590 <HAL_GetTick>
 8001ce0:	1bc0      	subs	r0, r0, r7
 8001ce2:	42b0      	cmp	r0, r6
 8001ce4:	d3d8      	bcc.n	8001c98 <HAL_SPI_Transmit+0x9a>
 8001ce6:	1c71      	adds	r1, r6, #1
 8001ce8:	d0d6      	beq.n	8001c98 <HAL_SPI_Transmit+0x9a>
          errorcode = HAL_TIMEOUT;
 8001cea:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001cec:	2301      	movs	r3, #1
 8001cee:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001cf8:	b002      	add	sp, #8
 8001cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cfe:	b113      	cbz	r3, 8001d06 <HAL_SPI_Transmit+0x108>
 8001d00:	f1b8 0f01 	cmp.w	r8, #1
 8001d04:	d108      	bne.n	8001d18 <HAL_SPI_Transmit+0x11a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d06:	782b      	ldrb	r3, [r5, #0]
 8001d08:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001d10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d12:	3b01      	subs	r3, #1
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001d18:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0be      	beq.n	8001c9e <HAL_SPI_Transmit+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	0792      	lsls	r2, r2, #30
 8001d26:	d503      	bpl.n	8001d30 <HAL_SPI_Transmit+0x132>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d28:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001d2a:	7812      	ldrb	r2, [r2, #0]
 8001d2c:	731a      	strb	r2, [r3, #12]
 8001d2e:	e7ec      	b.n	8001d0a <HAL_SPI_Transmit+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d30:	f7fe fc2e 	bl	8000590 <HAL_GetTick>
 8001d34:	1bc0      	subs	r0, r0, r7
 8001d36:	4286      	cmp	r6, r0
 8001d38:	d8ee      	bhi.n	8001d18 <HAL_SPI_Transmit+0x11a>
 8001d3a:	1c73      	adds	r3, r6, #1
 8001d3c:	d0ec      	beq.n	8001d18 <HAL_SPI_Transmit+0x11a>
 8001d3e:	e7d4      	b.n	8001cea <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d40:	2320      	movs	r3, #32
 8001d42:	6563      	str	r3, [r4, #84]	; 0x54
 8001d44:	e7b2      	b.n	8001cac <HAL_SPI_Transmit+0xae>
    errorcode = HAL_BUSY;
 8001d46:	2002      	movs	r0, #2
 8001d48:	e7d0      	b.n	8001cec <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8001d4a:	2002      	movs	r0, #2
 8001d4c:	e7d4      	b.n	8001cf8 <HAL_SPI_Transmit+0xfa>

08001d4e <HAL_SPI_TransmitReceive>:
{
 8001d4e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001d52:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001d54:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001d58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001d5a:	2b01      	cmp	r3, #1
{
 8001d5c:	4604      	mov	r4, r0
 8001d5e:	460d      	mov	r5, r1
 8001d60:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8001d62:	f000 80e2 	beq.w	8001f2a <HAL_SPI_TransmitReceive+0x1dc>
 8001d66:	2301      	movs	r3, #1
 8001d68:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001d6c:	f7fe fc10 	bl	8000590 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001d70:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8001d74:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001d76:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d78:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8001d7a:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d7c:	d00a      	beq.n	8001d94 <HAL_SPI_TransmitReceive+0x46>
 8001d7e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8001d82:	f040 80d0 	bne.w	8001f26 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d86:	68a0      	ldr	r0, [r4, #8]
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	f040 80cc 	bne.w	8001f26 <HAL_SPI_TransmitReceive+0x1d8>
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	f040 80c9 	bne.w	8001f26 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d94:	2d00      	cmp	r5, #0
 8001d96:	f000 80c4 	beq.w	8001f22 <HAL_SPI_TransmitReceive+0x1d4>
 8001d9a:	f1b9 0f00 	cmp.w	r9, #0
 8001d9e:	f000 80c0 	beq.w	8001f22 <HAL_SPI_TransmitReceive+0x1d4>
 8001da2:	2e00      	cmp	r6, #0
 8001da4:	f000 80bd 	beq.w	8001f22 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001da8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001dac:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001db0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001db2:	bf1c      	itt	ne
 8001db4:	2305      	movne	r3, #5
 8001db6:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001dbe:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001dc0:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dc2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001dc4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001dc6:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dc8:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8001dca:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dcc:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001dce:	bf58      	it	pl
 8001dd0:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001dd2:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001dd4:	bf58      	it	pl
 8001dd6:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8001dda:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001ddc:	bf58      	it	pl
 8001dde:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001de0:	68e2      	ldr	r2, [r4, #12]
 8001de2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001de6:	d158      	bne.n	8001e9a <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001de8:	b109      	cbz	r1, 8001dee <HAL_SPI_TransmitReceive+0xa0>
 8001dea:	2e01      	cmp	r6, #1
 8001dec:	d107      	bne.n	8001dfe <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dee:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001df2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001df4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001df6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001dfe:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	b9ab      	cbnz	r3, 8001e32 <HAL_SPI_TransmitReceive+0xe4>
 8001e06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	b993      	cbnz	r3, 8001e32 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e0c:	4642      	mov	r2, r8
 8001e0e:	4639      	mov	r1, r7
 8001e10:	4620      	mov	r0, r4
 8001e12:	f7ff fe73 	bl	8001afc <SPI_EndRxTxTransaction>
 8001e16:	2800      	cmp	r0, #0
 8001e18:	f040 8081 	bne.w	8001f1e <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e1c:	68a3      	ldr	r3, [r4, #8]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d132      	bne.n	8001e88 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e22:	6823      	ldr	r3, [r4, #0]
 8001e24:	9001      	str	r0, [sp, #4]
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	9201      	str	r2, [sp, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	9301      	str	r3, [sp, #4]
 8001e2e:	9b01      	ldr	r3, [sp, #4]
 8001e30:	e02a      	b.n	8001e88 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e32:	6822      	ldr	r2, [r4, #0]
 8001e34:	6893      	ldr	r3, [r2, #8]
 8001e36:	0799      	lsls	r1, r3, #30
 8001e38:	d50d      	bpl.n	8001e56 <HAL_SPI_TransmitReceive+0x108>
 8001e3a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	b153      	cbz	r3, 8001e56 <HAL_SPI_TransmitReceive+0x108>
 8001e40:	b14d      	cbz	r5, 8001e56 <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e42:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e44:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001e48:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e4a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001e4c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001e54:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e56:	6893      	ldr	r3, [r2, #8]
 8001e58:	07db      	lsls	r3, r3, #31
 8001e5a:	d50c      	bpl.n	8001e76 <HAL_SPI_TransmitReceive+0x128>
 8001e5c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	b14b      	cbz	r3, 8001e76 <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e64:	68d2      	ldr	r2, [r2, #12]
 8001e66:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e6a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001e6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001e74:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e76:	f7fe fb8b 	bl	8000590 <HAL_GetTick>
 8001e7a:	eba0 0008 	sub.w	r0, r0, r8
 8001e7e:	4287      	cmp	r7, r0
 8001e80:	d8be      	bhi.n	8001e00 <HAL_SPI_TransmitReceive+0xb2>
 8001e82:	1c7e      	adds	r6, r7, #1
 8001e84:	d0bc      	beq.n	8001e00 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8001e86:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001e94:	b003      	add	sp, #12
 8001e96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e9a:	b109      	cbz	r1, 8001ea0 <HAL_SPI_TransmitReceive+0x152>
 8001e9c:	2e01      	cmp	r6, #1
 8001e9e:	d108      	bne.n	8001eb2 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ea0:	782a      	ldrb	r2, [r5, #0]
 8001ea2:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001ea4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001eaa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001eb2:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001eb4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	b91b      	cbnz	r3, 8001ec2 <HAL_SPI_TransmitReceive+0x174>
 8001eba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0a4      	beq.n	8001e0c <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ec2:	6822      	ldr	r2, [r4, #0]
 8001ec4:	6893      	ldr	r3, [r2, #8]
 8001ec6:	0798      	lsls	r0, r3, #30
 8001ec8:	d50e      	bpl.n	8001ee8 <HAL_SPI_TransmitReceive+0x19a>
 8001eca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	b15b      	cbz	r3, 8001ee8 <HAL_SPI_TransmitReceive+0x19a>
 8001ed0:	b155      	cbz	r5, 8001ee8 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ed2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001ed8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001eda:	3301      	adds	r3, #1
 8001edc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001ede:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001ee6:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ee8:	6822      	ldr	r2, [r4, #0]
 8001eea:	6893      	ldr	r3, [r2, #8]
 8001eec:	07d9      	lsls	r1, r3, #31
 8001eee:	d50d      	bpl.n	8001f0c <HAL_SPI_TransmitReceive+0x1be>
 8001ef0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	b153      	cbz	r3, 8001f0c <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001ef6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ef8:	68d2      	ldr	r2, [r2, #12]
 8001efa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001efc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001efe:	3301      	adds	r3, #1
 8001f00:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001f02:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f04:	3b01      	subs	r3, #1
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8001f0a:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f0c:	f7fe fb40 	bl	8000590 <HAL_GetTick>
 8001f10:	eba0 0008 	sub.w	r0, r0, r8
 8001f14:	4287      	cmp	r7, r0
 8001f16:	d8cd      	bhi.n	8001eb4 <HAL_SPI_TransmitReceive+0x166>
 8001f18:	1c7b      	adds	r3, r7, #1
 8001f1a:	d0cb      	beq.n	8001eb4 <HAL_SPI_TransmitReceive+0x166>
 8001f1c:	e7b3      	b.n	8001e86 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f1e:	2320      	movs	r3, #32
 8001f20:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001f22:	2001      	movs	r0, #1
 8001f24:	e7b0      	b.n	8001e88 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001f26:	2002      	movs	r0, #2
 8001f28:	e7ae      	b.n	8001e88 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8001f2a:	2002      	movs	r0, #2
 8001f2c:	e7b2      	b.n	8001e94 <HAL_SPI_TransmitReceive+0x146>

08001f2e <HAL_SPI_Receive>:
{
 8001f2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001f32:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001f34:	6843      	ldr	r3, [r0, #4]
 8001f36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001f3a:	4604      	mov	r4, r0
 8001f3c:	4688      	mov	r8, r1
 8001f3e:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001f40:	d10c      	bne.n	8001f5c <HAL_SPI_Receive+0x2e>
 8001f42:	6883      	ldr	r3, [r0, #8]
 8001f44:	b953      	cbnz	r3, 8001f5c <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001f46:	2304      	movs	r3, #4
 8001f48:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	9500      	str	r5, [sp, #0]
 8001f50:	460a      	mov	r2, r1
 8001f52:	f7ff fefc 	bl	8001d4e <HAL_SPI_TransmitReceive>
}
 8001f56:	b002      	add	sp, #8
 8001f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8001f5c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d079      	beq.n	8002058 <HAL_SPI_Receive+0x12a>
 8001f64:	2301      	movs	r3, #1
 8001f66:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8001f6a:	f7fe fb11 	bl	8000590 <HAL_GetTick>
 8001f6e:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001f70:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001f74:	b2c0      	uxtb	r0, r0
 8001f76:	2801      	cmp	r0, #1
 8001f78:	d16c      	bne.n	8002054 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 8001f7a:	f1b8 0f00 	cmp.w	r8, #0
 8001f7e:	d057      	beq.n	8002030 <HAL_SPI_Receive+0x102>
 8001f80:	2f00      	cmp	r7, #0
 8001f82:	d055      	beq.n	8002030 <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001f84:	2304      	movs	r3, #4
 8001f86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001f8e:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8001f90:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001f92:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001f94:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001f96:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001f98:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f9a:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 8001f9c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fa2:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001fa4:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8001fa8:	bf02      	ittt	eq
 8001faa:	681a      	ldreq	r2, [r3, #0]
 8001fac:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8001fb0:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001fb6:	bf5e      	ittt	pl
 8001fb8:	681a      	ldrpl	r2, [r3, #0]
 8001fba:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001fbe:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001fc0:	68e3      	ldr	r3, [r4, #12]
 8001fc2:	b1f3      	cbz	r3, 8002002 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 8001fc4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	b1fb      	cbz	r3, 800200a <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001fca:	6823      	ldr	r3, [r4, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	07d2      	lsls	r2, r2, #31
 8001fd0:	d535      	bpl.n	800203e <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fd6:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001fda:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001fdc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001fe4:	e7ee      	b.n	8001fc4 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	07d0      	lsls	r0, r2, #31
 8001fec:	d518      	bpl.n	8002020 <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001fee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001ff0:	7b1b      	ldrb	r3, [r3, #12]
 8001ff2:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001ff4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001ffa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8002002:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002004:	b29b      	uxth	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1ed      	bne.n	8001fe6 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800200a:	4632      	mov	r2, r6
 800200c:	4629      	mov	r1, r5
 800200e:	4620      	mov	r0, r4
 8002010:	f7ff fd4a 	bl	8001aa8 <SPI_EndRxTransaction>
 8002014:	b9d8      	cbnz	r0, 800204e <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002016:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002018:	3000      	adds	r0, #0
 800201a:	bf18      	it	ne
 800201c:	2001      	movne	r0, #1
 800201e:	e007      	b.n	8002030 <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002020:	f7fe fab6 	bl	8000590 <HAL_GetTick>
 8002024:	1b80      	subs	r0, r0, r6
 8002026:	4285      	cmp	r5, r0
 8002028:	d8eb      	bhi.n	8002002 <HAL_SPI_Receive+0xd4>
 800202a:	1c69      	adds	r1, r5, #1
 800202c:	d0e9      	beq.n	8002002 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 800202e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002030:	2301      	movs	r3, #1
 8002032:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002036:	2300      	movs	r3, #0
 8002038:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 800203c:	e78b      	b.n	8001f56 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800203e:	f7fe faa7 	bl	8000590 <HAL_GetTick>
 8002042:	1b80      	subs	r0, r0, r6
 8002044:	4285      	cmp	r5, r0
 8002046:	d8bd      	bhi.n	8001fc4 <HAL_SPI_Receive+0x96>
 8002048:	1c6b      	adds	r3, r5, #1
 800204a:	d0bb      	beq.n	8001fc4 <HAL_SPI_Receive+0x96>
 800204c:	e7ef      	b.n	800202e <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800204e:	2320      	movs	r3, #32
 8002050:	6563      	str	r3, [r4, #84]	; 0x54
 8002052:	e7e0      	b.n	8002016 <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 8002054:	2002      	movs	r0, #2
 8002056:	e7eb      	b.n	8002030 <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 8002058:	2002      	movs	r0, #2
 800205a:	e77c      	b.n	8001f56 <HAL_SPI_Receive+0x28>

0800205c <HAL_SPI_GetState>:
  return hspi->State;
 800205c:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8002060:	4770      	bx	lr

08002062 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002062:	6803      	ldr	r3, [r0, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800206a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002074:	2320      	movs	r3, #32
 8002076:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800207a:	4770      	bx	lr

0800207c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800207c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002080:	6806      	ldr	r6, [r0, #0]
 8002082:	68c2      	ldr	r2, [r0, #12]
 8002084:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002086:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002088:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800208c:	4313      	orrs	r3, r2
 800208e:	6133      	str	r3, [r6, #16]
{
 8002090:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002092:	6883      	ldr	r3, [r0, #8]
 8002094:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002096:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002098:	4303      	orrs	r3, r0
 800209a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800209c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80020a0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80020a2:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80020a6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020ac:	6973      	ldr	r3, [r6, #20]
 80020ae:	69a2      	ldr	r2, [r4, #24]
 80020b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020b4:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020b6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020ba:	6173      	str	r3, [r6, #20]
 80020bc:	4b7a      	ldr	r3, [pc, #488]	; (80022a8 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020be:	d17c      	bne.n	80021ba <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020c0:	429e      	cmp	r6, r3
 80020c2:	d003      	beq.n	80020cc <UART_SetConfig+0x50>
 80020c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80020c8:	429e      	cmp	r6, r3
 80020ca:	d144      	bne.n	8002156 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80020cc:	f7ff fb40 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80020d0:	2519      	movs	r5, #25
 80020d2:	fb05 f300 	mul.w	r3, r5, r0
 80020d6:	6860      	ldr	r0, [r4, #4]
 80020d8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80020dc:	0040      	lsls	r0, r0, #1
 80020de:	fbb3 f3f0 	udiv	r3, r3, r0
 80020e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80020e6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80020ea:	f7ff fb31 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80020ee:	6863      	ldr	r3, [r4, #4]
 80020f0:	4368      	muls	r0, r5
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fbb0 f7f3 	udiv	r7, r0, r3
 80020f8:	f7ff fb2a 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80020fc:	6863      	ldr	r3, [r4, #4]
 80020fe:	4368      	muls	r0, r5
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fbb0 f3f3 	udiv	r3, r0, r3
 8002106:	fbb3 f3f9 	udiv	r3, r3, r9
 800210a:	fb09 7313 	mls	r3, r9, r3, r7
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	3332      	adds	r3, #50	; 0x32
 8002112:	fbb3 f3f9 	udiv	r3, r3, r9
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800211c:	f7ff fb18 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 8002120:	6862      	ldr	r2, [r4, #4]
 8002122:	4368      	muls	r0, r5
 8002124:	0052      	lsls	r2, r2, #1
 8002126:	fbb0 faf2 	udiv	sl, r0, r2
 800212a:	f7ff fb11 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800212e:	6863      	ldr	r3, [r4, #4]
 8002130:	4368      	muls	r0, r5
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	fbb0 f3f3 	udiv	r3, r0, r3
 8002138:	fbb3 f3f9 	udiv	r3, r3, r9
 800213c:	fb09 a313 	mls	r3, r9, r3, sl
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	3332      	adds	r3, #50	; 0x32
 8002144:	fbb3 f3f9 	udiv	r3, r3, r9
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800214e:	443b      	add	r3, r7
 8002150:	60b3      	str	r3, [r6, #8]
 8002152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002156:	f7ff faeb 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 800215a:	2519      	movs	r5, #25
 800215c:	fb05 f300 	mul.w	r3, r5, r0
 8002160:	6860      	ldr	r0, [r4, #4]
 8002162:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002166:	0040      	lsls	r0, r0, #1
 8002168:	fbb3 f3f0 	udiv	r3, r3, r0
 800216c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002170:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002174:	f7ff fadc 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 8002178:	6863      	ldr	r3, [r4, #4]
 800217a:	4368      	muls	r0, r5
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	fbb0 f7f3 	udiv	r7, r0, r3
 8002182:	f7ff fad5 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 8002186:	6863      	ldr	r3, [r4, #4]
 8002188:	4368      	muls	r0, r5
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002190:	fbb3 f3f9 	udiv	r3, r3, r9
 8002194:	fb09 7313 	mls	r3, r9, r3, r7
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	3332      	adds	r3, #50	; 0x32
 800219c:	fbb3 f3f9 	udiv	r3, r3, r9
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80021a6:	f7ff fac3 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 80021aa:	6862      	ldr	r2, [r4, #4]
 80021ac:	4368      	muls	r0, r5
 80021ae:	0052      	lsls	r2, r2, #1
 80021b0:	fbb0 faf2 	udiv	sl, r0, r2
 80021b4:	f7ff fabc 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 80021b8:	e7b9      	b.n	800212e <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021ba:	429e      	cmp	r6, r3
 80021bc:	d002      	beq.n	80021c4 <UART_SetConfig+0x148>
 80021be:	4b3b      	ldr	r3, [pc, #236]	; (80022ac <UART_SetConfig+0x230>)
 80021c0:	429e      	cmp	r6, r3
 80021c2:	d140      	bne.n	8002246 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80021c4:	f7ff fac4 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80021c8:	6867      	ldr	r7, [r4, #4]
 80021ca:	2519      	movs	r5, #25
 80021cc:	f04f 0964 	mov.w	r9, #100	; 0x64
 80021d0:	fb05 f300 	mul.w	r3, r5, r0
 80021d4:	00bf      	lsls	r7, r7, #2
 80021d6:	fbb3 f3f7 	udiv	r3, r3, r7
 80021da:	fbb3 f3f9 	udiv	r3, r3, r9
 80021de:	011f      	lsls	r7, r3, #4
 80021e0:	f7ff fab6 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80021e4:	6863      	ldr	r3, [r4, #4]
 80021e6:	4368      	muls	r0, r5
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	fbb0 f8f3 	udiv	r8, r0, r3
 80021ee:	f7ff faaf 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 80021f2:	6863      	ldr	r3, [r4, #4]
 80021f4:	4368      	muls	r0, r5
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80021fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8002200:	fb09 8313 	mls	r3, r9, r3, r8
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	3332      	adds	r3, #50	; 0x32
 8002208:	fbb3 f3f9 	udiv	r3, r3, r9
 800220c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002210:	f7ff fa9e 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
 8002214:	6862      	ldr	r2, [r4, #4]
 8002216:	4368      	muls	r0, r5
 8002218:	0092      	lsls	r2, r2, #2
 800221a:	fbb0 faf2 	udiv	sl, r0, r2
 800221e:	f7ff fa97 	bl	8001750 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002222:	6863      	ldr	r3, [r4, #4]
 8002224:	4368      	muls	r0, r5
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	fbb0 f3f3 	udiv	r3, r0, r3
 800222c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002230:	fb09 a313 	mls	r3, r9, r3, sl
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	3332      	adds	r3, #50	; 0x32
 8002238:	fbb3 f3f9 	udiv	r3, r3, r9
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	ea43 0308 	orr.w	r3, r3, r8
 8002244:	e783      	b.n	800214e <UART_SetConfig+0xd2>
 8002246:	f7ff fa73 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 800224a:	6867      	ldr	r7, [r4, #4]
 800224c:	2519      	movs	r5, #25
 800224e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002252:	fb05 f300 	mul.w	r3, r5, r0
 8002256:	00bf      	lsls	r7, r7, #2
 8002258:	fbb3 f3f7 	udiv	r3, r3, r7
 800225c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002260:	011f      	lsls	r7, r3, #4
 8002262:	f7ff fa65 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 8002266:	6863      	ldr	r3, [r4, #4]
 8002268:	4368      	muls	r0, r5
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	fbb0 f8f3 	udiv	r8, r0, r3
 8002270:	f7ff fa5e 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 8002274:	6863      	ldr	r3, [r4, #4]
 8002276:	4368      	muls	r0, r5
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	fbb0 f3f3 	udiv	r3, r0, r3
 800227e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002282:	fb09 8313 	mls	r3, r9, r3, r8
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	3332      	adds	r3, #50	; 0x32
 800228a:	fbb3 f3f9 	udiv	r3, r3, r9
 800228e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002292:	f7ff fa4d 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 8002296:	6862      	ldr	r2, [r4, #4]
 8002298:	4368      	muls	r0, r5
 800229a:	0092      	lsls	r2, r2, #2
 800229c:	fbb0 faf2 	udiv	sl, r0, r2
 80022a0:	f7ff fa46 	bl	8001730 <HAL_RCC_GetPCLK1Freq>
 80022a4:	e7bd      	b.n	8002222 <UART_SetConfig+0x1a6>
 80022a6:	bf00      	nop
 80022a8:	40011000 	.word	0x40011000
 80022ac:	40011400 	.word	0x40011400

080022b0 <HAL_UART_Init>:
{
 80022b0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80022b2:	4604      	mov	r4, r0
 80022b4:	b340      	cbz	r0, 8002308 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80022b6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80022ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022be:	b91b      	cbnz	r3, 80022c8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80022c0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80022c4:	f001 fc40 	bl	8003b48 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80022c8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80022ca:	2324      	movs	r3, #36	; 0x24
 80022cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80022d0:	68d3      	ldr	r3, [r2, #12]
 80022d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80022d6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80022d8:	4620      	mov	r0, r4
 80022da:	f7ff fecf 	bl	800207c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022e8:	695a      	ldr	r2, [r3, #20]
 80022ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022ee:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022f6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022f8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80022fa:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022fc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80022fe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002302:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002306:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002308:	2001      	movs	r0, #1
}
 800230a:	bd10      	pop	{r4, pc}

0800230c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800230c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002310:	2b20      	cmp	r3, #32
 8002312:	d120      	bne.n	8002356 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002314:	b1e9      	cbz	r1, 8002352 <HAL_UART_Receive_IT+0x46>
 8002316:	b1e2      	cbz	r2, 8002352 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002318:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800231c:	2b01      	cmp	r3, #1
 800231e:	d01a      	beq.n	8002356 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002320:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002322:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002324:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002326:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002328:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800232a:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800232e:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002330:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002332:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002334:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002338:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800233c:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800233e:	6951      	ldr	r1, [r2, #20]
 8002340:	f041 0101 	orr.w	r1, r1, #1
 8002344:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002346:	68d1      	ldr	r1, [r2, #12]
 8002348:	f041 0120 	orr.w	r1, r1, #32
 800234c:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 800234e:	4618      	mov	r0, r3
 8002350:	4770      	bx	lr
      return HAL_ERROR;
 8002352:	2001      	movs	r0, #1
 8002354:	4770      	bx	lr
    return HAL_BUSY;
 8002356:	2002      	movs	r0, #2
}
 8002358:	4770      	bx	lr

0800235a <HAL_UART_TxCpltCallback>:
 800235a:	4770      	bx	lr

0800235c <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800235c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002360:	2b22      	cmp	r3, #34	; 0x22
{
 8002362:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002364:	d136      	bne.n	80023d4 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002366:	6883      	ldr	r3, [r0, #8]
 8002368:	6901      	ldr	r1, [r0, #16]
 800236a:	6802      	ldr	r2, [r0, #0]
 800236c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002370:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002372:	d123      	bne.n	80023bc <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002374:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002376:	b9e9      	cbnz	r1, 80023b4 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800237c:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002380:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8002382:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002384:	3c01      	subs	r4, #1
 8002386:	b2a4      	uxth	r4, r4
 8002388:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800238a:	b98c      	cbnz	r4, 80023b0 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800238c:	6803      	ldr	r3, [r0, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	f022 0220 	bic.w	r2, r2, #32
 8002394:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800239c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800239e:	695a      	ldr	r2, [r3, #20]
 80023a0:	f022 0201 	bic.w	r2, r2, #1
 80023a4:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80023a6:	2320      	movs	r3, #32
 80023a8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80023ac:	f000 fbd0 	bl	8002b50 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80023b0:	2000      	movs	r0, #0
}
 80023b2:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	f823 2b01 	strh.w	r2, [r3], #1
 80023ba:	e7e1      	b.n	8002380 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80023bc:	b921      	cbnz	r1, 80023c8 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80023be:	1c59      	adds	r1, r3, #1
 80023c0:	6852      	ldr	r2, [r2, #4]
 80023c2:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80023c4:	701a      	strb	r2, [r3, #0]
 80023c6:	e7dc      	b.n	8002382 <UART_Receive_IT+0x26>
 80023c8:	6852      	ldr	r2, [r2, #4]
 80023ca:	1c59      	adds	r1, r3, #1
 80023cc:	6281      	str	r1, [r0, #40]	; 0x28
 80023ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023d2:	e7f7      	b.n	80023c4 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80023d4:	2002      	movs	r0, #2
 80023d6:	bd10      	pop	{r4, pc}

080023d8 <HAL_UART_ErrorCallback>:
 80023d8:	4770      	bx	lr
	...

080023dc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023dc:	6803      	ldr	r3, [r0, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023e0:	68d9      	ldr	r1, [r3, #12]
{
 80023e2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80023e4:	0716      	lsls	r6, r2, #28
{
 80023e6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023e8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80023ea:	d107      	bne.n	80023fc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023ec:	0696      	lsls	r6, r2, #26
 80023ee:	d55a      	bpl.n	80024a6 <HAL_UART_IRQHandler+0xca>
 80023f0:	068d      	lsls	r5, r1, #26
 80023f2:	d558      	bpl.n	80024a6 <HAL_UART_IRQHandler+0xca>
}
 80023f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80023f8:	f7ff bfb0 	b.w	800235c <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023fc:	f015 0501 	ands.w	r5, r5, #1
 8002400:	d102      	bne.n	8002408 <HAL_UART_IRQHandler+0x2c>
 8002402:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002406:	d04e      	beq.n	80024a6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002408:	07d3      	lsls	r3, r2, #31
 800240a:	d505      	bpl.n	8002418 <HAL_UART_IRQHandler+0x3c>
 800240c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800240e:	bf42      	ittt	mi
 8002410:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002412:	f043 0301 	orrmi.w	r3, r3, #1
 8002416:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002418:	0750      	lsls	r0, r2, #29
 800241a:	d504      	bpl.n	8002426 <HAL_UART_IRQHandler+0x4a>
 800241c:	b11d      	cbz	r5, 8002426 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800241e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002420:	f043 0302 	orr.w	r3, r3, #2
 8002424:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002426:	0793      	lsls	r3, r2, #30
 8002428:	d504      	bpl.n	8002434 <HAL_UART_IRQHandler+0x58>
 800242a:	b11d      	cbz	r5, 8002434 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800242c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800242e:	f043 0304 	orr.w	r3, r3, #4
 8002432:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002434:	0716      	lsls	r6, r2, #28
 8002436:	d504      	bpl.n	8002442 <HAL_UART_IRQHandler+0x66>
 8002438:	b11d      	cbz	r5, 8002442 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800243a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800243c:	f043 0308 	orr.w	r3, r3, #8
 8002440:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002442:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002444:	2b00      	cmp	r3, #0
 8002446:	d066      	beq.n	8002516 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002448:	0695      	lsls	r5, r2, #26
 800244a:	d504      	bpl.n	8002456 <HAL_UART_IRQHandler+0x7a>
 800244c:	0688      	lsls	r0, r1, #26
 800244e:	d502      	bpl.n	8002456 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002450:	4620      	mov	r0, r4
 8002452:	f7ff ff83 	bl	800235c <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002456:	6823      	ldr	r3, [r4, #0]
 8002458:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800245a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800245c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800245e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002460:	d402      	bmi.n	8002468 <HAL_UART_IRQHandler+0x8c>
 8002462:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002466:	d01a      	beq.n	800249e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002468:	f7ff fdfb 	bl	8002062 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800246c:	6823      	ldr	r3, [r4, #0]
 800246e:	695a      	ldr	r2, [r3, #20]
 8002470:	0652      	lsls	r2, r2, #25
 8002472:	d510      	bpl.n	8002496 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002474:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002476:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800247c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800247e:	b150      	cbz	r0, 8002496 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002480:	4b25      	ldr	r3, [pc, #148]	; (8002518 <HAL_UART_IRQHandler+0x13c>)
 8002482:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002484:	f7fe f9c6 	bl	8000814 <HAL_DMA_Abort_IT>
 8002488:	2800      	cmp	r0, #0
 800248a:	d044      	beq.n	8002516 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800248c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800248e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002492:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002494:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002496:	4620      	mov	r0, r4
 8002498:	f7ff ff9e 	bl	80023d8 <HAL_UART_ErrorCallback>
 800249c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800249e:	f7ff ff9b 	bl	80023d8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80024a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80024a6:	0616      	lsls	r6, r2, #24
 80024a8:	d527      	bpl.n	80024fa <HAL_UART_IRQHandler+0x11e>
 80024aa:	060d      	lsls	r5, r1, #24
 80024ac:	d525      	bpl.n	80024fa <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80024ae:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80024b2:	2a21      	cmp	r2, #33	; 0x21
 80024b4:	d12f      	bne.n	8002516 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80024b6:	68a2      	ldr	r2, [r4, #8]
 80024b8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80024bc:	6a22      	ldr	r2, [r4, #32]
 80024be:	d117      	bne.n	80024f0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80024c0:	8811      	ldrh	r1, [r2, #0]
 80024c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80024c6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80024c8:	6921      	ldr	r1, [r4, #16]
 80024ca:	b979      	cbnz	r1, 80024ec <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80024cc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80024ce:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80024d0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80024d2:	3a01      	subs	r2, #1
 80024d4:	b292      	uxth	r2, r2
 80024d6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80024d8:	b9ea      	cbnz	r2, 8002516 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024e0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024e2:	68da      	ldr	r2, [r3, #12]
 80024e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80024ec:	3201      	adds	r2, #1
 80024ee:	e7ee      	b.n	80024ce <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024f0:	1c51      	adds	r1, r2, #1
 80024f2:	6221      	str	r1, [r4, #32]
 80024f4:	7812      	ldrb	r2, [r2, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	e7ea      	b.n	80024d0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80024fa:	0650      	lsls	r0, r2, #25
 80024fc:	d50b      	bpl.n	8002516 <HAL_UART_IRQHandler+0x13a>
 80024fe:	064a      	lsls	r2, r1, #25
 8002500:	d509      	bpl.n	8002516 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002508:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800250a:	2320      	movs	r3, #32
 800250c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002510:	4620      	mov	r0, r4
 8002512:	f7ff ff22 	bl	800235a <HAL_UART_TxCpltCallback>
 8002516:	bd70      	pop	{r4, r5, r6, pc}
 8002518:	0800251d 	.word	0x0800251d

0800251c <UART_DMAAbortOnError>:
{
 800251c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800251e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002520:	2300      	movs	r3, #0
 8002522:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002524:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002526:	f7ff ff57 	bl	80023d8 <HAL_UART_ErrorCallback>
 800252a:	bd08      	pop	{r3, pc}

0800252c <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800252c:	680b      	ldr	r3, [r1, #0]
 800252e:	684a      	ldr	r2, [r1, #4]
 8002530:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8002534:	2b01      	cmp	r3, #1
{
 8002536:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800253a:	6803      	ldr	r3, [r0, #0]
 800253c:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8002540:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8002544:	694d      	ldr	r5, [r1, #20]
 8002546:	698c      	ldr	r4, [r1, #24]
 8002548:	f8d1 e01c 	ldr.w	lr, [r1, #28]
 800254c:	6a0f      	ldr	r7, [r1, #32]
 800254e:	6a4e      	ldr	r6, [r1, #36]	; 0x24
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8002550:	d014      	beq.n	800257c <FMC_SDRAM_Init+0x50>
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8002552:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002556:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800255a:	431a      	orrs	r2, r3
 800255c:	ea42 0209 	orr.w	r2, r2, r9
 8002560:	ea42 0208 	orr.w	r2, r2, r8
 8002564:	ea42 030c 	orr.w	r3, r2, ip
 8002568:	432b      	orrs	r3, r5
 800256a:	4323      	orrs	r3, r4
 800256c:	ea43 030e 	orr.w	r3, r3, lr
 8002570:	433b      	orrs	r3, r7
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8002572:	4333      	orrs	r3, r6
                                               Init->WriteProtection    |\
                                               Init->SDClockPeriod      |\
                                               Init->ReadBurst          |\
                                               Init->ReadPipeDelay
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8002574:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 8002576:	2000      	movs	r0, #0
 8002578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800257c:	6841      	ldr	r1, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800257e:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8002582:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8002586:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800258a:	430a      	orrs	r2, r1
 800258c:	ea43 030e 	orr.w	r3, r3, lr
 8002590:	ea42 0209 	orr.w	r2, r2, r9
 8002594:	433b      	orrs	r3, r7
 8002596:	ea42 0208 	orr.w	r2, r2, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800259a:	431e      	orrs	r6, r3
 800259c:	ea42 030c 	orr.w	r3, r2, ip
 80025a0:	432b      	orrs	r3, r5
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80025a2:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80025a4:	6006      	str	r6, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80025a6:	6043      	str	r3, [r0, #4]
 80025a8:	e7e5      	b.n	8002576 <FMC_SDRAM_Init+0x4a>

080025aa <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80025aa:	2a01      	cmp	r2, #1
{
 80025ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ae:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80025b2:	688f      	ldr	r7, [r1, #8]
 80025b4:	690d      	ldr	r5, [r1, #16]
 80025b6:	694e      	ldr	r6, [r1, #20]
 80025b8:	e891 4008 	ldmia.w	r1, {r3, lr}
 80025bc:	6989      	ldr	r1, [r1, #24]
  if (Bank != FMC_SDRAM_BANK2) 
 80025be:	d01b      	beq.n	80025f8 <FMC_SDRAM_Timing_Init+0x4e>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80025c0:	6882      	ldr	r2, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 80025c2:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80025c6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80025ca:	3b01      	subs	r3, #1
 80025cc:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 80025d0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80025d2:	1e7b      	subs	r3, r7, #1
 80025d4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80025d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80025dc:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80025e0:	3d01      	subs	r5, #1
 80025e2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RPDelay)-1U) << 20U)             |\
 80025e6:	3e01      	subs	r6, #1
 80025e8:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
                       (((Timing->RCDDelay)-1U) << 24U));
 80025ec:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80025ee:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80025f2:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 80025f4:	2000      	movs	r0, #0
 80025f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80025f8:	6884      	ldr	r4, [r0, #8]
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80025fa:	68c2      	ldr	r2, [r0, #12]
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80025fc:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8002600:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8002604:	3b01      	subs	r3, #1
 8002606:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 800260a:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800260c:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8002610:	1e7b      	subs	r3, r7, #1
 8002612:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8002616:	f10c 3cff 	add.w	ip, ip, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800261a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800261e:	1e6b      	subs	r3, r5, #1
 8002620:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8002624:	3e01      	subs	r6, #1
 8002626:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800262a:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800262c:	ea44 5606 	orr.w	r6, r4, r6, lsl #20
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8002630:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8002634:	6086      	str	r6, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8002636:	60c3      	str	r3, [r0, #12]
 8002638:	e7dc      	b.n	80025f4 <FMC_SDRAM_Timing_Init+0x4a>

0800263a <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800263a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t tmpr = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	9301      	str	r3, [sp, #4]
{
 8002640:	4615      	mov	r5, r2
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8002642:	e891 000c 	ldmia.w	r1, {r2, r3}
 8002646:	4313      	orrs	r3, r2
                    (Command->CommandTarget)                |\
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
                    ((Command->ModeRegisterDefinition) << 9U)
 8002648:	68ca      	ldr	r2, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800264a:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800264e:	688a      	ldr	r2, [r1, #8]
 8002650:	3a01      	subs	r2, #1
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8002652:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 8002656:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 8002658:	9b01      	ldr	r3, [sp, #4]
 800265a:	6103      	str	r3, [r0, #16]
{
 800265c:	4604      	mov	r4, r0

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800265e:	f7fd ff97 	bl	8000590 <HAL_GetTick>
 8002662:	4606      	mov	r6, r0

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8002664:	69a0      	ldr	r0, [r4, #24]
 8002666:	f010 0020 	ands.w	r0, r0, #32
 800266a:	d003      	beq.n	8002674 <FMC_SDRAM_SendCommand+0x3a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800266c:	1c6b      	adds	r3, r5, #1
 800266e:	d0f9      	beq.n	8002664 <FMC_SDRAM_SendCommand+0x2a>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002670:	b915      	cbnz	r5, 8002678 <FMC_SDRAM_SendCommand+0x3e>
      {
        return HAL_TIMEOUT;
 8002672:	2003      	movs	r0, #3
      }
    }
  }

  return HAL_OK;
}
 8002674:	b002      	add	sp, #8
 8002676:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002678:	f7fd ff8a 	bl	8000590 <HAL_GetTick>
 800267c:	1b80      	subs	r0, r0, r6
 800267e:	4285      	cmp	r5, r0
 8002680:	d2f0      	bcs.n	8002664 <FMC_SDRAM_SendCommand+0x2a>
 8002682:	e7f6      	b.n	8002672 <FMC_SDRAM_SendCommand+0x38>

08002684 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8002684:	6943      	ldr	r3, [r0, #20]
 8002686:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 800268a:	6141      	str	r1, [r0, #20]
  
  return HAL_OK;   
}
 800268c:	2000      	movs	r0, #0
 800268e:	4770      	bx	lr

08002690 <InitNewBlockPos>:
static int curPosX, curPosY;
static int rotateSte;

void InitNewBlockPos(int x, int y)
{
	if(x<0 || y<0)
 8002690:	2800      	cmp	r0, #0
 8002692:	db05      	blt.n	80026a0 <InitNewBlockPos+0x10>
 8002694:	2900      	cmp	r1, #0
	{
		return;
	}

	curPosX = x;
 8002696:	bfa1      	itttt	ge
 8002698:	4b02      	ldrge	r3, [pc, #8]	; (80026a4 <InitNewBlockPos+0x14>)
 800269a:	6018      	strge	r0, [r3, #0]
	curPosY = y;
 800269c:	4b02      	ldrge	r3, [pc, #8]	; (80026a8 <InitNewBlockPos+0x18>)
 800269e:	6019      	strge	r1, [r3, #0]
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	20000294 	.word	0x20000294
 80026a8:	20000298 	.word	0x20000298

080026ac <ChooseBlock>:

}

void ChooseBlock(void)
{
 80026ac:	b508      	push	{r3, lr}
	currentBlockModel = (rand() % NUM_OF_BLOCK_MODEL) * 4;
 80026ae:	f001 fba7 	bl	8003e00 <rand>
 80026b2:	2307      	movs	r3, #7
 80026b4:	fb90 f3f3 	sdiv	r3, r0, r3
 80026b8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80026bc:	1ac0      	subs	r0, r0, r3
 80026be:	4b02      	ldr	r3, [pc, #8]	; (80026c8 <ChooseBlock+0x1c>)
 80026c0:	0080      	lsls	r0, r0, #2
 80026c2:	6018      	str	r0, [r3, #0]
 80026c4:	bd08      	pop	{r3, pc}
 80026c6:	bf00      	nop
 80026c8:	2000029c 	.word	0x2000029c

080026cc <DrawBlock>:
{
	return currentBlockModel;
}

void DrawBlock(uint16_t x, uint16_t y, uint32_t edge_color, uint32_t inner_color)
{
 80026cc:	b570      	push	{r4, r5, r6, lr}
 80026ce:	460d      	mov	r5, r1
 80026d0:	4604      	mov	r4, r0
	BSP_LCD_SetTextColor(edge_color);
	BSP_LCD_FillRect(x*10, y*10, 10, 10);
 80026d2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80026d6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
	BSP_LCD_SetTextColor(edge_color);
 80026da:	4610      	mov	r0, r2
	BSP_LCD_FillRect(x*10, y*10, 10, 10);
 80026dc:	0064      	lsls	r4, r4, #1
 80026de:	006d      	lsls	r5, r5, #1
{
 80026e0:	461e      	mov	r6, r3
	BSP_LCD_FillRect(x*10, y*10, 10, 10);
 80026e2:	b2a4      	uxth	r4, r4
	BSP_LCD_SetTextColor(edge_color);
 80026e4:	f000 fdf4 	bl	80032d0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(x*10, y*10, 10, 10);
 80026e8:	b2ad      	uxth	r5, r5
 80026ea:	230a      	movs	r3, #10
 80026ec:	461a      	mov	r2, r3
 80026ee:	4629      	mov	r1, r5
 80026f0:	4620      	mov	r0, r4
 80026f2:	f000 fe17 	bl	8003324 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(inner_color);
 80026f6:	4630      	mov	r0, r6
 80026f8:	f000 fdea 	bl	80032d0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(x*10+1, y*10+1, 8, 8);
 80026fc:	1c69      	adds	r1, r5, #1
 80026fe:	1c60      	adds	r0, r4, #1
 8002700:	2308      	movs	r3, #8
 8002702:	461a      	mov	r2, r3
 8002704:	b289      	uxth	r1, r1
 8002706:	b280      	uxth	r0, r0
}
 8002708:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	BSP_LCD_FillRect(x*10+1, y*10+1, 8, 8);
 800270c:	f000 be0a 	b.w	8003324 <BSP_LCD_FillRect>

08002710 <ShowBlock>:

void ShowBlock(char blockInfo[][4])
{
 8002710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	{
		for(x=0; x<4; x++)
		{
			if(blockInfo[y][x] ==1)
			{
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_WHITE, LCD_COLOR_RED);
 8002714:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800275c <ShowBlock+0x4c>
 8002718:	f8df a044 	ldr.w	sl, [pc, #68]	; 8002760 <ShowBlock+0x50>
{
 800271c:	4680      	mov	r8, r0
	for(y=0; y<4; y++)
 800271e:	2500      	movs	r5, #0
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_WHITE, LCD_COLOR_RED);
 8002720:	4e0d      	ldr	r6, [pc, #52]	; (8002758 <ShowBlock+0x48>)
 8002722:	eb08 0785 	add.w	r7, r8, r5, lsl #2
{
 8002726:	2400      	movs	r4, #0
			if(blockInfo[y][x] ==1)
 8002728:	5d3b      	ldrb	r3, [r7, r4]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d10c      	bne.n	8002748 <ShowBlock+0x38>
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_WHITE, LCD_COLOR_RED);
 800272e:	f8d9 1000 	ldr.w	r1, [r9]
 8002732:	f8da 0000 	ldr.w	r0, [sl]
 8002736:	4429      	add	r1, r5
 8002738:	4420      	add	r0, r4
 800273a:	4633      	mov	r3, r6
 800273c:	f04f 32ff 	mov.w	r2, #4294967295
 8002740:	b289      	uxth	r1, r1
 8002742:	b280      	uxth	r0, r0
 8002744:	f7ff ffc2 	bl	80026cc <DrawBlock>
		for(x=0; x<4; x++)
 8002748:	3401      	adds	r4, #1
 800274a:	2c04      	cmp	r4, #4
 800274c:	d1ec      	bne.n	8002728 <ShowBlock+0x18>
	for(y=0; y<4; y++)
 800274e:	3501      	adds	r5, #1
 8002750:	2d04      	cmp	r5, #4
 8002752:	d1e5      	bne.n	8002720 <ShowBlock+0x10>
 8002754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002758:	ffff0000 	.word	0xffff0000
 800275c:	20000298 	.word	0x20000298
 8002760:	20000294 	.word	0x20000294

08002764 <DeleteBlock>:
		}
	}
}

void DeleteBlock(char blockInfo[][4])
{
 8002764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	{
		for(x=0; x<4; x++)
		{
			if(blockInfo[y][x] ==1)
			{
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_BLUE, LCD_COLOR_BLUE);
 8002768:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80027b0 <DeleteBlock+0x4c>
 800276c:	f8df a044 	ldr.w	sl, [pc, #68]	; 80027b4 <DeleteBlock+0x50>
{
 8002770:	4680      	mov	r8, r0
	for(y=0; y<4; y++)
 8002772:	2500      	movs	r5, #0
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_BLUE, LCD_COLOR_BLUE);
 8002774:	4e0d      	ldr	r6, [pc, #52]	; (80027ac <DeleteBlock+0x48>)
 8002776:	eb08 0785 	add.w	r7, r8, r5, lsl #2
{
 800277a:	2400      	movs	r4, #0
			if(blockInfo[y][x] ==1)
 800277c:	5d3b      	ldrb	r3, [r7, r4]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d10b      	bne.n	800279a <DeleteBlock+0x36>
				DrawBlock(curPosX+x, curPosY+y, LCD_COLOR_BLUE, LCD_COLOR_BLUE);
 8002782:	f8d9 1000 	ldr.w	r1, [r9]
 8002786:	f8da 0000 	ldr.w	r0, [sl]
 800278a:	4a08      	ldr	r2, [pc, #32]	; (80027ac <DeleteBlock+0x48>)
 800278c:	4429      	add	r1, r5
 800278e:	4420      	add	r0, r4
 8002790:	4633      	mov	r3, r6
 8002792:	b289      	uxth	r1, r1
 8002794:	b280      	uxth	r0, r0
 8002796:	f7ff ff99 	bl	80026cc <DrawBlock>
		for(x=0; x<4; x++)
 800279a:	3401      	adds	r4, #1
 800279c:	2c04      	cmp	r4, #4
 800279e:	d1ed      	bne.n	800277c <DeleteBlock+0x18>
	for(y=0; y<4; y++)
 80027a0:	3501      	adds	r5, #1
 80027a2:	2d04      	cmp	r5, #4
 80027a4:	d1e6      	bne.n	8002774 <DeleteBlock+0x10>
 80027a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027aa:	bf00      	nop
 80027ac:	ff0000ff 	.word	0xff0000ff
 80027b0:	20000298 	.word	0x20000298
 80027b4:	20000294 	.word	0x20000294

080027b8 <BlockDown>:
		}
	}
}

void BlockDown(void)
{
 80027b8:	b538      	push	{r3, r4, r5, lr}
	return currentBlockModel;
 80027ba:	4d09      	ldr	r5, [pc, #36]	; (80027e0 <BlockDown+0x28>)
	DeleteBlock(blockModel[GetCurrentBlockIdx()]);
 80027bc:	4c09      	ldr	r4, [pc, #36]	; (80027e4 <BlockDown+0x2c>)
 80027be:	6828      	ldr	r0, [r5, #0]
 80027c0:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 80027c4:	f7ff ffce 	bl	8002764 <DeleteBlock>
	curPosY += 1;
 80027c8:	4a07      	ldr	r2, [pc, #28]	; (80027e8 <BlockDown+0x30>)
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 80027ca:	6828      	ldr	r0, [r5, #0]
	curPosY += 1;
 80027cc:	6813      	ldr	r3, [r2, #0]
 80027ce:	3301      	adds	r3, #1
 80027d0:	6013      	str	r3, [r2, #0]
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 80027d2:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 80027d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 80027da:	f7ff bf99 	b.w	8002710 <ShowBlock>
 80027de:	bf00      	nop
 80027e0:	2000029c 	.word	0x2000029c
 80027e4:	20000008 	.word	0x20000008
 80027e8:	20000298 	.word	0x20000298

080027ec <ShiftLeft>:

void ShiftLeft(void)
{
 80027ec:	b538      	push	{r3, r4, r5, lr}
	return currentBlockModel;
 80027ee:	4d09      	ldr	r5, [pc, #36]	; (8002814 <ShiftLeft+0x28>)
	DeleteBlock(blockModel[GetCurrentBlockIdx()]);
 80027f0:	4c09      	ldr	r4, [pc, #36]	; (8002818 <ShiftLeft+0x2c>)
 80027f2:	6828      	ldr	r0, [r5, #0]
 80027f4:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 80027f8:	f7ff ffb4 	bl	8002764 <DeleteBlock>
	curPosX -= 1;
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <ShiftLeft+0x30>)
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 80027fe:	6828      	ldr	r0, [r5, #0]
	curPosX -= 1;
 8002800:	6813      	ldr	r3, [r2, #0]
 8002802:	3b01      	subs	r3, #1
 8002804:	6013      	str	r3, [r2, #0]
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 8002806:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 800280a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 800280e:	f7ff bf7f 	b.w	8002710 <ShowBlock>
 8002812:	bf00      	nop
 8002814:	2000029c 	.word	0x2000029c
 8002818:	20000008 	.word	0x20000008
 800281c:	20000294 	.word	0x20000294

08002820 <ShiftRight>:

void ShiftRight(void)
{
 8002820:	b538      	push	{r3, r4, r5, lr}
	return currentBlockModel;
 8002822:	4d09      	ldr	r5, [pc, #36]	; (8002848 <ShiftRight+0x28>)
	DeleteBlock(blockModel[GetCurrentBlockIdx()]);
 8002824:	4c09      	ldr	r4, [pc, #36]	; (800284c <ShiftRight+0x2c>)
 8002826:	6828      	ldr	r0, [r5, #0]
 8002828:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 800282c:	f7ff ff9a 	bl	8002764 <DeleteBlock>
	curPosX += 1;
 8002830:	4a07      	ldr	r2, [pc, #28]	; (8002850 <ShiftRight+0x30>)
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 8002832:	6828      	ldr	r0, [r5, #0]
	curPosX += 1;
 8002834:	6813      	ldr	r3, [r2, #0]
 8002836:	3301      	adds	r3, #1
 8002838:	6013      	str	r3, [r2, #0]
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 800283a:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 800283e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 8002842:	f7ff bf65 	b.w	8002710 <ShowBlock>
 8002846:	bf00      	nop
 8002848:	2000029c 	.word	0x2000029c
 800284c:	20000008 	.word	0x20000008
 8002850:	20000294 	.word	0x20000294

08002854 <RotateBlock>:

void RotateBlock(void)
{
 8002854:	b538      	push	{r3, r4, r5, lr}
	return currentBlockModel;
 8002856:	4d0c      	ldr	r5, [pc, #48]	; (8002888 <RotateBlock+0x34>)
	int nextRotate;

	DeleteBlock(blockModel[GetCurrentBlockIdx()]);
 8002858:	4c0c      	ldr	r4, [pc, #48]	; (800288c <RotateBlock+0x38>)
 800285a:	6828      	ldr	r0, [r5, #0]
 800285c:	eb04 1000 	add.w	r0, r4, r0, lsl #4
 8002860:	f7ff ff80 	bl	8002764 <DeleteBlock>

	nextRotate = rotateSte+1;
 8002864:	490a      	ldr	r1, [pc, #40]	; (8002890 <RotateBlock+0x3c>)
	nextRotate %= 4;
	rotateSte = nextRotate;


	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 8002866:	6828      	ldr	r0, [r5, #0]
	nextRotate = rotateSte+1;
 8002868:	680b      	ldr	r3, [r1, #0]
 800286a:	3301      	adds	r3, #1
	nextRotate %= 4;
 800286c:	425a      	negs	r2, r3
 800286e:	f002 0203 	and.w	r2, r2, #3
 8002872:	f003 0303 	and.w	r3, r3, #3
 8002876:	bf58      	it	pl
 8002878:	4253      	negpl	r3, r2
	rotateSte = nextRotate;
 800287a:	600b      	str	r3, [r1, #0]
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 800287c:	eb04 1000 	add.w	r0, r4, r0, lsl #4
}
 8002880:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ShowBlock(blockModel[GetCurrentBlockIdx()]);
 8002884:	f7ff bf44 	b.w	8002710 <ShowBlock>
 8002888:	2000029c 	.word	0x2000029c
 800288c:	20000008 	.word	0x20000008
 8002890:	200002a0 	.word	0x200002a0

08002894 <ili9341_GetLcdPixelWidth>:
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
}
 8002894:	20f0      	movs	r0, #240	; 0xf0
 8002896:	4770      	bx	lr

08002898 <ili9341_GetLcdPixelHeight>:
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
}
 8002898:	f44f 70a0 	mov.w	r0, #320	; 0x140
 800289c:	4770      	bx	lr

0800289e <ili9341_DisplayOn>:
  LCD_IO_WriteReg(LCD_Reg);
 800289e:	2029      	movs	r0, #41	; 0x29
 80028a0:	f000 bc40 	b.w	8003124 <LCD_IO_WriteReg>

080028a4 <ili9341_DisplayOff>:
 80028a4:	2028      	movs	r0, #40	; 0x28
 80028a6:	f000 bc3d 	b.w	8003124 <LCD_IO_WriteReg>

080028aa <ili9341_Init>:
{
 80028aa:	b508      	push	{r3, lr}
  LCD_IO_Init();
 80028ac:	f000 fbc2 	bl	8003034 <LCD_IO_Init>
  LCD_IO_WriteReg(LCD_Reg);
 80028b0:	20ca      	movs	r0, #202	; 0xca
 80028b2:	f000 fc37 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80028b6:	20c3      	movs	r0, #195	; 0xc3
 80028b8:	f000 fc18 	bl	80030ec <LCD_IO_WriteData>
 80028bc:	2008      	movs	r0, #8
 80028be:	f000 fc15 	bl	80030ec <LCD_IO_WriteData>
 80028c2:	2050      	movs	r0, #80	; 0x50
 80028c4:	f000 fc12 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80028c8:	20cf      	movs	r0, #207	; 0xcf
 80028ca:	f000 fc2b 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80028ce:	2000      	movs	r0, #0
 80028d0:	f000 fc0c 	bl	80030ec <LCD_IO_WriteData>
 80028d4:	20c1      	movs	r0, #193	; 0xc1
 80028d6:	f000 fc09 	bl	80030ec <LCD_IO_WriteData>
 80028da:	2030      	movs	r0, #48	; 0x30
 80028dc:	f000 fc06 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80028e0:	20ed      	movs	r0, #237	; 0xed
 80028e2:	f000 fc1f 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80028e6:	2064      	movs	r0, #100	; 0x64
 80028e8:	f000 fc00 	bl	80030ec <LCD_IO_WriteData>
 80028ec:	2003      	movs	r0, #3
 80028ee:	f000 fbfd 	bl	80030ec <LCD_IO_WriteData>
 80028f2:	2012      	movs	r0, #18
 80028f4:	f000 fbfa 	bl	80030ec <LCD_IO_WriteData>
 80028f8:	2081      	movs	r0, #129	; 0x81
 80028fa:	f000 fbf7 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80028fe:	20e8      	movs	r0, #232	; 0xe8
 8002900:	f000 fc10 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002904:	2085      	movs	r0, #133	; 0x85
 8002906:	f000 fbf1 	bl	80030ec <LCD_IO_WriteData>
 800290a:	2000      	movs	r0, #0
 800290c:	f000 fbee 	bl	80030ec <LCD_IO_WriteData>
 8002910:	2078      	movs	r0, #120	; 0x78
 8002912:	f000 fbeb 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002916:	20cb      	movs	r0, #203	; 0xcb
 8002918:	f000 fc04 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800291c:	2039      	movs	r0, #57	; 0x39
 800291e:	f000 fbe5 	bl	80030ec <LCD_IO_WriteData>
 8002922:	202c      	movs	r0, #44	; 0x2c
 8002924:	f000 fbe2 	bl	80030ec <LCD_IO_WriteData>
 8002928:	2000      	movs	r0, #0
 800292a:	f000 fbdf 	bl	80030ec <LCD_IO_WriteData>
 800292e:	2034      	movs	r0, #52	; 0x34
 8002930:	f000 fbdc 	bl	80030ec <LCD_IO_WriteData>
 8002934:	2002      	movs	r0, #2
 8002936:	f000 fbd9 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800293a:	20f7      	movs	r0, #247	; 0xf7
 800293c:	f000 fbf2 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002940:	2020      	movs	r0, #32
 8002942:	f000 fbd3 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002946:	20ea      	movs	r0, #234	; 0xea
 8002948:	f000 fbec 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800294c:	2000      	movs	r0, #0
 800294e:	f000 fbcd 	bl	80030ec <LCD_IO_WriteData>
 8002952:	2000      	movs	r0, #0
 8002954:	f000 fbca 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002958:	20b1      	movs	r0, #177	; 0xb1
 800295a:	f000 fbe3 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800295e:	2000      	movs	r0, #0
 8002960:	f000 fbc4 	bl	80030ec <LCD_IO_WriteData>
 8002964:	201b      	movs	r0, #27
 8002966:	f000 fbc1 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800296a:	20b6      	movs	r0, #182	; 0xb6
 800296c:	f000 fbda 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002970:	200a      	movs	r0, #10
 8002972:	f000 fbbb 	bl	80030ec <LCD_IO_WriteData>
 8002976:	20a2      	movs	r0, #162	; 0xa2
 8002978:	f000 fbb8 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 800297c:	20c0      	movs	r0, #192	; 0xc0
 800297e:	f000 fbd1 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002982:	2010      	movs	r0, #16
 8002984:	f000 fbb2 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002988:	20c1      	movs	r0, #193	; 0xc1
 800298a:	f000 fbcb 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800298e:	2010      	movs	r0, #16
 8002990:	f000 fbac 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002994:	20c5      	movs	r0, #197	; 0xc5
 8002996:	f000 fbc5 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 800299a:	2045      	movs	r0, #69	; 0x45
 800299c:	f000 fba6 	bl	80030ec <LCD_IO_WriteData>
 80029a0:	2015      	movs	r0, #21
 80029a2:	f000 fba3 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029a6:	20c7      	movs	r0, #199	; 0xc7
 80029a8:	f000 fbbc 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029ac:	2090      	movs	r0, #144	; 0x90
 80029ae:	f000 fb9d 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029b2:	2036      	movs	r0, #54	; 0x36
 80029b4:	f000 fbb6 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029b8:	20c8      	movs	r0, #200	; 0xc8
 80029ba:	f000 fb97 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029be:	20f2      	movs	r0, #242	; 0xf2
 80029c0:	f000 fbb0 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029c4:	2000      	movs	r0, #0
 80029c6:	f000 fb91 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029ca:	20b0      	movs	r0, #176	; 0xb0
 80029cc:	f000 fbaa 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029d0:	20c2      	movs	r0, #194	; 0xc2
 80029d2:	f000 fb8b 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029d6:	20b6      	movs	r0, #182	; 0xb6
 80029d8:	f000 fba4 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029dc:	200a      	movs	r0, #10
 80029de:	f000 fb85 	bl	80030ec <LCD_IO_WriteData>
 80029e2:	20a7      	movs	r0, #167	; 0xa7
 80029e4:	f000 fb82 	bl	80030ec <LCD_IO_WriteData>
 80029e8:	2027      	movs	r0, #39	; 0x27
 80029ea:	f000 fb7f 	bl	80030ec <LCD_IO_WriteData>
 80029ee:	2004      	movs	r0, #4
 80029f0:	f000 fb7c 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 80029f4:	202a      	movs	r0, #42	; 0x2a
 80029f6:	f000 fb95 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 80029fa:	2000      	movs	r0, #0
 80029fc:	f000 fb76 	bl	80030ec <LCD_IO_WriteData>
 8002a00:	2000      	movs	r0, #0
 8002a02:	f000 fb73 	bl	80030ec <LCD_IO_WriteData>
 8002a06:	2000      	movs	r0, #0
 8002a08:	f000 fb70 	bl	80030ec <LCD_IO_WriteData>
 8002a0c:	20ef      	movs	r0, #239	; 0xef
 8002a0e:	f000 fb6d 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002a12:	202b      	movs	r0, #43	; 0x2b
 8002a14:	f000 fb86 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f000 fb67 	bl	80030ec <LCD_IO_WriteData>
 8002a1e:	2000      	movs	r0, #0
 8002a20:	f000 fb64 	bl	80030ec <LCD_IO_WriteData>
 8002a24:	2001      	movs	r0, #1
 8002a26:	f000 fb61 	bl	80030ec <LCD_IO_WriteData>
 8002a2a:	203f      	movs	r0, #63	; 0x3f
 8002a2c:	f000 fb5e 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002a30:	20f6      	movs	r0, #246	; 0xf6
 8002a32:	f000 fb77 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002a36:	2001      	movs	r0, #1
 8002a38:	f000 fb58 	bl	80030ec <LCD_IO_WriteData>
 8002a3c:	2000      	movs	r0, #0
 8002a3e:	f000 fb55 	bl	80030ec <LCD_IO_WriteData>
 8002a42:	2006      	movs	r0, #6
 8002a44:	f000 fb52 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002a48:	202c      	movs	r0, #44	; 0x2c
 8002a4a:	f000 fb6b 	bl	8003124 <LCD_IO_WriteReg>
  LCD_Delay(200);
 8002a4e:	20c8      	movs	r0, #200	; 0xc8
 8002a50:	f000 fbba 	bl	80031c8 <LCD_Delay>
  LCD_IO_WriteReg(LCD_Reg);
 8002a54:	2026      	movs	r0, #38	; 0x26
 8002a56:	f000 fb65 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	f000 fb46 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002a60:	20e0      	movs	r0, #224	; 0xe0
 8002a62:	f000 fb5f 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002a66:	200f      	movs	r0, #15
 8002a68:	f000 fb40 	bl	80030ec <LCD_IO_WriteData>
 8002a6c:	2029      	movs	r0, #41	; 0x29
 8002a6e:	f000 fb3d 	bl	80030ec <LCD_IO_WriteData>
 8002a72:	2024      	movs	r0, #36	; 0x24
 8002a74:	f000 fb3a 	bl	80030ec <LCD_IO_WriteData>
 8002a78:	200c      	movs	r0, #12
 8002a7a:	f000 fb37 	bl	80030ec <LCD_IO_WriteData>
 8002a7e:	200e      	movs	r0, #14
 8002a80:	f000 fb34 	bl	80030ec <LCD_IO_WriteData>
 8002a84:	2009      	movs	r0, #9
 8002a86:	f000 fb31 	bl	80030ec <LCD_IO_WriteData>
 8002a8a:	204e      	movs	r0, #78	; 0x4e
 8002a8c:	f000 fb2e 	bl	80030ec <LCD_IO_WriteData>
 8002a90:	2078      	movs	r0, #120	; 0x78
 8002a92:	f000 fb2b 	bl	80030ec <LCD_IO_WriteData>
 8002a96:	203c      	movs	r0, #60	; 0x3c
 8002a98:	f000 fb28 	bl	80030ec <LCD_IO_WriteData>
 8002a9c:	2009      	movs	r0, #9
 8002a9e:	f000 fb25 	bl	80030ec <LCD_IO_WriteData>
 8002aa2:	2013      	movs	r0, #19
 8002aa4:	f000 fb22 	bl	80030ec <LCD_IO_WriteData>
 8002aa8:	2005      	movs	r0, #5
 8002aaa:	f000 fb1f 	bl	80030ec <LCD_IO_WriteData>
 8002aae:	2017      	movs	r0, #23
 8002ab0:	f000 fb1c 	bl	80030ec <LCD_IO_WriteData>
 8002ab4:	2011      	movs	r0, #17
 8002ab6:	f000 fb19 	bl	80030ec <LCD_IO_WriteData>
 8002aba:	2000      	movs	r0, #0
 8002abc:	f000 fb16 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002ac0:	20e1      	movs	r0, #225	; 0xe1
 8002ac2:	f000 fb2f 	bl	8003124 <LCD_IO_WriteReg>
  LCD_IO_WriteData(RegValue);
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	f000 fb10 	bl	80030ec <LCD_IO_WriteData>
 8002acc:	2016      	movs	r0, #22
 8002ace:	f000 fb0d 	bl	80030ec <LCD_IO_WriteData>
 8002ad2:	201b      	movs	r0, #27
 8002ad4:	f000 fb0a 	bl	80030ec <LCD_IO_WriteData>
 8002ad8:	2004      	movs	r0, #4
 8002ada:	f000 fb07 	bl	80030ec <LCD_IO_WriteData>
 8002ade:	2011      	movs	r0, #17
 8002ae0:	f000 fb04 	bl	80030ec <LCD_IO_WriteData>
 8002ae4:	2007      	movs	r0, #7
 8002ae6:	f000 fb01 	bl	80030ec <LCD_IO_WriteData>
 8002aea:	2031      	movs	r0, #49	; 0x31
 8002aec:	f000 fafe 	bl	80030ec <LCD_IO_WriteData>
 8002af0:	2033      	movs	r0, #51	; 0x33
 8002af2:	f000 fafb 	bl	80030ec <LCD_IO_WriteData>
 8002af6:	2042      	movs	r0, #66	; 0x42
 8002af8:	f000 faf8 	bl	80030ec <LCD_IO_WriteData>
 8002afc:	2005      	movs	r0, #5
 8002afe:	f000 faf5 	bl	80030ec <LCD_IO_WriteData>
 8002b02:	200c      	movs	r0, #12
 8002b04:	f000 faf2 	bl	80030ec <LCD_IO_WriteData>
 8002b08:	200a      	movs	r0, #10
 8002b0a:	f000 faef 	bl	80030ec <LCD_IO_WriteData>
 8002b0e:	2028      	movs	r0, #40	; 0x28
 8002b10:	f000 faec 	bl	80030ec <LCD_IO_WriteData>
 8002b14:	202f      	movs	r0, #47	; 0x2f
 8002b16:	f000 fae9 	bl	80030ec <LCD_IO_WriteData>
 8002b1a:	200f      	movs	r0, #15
 8002b1c:	f000 fae6 	bl	80030ec <LCD_IO_WriteData>
  LCD_IO_WriteReg(LCD_Reg);
 8002b20:	2011      	movs	r0, #17
 8002b22:	f000 faff 	bl	8003124 <LCD_IO_WriteReg>
  LCD_Delay(200);
 8002b26:	20c8      	movs	r0, #200	; 0xc8
 8002b28:	f000 fb4e 	bl	80031c8 <LCD_Delay>
  LCD_IO_WriteReg(LCD_Reg);
 8002b2c:	2029      	movs	r0, #41	; 0x29
 8002b2e:	f000 faf9 	bl	8003124 <LCD_IO_WriteReg>
 8002b32:	202c      	movs	r0, #44	; 0x2c
}
 8002b34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LCD_IO_WriteReg(LCD_Reg);
 8002b38:	f000 baf4 	b.w	8003124 <LCD_IO_WriteReg>

08002b3c <ili9341_ReadID>:
{
 8002b3c:	b508      	push	{r3, lr}
  LCD_IO_Init();
 8002b3e:	f000 fa79 	bl	8003034 <LCD_IO_Init>
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8002b42:	2103      	movs	r1, #3
 8002b44:	20d3      	movs	r0, #211	; 0xd3
 8002b46:	f000 fb09 	bl	800315c <LCD_IO_ReadData>
}
 8002b4a:	b280      	uxth	r0, r0
 8002b4c:	bd08      	pop	{r3, pc}
	...

08002b50 <HAL_UART_RxCpltCallback>:
*/

uint8_t u8ReceiveData;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b50:	b508      	push	{r3, lr}
	switch(u8ReceiveData)
 8002b52:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <HAL_UART_RxCpltCallback+0x40>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b4c      	cmp	r3, #76	; 0x4c
 8002b58:	d017      	beq.n	8002b8a <HAL_UART_RxCpltCallback+0x3a>
 8002b5a:	d80a      	bhi.n	8002b72 <HAL_UART_RxCpltCallback+0x22>
 8002b5c:	2b4a      	cmp	r3, #74	; 0x4a
 8002b5e:	d00e      	beq.n	8002b7e <HAL_UART_RxCpltCallback+0x2e>
 8002b60:	2b4b      	cmp	r3, #75	; 0x4b
 8002b62:	d00f      	beq.n	8002b84 <HAL_UART_RxCpltCallback+0x34>
		case 'l':
		case 'L':
			ShiftRight();
			break;
	}
	HAL_UART_Receive_IT(&huart1, &u8ReceiveData,1);
 8002b64:	2201      	movs	r2, #1
 8002b66:	490a      	ldr	r1, [pc, #40]	; (8002b90 <HAL_UART_RxCpltCallback+0x40>)
 8002b68:	480a      	ldr	r0, [pc, #40]	; (8002b94 <HAL_UART_RxCpltCallback+0x44>)
}
 8002b6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, &u8ReceiveData,1);
 8002b6e:	f7ff bbcd 	b.w	800230c <HAL_UART_Receive_IT>
	switch(u8ReceiveData)
 8002b72:	2b6b      	cmp	r3, #107	; 0x6b
 8002b74:	d006      	beq.n	8002b84 <HAL_UART_RxCpltCallback+0x34>
 8002b76:	2b6c      	cmp	r3, #108	; 0x6c
 8002b78:	d007      	beq.n	8002b8a <HAL_UART_RxCpltCallback+0x3a>
 8002b7a:	2b6a      	cmp	r3, #106	; 0x6a
 8002b7c:	d1f2      	bne.n	8002b64 <HAL_UART_RxCpltCallback+0x14>
			ShiftLeft();
 8002b7e:	f7ff fe35 	bl	80027ec <ShiftLeft>
			break;
 8002b82:	e7ef      	b.n	8002b64 <HAL_UART_RxCpltCallback+0x14>
			RotateBlock();
 8002b84:	f7ff fe66 	bl	8002854 <RotateBlock>
			break;
 8002b88:	e7ec      	b.n	8002b64 <HAL_UART_RxCpltCallback+0x14>
			ShiftRight();
 8002b8a:	f7ff fe49 	bl	8002820 <ShiftRight>
			break;
 8002b8e:	e7e9      	b.n	8002b64 <HAL_UART_RxCpltCallback+0x14>
 8002b90:	200005f4 	.word	0x200005f4
 8002b94:	200005b4 	.word	0x200005b4

08002b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b98:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b9a:	2430      	movs	r4, #48	; 0x30
{
 8002b9c:	b0a1      	sub	sp, #132	; 0x84
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b9e:	4622      	mov	r2, r4
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	a808      	add	r0, sp, #32
 8002ba4:	f001 f924 	bl	8003df0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ba8:	2214      	movs	r2, #20
 8002baa:	2100      	movs	r1, #0
 8002bac:	a803      	add	r0, sp, #12
 8002bae:	f001 f91f 	bl	8003df0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	4622      	mov	r2, r4
 8002bb6:	a814      	add	r0, sp, #80	; 0x50
 8002bb8:	f001 f91a 	bl	8003df0 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bbc:	2400      	movs	r4, #0
 8002bbe:	4b23      	ldr	r3, [pc, #140]	; (8002c4c <SystemClock_Config+0xb4>)
 8002bc0:	9401      	str	r4, [sp, #4]
 8002bc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bc4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd0:	9301      	str	r3, [sp, #4]
 8002bd2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bd4:	4b1e      	ldr	r3, [pc, #120]	; (8002c50 <SystemClock_Config+0xb8>)
 8002bd6:	9402      	str	r4, [sp, #8]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002be6:	9302      	str	r3, [sp, #8]
 8002be8:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bea:	2301      	movs	r3, #1
 8002bec:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bf2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bf4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002bf8:	22b4      	movs	r2, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bfa:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bfc:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bfe:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c00:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002c02:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c04:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c06:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c08:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c0a:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c0c:	f7fe fb46 	bl	800129c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002c10:	f7fe fb08 	bl	8001224 <HAL_PWREx_EnableOverDrive>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c14:	230f      	movs	r3, #15
 8002c16:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c18:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c1c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c1e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c24:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c26:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c28:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c2a:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c2c:	f7fe fce6 	bl	80015fc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002c30:	2308      	movs	r3, #8
 8002c32:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 127;
 8002c34:	237f      	movs	r3, #127	; 0x7f
 8002c36:	9318      	str	r3, [sp, #96]	; 0x60
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8002c38:	2305      	movs	r3, #5
 8002c3a:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c3c:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002c3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c42:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c44:	f7fe fd94 	bl	8001770 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002c48:	b021      	add	sp, #132	; 0x84
 8002c4a:	bd30      	pop	{r4, r5, pc}
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40007000 	.word	0x40007000

08002c54 <main>:
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b0a2      	sub	sp, #136	; 0x88
  HAL_Init();
 8002c58:	f7fd fc74 	bl	8000544 <HAL_Init>
  SystemClock_Config();
 8002c5c:	f7ff ff9c 	bl	8002b98 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c60:	2214      	movs	r2, #20
 8002c62:	2100      	movs	r1, #0
 8002c64:	a815      	add	r0, sp, #84	; 0x54

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c66:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c68:	f001 f8c2 	bl	8003df0 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c6c:	4ba9      	ldr	r3, [pc, #676]	; (8002f14 <main+0x2c0>)
 8002c6e:	9400      	str	r4, [sp, #0]
 8002c70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002c72:	48a9      	ldr	r0, [pc, #676]	; (8002f18 <main+0x2c4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c74:	f042 0220 	orr.w	r2, r2, #32
 8002c78:	631a      	str	r2, [r3, #48]	; 0x30
 8002c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c7c:	f002 0220 	and.w	r2, r2, #32
 8002c80:	9200      	str	r2, [sp, #0]
 8002c82:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c84:	9401      	str	r4, [sp, #4]
 8002c86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c8c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c90:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002c94:	9201      	str	r2, [sp, #4]
 8002c96:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c98:	9402      	str	r4, [sp, #8]
 8002c9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c9c:	f042 0204 	orr.w	r2, r2, #4
 8002ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ca2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ca4:	f002 0204 	and.w	r2, r2, #4
 8002ca8:	9202      	str	r2, [sp, #8]
 8002caa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cac:	9403      	str	r4, [sp, #12]
 8002cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	631a      	str	r2, [r3, #48]	; 0x30
 8002cb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cb8:	f002 0201 	and.w	r2, r2, #1
 8002cbc:	9203      	str	r2, [sp, #12]
 8002cbe:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc0:	9404      	str	r4, [sp, #16]
 8002cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cc4:	f042 0202 	orr.w	r2, r2, #2
 8002cc8:	631a      	str	r2, [r3, #48]	; 0x30
 8002cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ccc:	f002 0202 	and.w	r2, r2, #2
 8002cd0:	9204      	str	r2, [sp, #16]
 8002cd2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002cd4:	9405      	str	r4, [sp, #20]
 8002cd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cdc:	631a      	str	r2, [r3, #48]	; 0x30
 8002cde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ce0:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002ce4:	9205      	str	r2, [sp, #20]
 8002ce6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ce8:	9406      	str	r4, [sp, #24]
 8002cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cec:	f042 0210 	orr.w	r2, r2, #16
 8002cf0:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cf4:	f002 0210 	and.w	r2, r2, #16
 8002cf8:	9206      	str	r2, [sp, #24]
 8002cfa:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cfc:	9407      	str	r4, [sp, #28]
 8002cfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d00:	f042 0208 	orr.w	r2, r2, #8
 8002d04:	631a      	str	r2, [r3, #48]	; 0x30
 8002d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002d0e:	4622      	mov	r2, r4
 8002d10:	2104      	movs	r1, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d12:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8002d14:	f7fe f86a 	bl	8000dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8002d18:	4622      	mov	r2, r4
 8002d1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d1e:	487f      	ldr	r0, [pc, #508]	; (8002f1c <main+0x2c8>)
 8002d20:	f7fe f864 	bl	8000dec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d24:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d26:	2504      	movs	r5, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d28:	a915      	add	r1, sp, #84	; 0x54
 8002d2a:	487b      	ldr	r0, [pc, #492]	; (8002f18 <main+0x2c4>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d2c:	9515      	str	r5, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d2e:	9616      	str	r6, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d32:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d34:	f7fd fed4 	bl	8000ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d3c:	a915      	add	r1, sp, #84	; 0x54
 8002d3e:	4877      	ldr	r0, [pc, #476]	; (8002f1c <main+0x2c8>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002d40:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d42:	9616      	str	r6, [sp, #88]	; 0x58
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d44:	9417      	str	r4, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d46:	9418      	str	r4, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d48:	f7fd feca 	bl	8000ae0 <HAL_GPIO_Init>
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8002d4c:	221c      	movs	r2, #28
 8002d4e:	4621      	mov	r1, r4
 8002d50:	a815      	add	r0, sp, #84	; 0x54
 8002d52:	f001 f84d 	bl	8003df0 <memset>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002d56:	4872      	ldr	r0, [pc, #456]	; (8002f20 <main+0x2cc>)
 8002d58:	4b72      	ldr	r3, [pc, #456]	; (8002f24 <main+0x2d0>)
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8002d5a:	60c5      	str	r5, [r0, #12]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002d5c:	2240      	movs	r2, #64	; 0x40
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8002d5e:	e880 0048 	stmia.w	r0, {r3, r6}
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002d62:	6142      	str	r2, [r0, #20]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002d64:	2310      	movs	r3, #16
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8002d66:	2280      	movs	r2, #128	; 0x80
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002d68:	a915      	add	r1, sp, #84	; 0x54
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002d6a:	6103      	str	r3, [r0, #16]
  SdramTiming.LoadToActiveDelay = 16;
 8002d6c:	9315      	str	r3, [sp, #84]	; 0x54
  SdramTiming.ExitSelfRefreshDelay = 16;
 8002d6e:	9316      	str	r3, [sp, #88]	; 0x58
  SdramTiming.SelfRefreshTime = 16;
 8002d70:	9317      	str	r3, [sp, #92]	; 0x5c
  SdramTiming.RowCycleDelay = 16;
 8002d72:	9318      	str	r3, [sp, #96]	; 0x60
  SdramTiming.WriteRecoveryTime = 16;
 8002d74:	9319      	str	r3, [sp, #100]	; 0x64
  SdramTiming.RPDelay = 16;
 8002d76:	931a      	str	r3, [sp, #104]	; 0x68
  SdramTiming.RCDDelay = 16;
 8002d78:	931b      	str	r3, [sp, #108]	; 0x6c
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8002d7a:	6182      	str	r2, [r0, #24]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002d7c:	6084      	str	r4, [r0, #8]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002d7e:	61c4      	str	r4, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8002d80:	6204      	str	r4, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8002d82:	6244      	str	r4, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002d84:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002d86:	f7fe fe0b 	bl	80019a0 <HAL_SDRAM_Init>
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002d8a:	2234      	movs	r2, #52	; 0x34
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	a808      	add	r0, sp, #32
 8002d90:	f001 f82e 	bl	8003df0 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8002d94:	2234      	movs	r2, #52	; 0x34
 8002d96:	4621      	mov	r1, r4
 8002d98:	a815      	add	r0, sp, #84	; 0x54
 8002d9a:	f001 f829 	bl	8003df0 <memset>
  hltdc.Instance = LTDC;
 8002d9e:	4d62      	ldr	r5, [pc, #392]	; (8002f28 <main+0x2d4>)
 8002da0:	4b62      	ldr	r3, [pc, #392]	; (8002f2c <main+0x2d8>)
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002da2:	60ac      	str	r4, [r5, #8]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002da4:	e885 0018 	stmia.w	r5, {r3, r4}
  hltdc.Init.HorizontalSync = 7;
 8002da8:	2307      	movs	r3, #7
 8002daa:	616b      	str	r3, [r5, #20]
  hltdc.Init.VerticalSync = 3;
 8002dac:	2303      	movs	r3, #3
 8002dae:	61ab      	str	r3, [r5, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8002db0:	230e      	movs	r3, #14
 8002db2:	61eb      	str	r3, [r5, #28]
  hltdc.Init.AccumulatedActiveW = 654;
 8002db4:	f240 238e 	movw	r3, #654	; 0x28e
 8002db8:	626b      	str	r3, [r5, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8002dba:	f240 13e5 	movw	r3, #485	; 0x1e5
 8002dbe:	62ab      	str	r3, [r5, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8002dc0:	f44f 7325 	mov.w	r3, #660	; 0x294
  hltdc.Init.AccumulatedVBP = 5;
 8002dc4:	2705      	movs	r7, #5
  hltdc.Init.TotalWidth = 660;
 8002dc6:	62eb      	str	r3, [r5, #44]	; 0x2c
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002dc8:	4628      	mov	r0, r5
  hltdc.Init.TotalHeigh = 487;
 8002dca:	f240 13e7 	movw	r3, #487	; 0x1e7
 8002dce:	632b      	str	r3, [r5, #48]	; 0x30
  hltdc.Init.AccumulatedVBP = 5;
 8002dd0:	622f      	str	r7, [r5, #32]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002dd2:	60ec      	str	r4, [r5, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002dd4:	612c      	str	r4, [r5, #16]
  hltdc.Init.Backcolor.Blue = 0;
 8002dd6:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002dda:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002dde:	f885 4036 	strb.w	r4, [r5, #54]	; 0x36
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002de2:	f44f 6880 	mov.w	r8, #1024	; 0x400
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002de6:	f7fe f96f 	bl	80010c8 <HAL_LTDC_Init>
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002dea:	4622      	mov	r2, r4
 8002dec:	a908      	add	r1, sp, #32
 8002dee:	4628      	mov	r0, r5
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002df0:	9710      	str	r7, [sp, #64]	; 0x40
  pLayerCfg.WindowX0 = 0;
 8002df2:	9408      	str	r4, [sp, #32]
  pLayerCfg.WindowX1 = 0;
 8002df4:	9409      	str	r4, [sp, #36]	; 0x24
  pLayerCfg.WindowY0 = 0;
 8002df6:	940a      	str	r4, [sp, #40]	; 0x28
  pLayerCfg.WindowY1 = 0;
 8002df8:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002dfa:	940c      	str	r4, [sp, #48]	; 0x30
  pLayerCfg.Alpha = 0;
 8002dfc:	940d      	str	r4, [sp, #52]	; 0x34
  pLayerCfg.Alpha0 = 0;
 8002dfe:	940e      	str	r4, [sp, #56]	; 0x38
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002e00:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  pLayerCfg.FBStartAdress = 0;
 8002e04:	9411      	str	r4, [sp, #68]	; 0x44
  pLayerCfg.ImageWidth = 0;
 8002e06:	9412      	str	r4, [sp, #72]	; 0x48
  pLayerCfg.ImageHeight = 0;
 8002e08:	9413      	str	r4, [sp, #76]	; 0x4c
  pLayerCfg.Backcolor.Blue = 0;
 8002e0a:	f88d 4050 	strb.w	r4, [sp, #80]	; 0x50
  pLayerCfg.Backcolor.Green = 0;
 8002e0e:	f88d 4051 	strb.w	r4, [sp, #81]	; 0x51
  pLayerCfg.Backcolor.Red = 0;
 8002e12:	f88d 4052 	strb.w	r4, [sp, #82]	; 0x52
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002e16:	f7fe f9c3 	bl	80011a0 <HAL_LTDC_ConfigLayer>
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002e1a:	a915      	add	r1, sp, #84	; 0x54
 8002e1c:	4632      	mov	r2, r6
 8002e1e:	4628      	mov	r0, r5
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002e20:	971d      	str	r7, [sp, #116]	; 0x74
  pLayerCfg1.WindowX0 = 0;
 8002e22:	9415      	str	r4, [sp, #84]	; 0x54
  pLayerCfg1.WindowX1 = 0;
 8002e24:	9416      	str	r4, [sp, #88]	; 0x58
  pLayerCfg1.WindowY0 = 0;
 8002e26:	9417      	str	r4, [sp, #92]	; 0x5c
  pLayerCfg1.WindowY1 = 0;
 8002e28:	9418      	str	r4, [sp, #96]	; 0x60
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002e2a:	9419      	str	r4, [sp, #100]	; 0x64
  pLayerCfg1.Alpha = 0;
 8002e2c:	941a      	str	r4, [sp, #104]	; 0x68
  pLayerCfg1.Alpha0 = 0;
 8002e2e:	941b      	str	r4, [sp, #108]	; 0x6c
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002e30:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  pLayerCfg1.FBStartAdress = 0;
 8002e34:	941e      	str	r4, [sp, #120]	; 0x78
  pLayerCfg1.ImageWidth = 0;
 8002e36:	941f      	str	r4, [sp, #124]	; 0x7c
  pLayerCfg1.ImageHeight = 0;
 8002e38:	9420      	str	r4, [sp, #128]	; 0x80
  pLayerCfg1.Backcolor.Blue = 0;
 8002e3a:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  pLayerCfg1.Backcolor.Green = 0;
 8002e3e:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
  pLayerCfg1.Backcolor.Red = 0;
 8002e42:	f88d 4086 	strb.w	r4, [sp, #134]	; 0x86
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002e46:	f7fe f9ab 	bl	80011a0 <HAL_LTDC_ConfigLayer>
  hspi5.Instance = SPI5;
 8002e4a:	4839      	ldr	r0, [pc, #228]	; (8002f30 <main+0x2dc>)
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002e4c:	4a39      	ldr	r2, [pc, #228]	; (8002f34 <main+0x2e0>)
  hi2c3.Instance = I2C3;
 8002e4e:	4d3a      	ldr	r5, [pc, #232]	; (8002f38 <main+0x2e4>)
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002e50:	6084      	str	r4, [r0, #8]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002e52:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002e56:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi5.Init.CRCPolynomial = 10;
 8002e5a:	270a      	movs	r7, #10
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002e5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e60:	6183      	str	r3, [r0, #24]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e62:	60c4      	str	r4, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e64:	6104      	str	r4, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e66:	6144      	str	r4, [r0, #20]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e68:	61c4      	str	r4, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e6a:	6204      	str	r4, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e6c:	6244      	str	r4, [r0, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e6e:	6284      	str	r4, [r0, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002e70:	62c7      	str	r7, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002e72:	f7fe fe71 	bl	8001b58 <HAL_SPI_Init>
  hi2c3.Init.ClockSpeed = 100000;
 8002e76:	4931      	ldr	r1, [pc, #196]	; (8002f3c <main+0x2e8>)
 8002e78:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <main+0x2ec>)
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002e7a:	60ac      	str	r4, [r5, #8]
  hi2c3.Init.ClockSpeed = 100000;
 8002e7c:	e885 000a 	stmia.w	r5, {r1, r3}
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002e80:	4628      	mov	r0, r5
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e86:	612b      	str	r3, [r5, #16]
  hi2c3.Init.OwnAddress1 = 0;
 8002e88:	60ec      	str	r4, [r5, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e8a:	616c      	str	r4, [r5, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002e8c:	61ac      	str	r4, [r5, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e8e:	61ec      	str	r4, [r5, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e90:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002e92:	f7fd ffb1 	bl	8000df8 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e96:	4621      	mov	r1, r4
 8002e98:	4628      	mov	r0, r5
 8002e9a:	f7fe f851 	bl	8000f40 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	4628      	mov	r0, r5
  hdma2d.Instance = DMA2D;
 8002ea2:	4d28      	ldr	r5, [pc, #160]	; (8002f44 <main+0x2f0>)
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002ea4:	f7fe f86b 	bl	8000f7e <HAL_I2CEx_ConfigDigitalFilter>
  hdma2d.Instance = DMA2D;
 8002ea8:	4b27      	ldr	r3, [pc, #156]	; (8002f48 <main+0x2f4>)
  hdma2d.LayerCfg[1].InputOffset = 0;
 8002eaa:	62ac      	str	r4, [r5, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8002eac:	62ec      	str	r4, [r5, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8002eae:	632c      	str	r4, [r5, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8002eb0:	636c      	str	r4, [r5, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8002eb2:	4628      	mov	r0, r5
  hdma2d.Init.Mode = DMA2D_M2M;
 8002eb4:	e885 0018 	stmia.w	r5, {r3, r4}
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8002eb8:	60ac      	str	r4, [r5, #8]
  hdma2d.Init.OutputOffset = 0;
 8002eba:	60ec      	str	r4, [r5, #12]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8002ebc:	f7fd fcfe 	bl	80008bc <HAL_DMA2D_Init>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8002ec0:	4631      	mov	r1, r6
 8002ec2:	4628      	mov	r0, r5
 8002ec4:	f7fd fdc2 	bl	8000a4c <HAL_DMA2D_ConfigLayer>
  huart1.Instance = USART1;
 8002ec8:	4d20      	ldr	r5, [pc, #128]	; (8002f4c <main+0x2f8>)
  huart1.Init.BaudRate = 115200;
 8002eca:	4821      	ldr	r0, [pc, #132]	; (8002f50 <main+0x2fc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ecc:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 115200;
 8002ece:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002ed2:	e885 0009 	stmia.w	r5, {r0, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ed6:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ed8:	4628      	mov	r0, r5
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002eda:	616b      	str	r3, [r5, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002edc:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ede:	612c      	str	r4, [r5, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ee0:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee2:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ee4:	f7ff f9e4 	bl	80022b0 <HAL_UART_Init>
  HAL_UART_Receive_IT(&huart1, &u8ReceiveData,1);
 8002ee8:	4632      	mov	r2, r6
 8002eea:	491a      	ldr	r1, [pc, #104]	; (8002f54 <main+0x300>)
 8002eec:	4628      	mov	r0, r5
 8002eee:	f7ff fa0d 	bl	800230c <HAL_UART_Receive_IT>
  BSP_LCD_Init();
 8002ef2:	f000 fae9 	bl	80034c8 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LTDC_LAYER_1, LCD_FRAME_BUFFER);
 8002ef6:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8002efa:	4620      	mov	r0, r4
 8002efc:	f000 f9a8 	bl	8003250 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8002f00:	4815      	ldr	r0, [pc, #84]	; (8002f58 <main+0x304>)
 8002f02:	f000 f9f1 	bl	80032e8 <BSP_LCD_Clear>
  InitNewBlockPos(START_CURPOS_X, START_CURPOS_Y);
 8002f06:	4621      	mov	r1, r4
 8002f08:	4638      	mov	r0, r7
 8002f0a:	f7ff fbc1 	bl	8002690 <InitNewBlockPos>
  ChooseBlock();
 8002f0e:	f7ff fbcd 	bl	80026ac <ChooseBlock>
 8002f12:	e023      	b.n	8002f5c <main+0x308>
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40020800 	.word	0x40020800
 8002f1c:	40020c00 	.word	0x40020c00
 8002f20:	20000638 	.word	0x20000638
 8002f24:	a0000140 	.word	0xa0000140
 8002f28:	2000050c 	.word	0x2000050c
 8002f2c:	40016800 	.word	0x40016800
 8002f30:	200004b4 	.word	0x200004b4
 8002f34:	40015000 	.word	0x40015000
 8002f38:	20000460 	.word	0x20000460
 8002f3c:	40005c00 	.word	0x40005c00
 8002f40:	000186a0 	.word	0x000186a0
 8002f44:	200005f8 	.word	0x200005f8
 8002f48:	4002b000 	.word	0x4002b000
 8002f4c:	200005b4 	.word	0x200005b4
 8002f50:	40011000 	.word	0x40011000
 8002f54:	200005f4 	.word	0x200005f4
 8002f58:	ff0000ff 	.word	0xff0000ff
  	BlockDown();
 8002f5c:	f7ff fc2c 	bl	80027b8 <BlockDown>
  	HAL_Delay(SYS_DELAY);
 8002f60:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002f64:	f7fd fb1a 	bl	800059c <HAL_Delay>
 8002f68:	e7f8      	b.n	8002f5c <main+0x308>
 8002f6a:	bf00      	nop

08002f6c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002f6c:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002f6e:	4c21      	ldr	r4, [pc, #132]	; (8002ff4 <SPIx_Init+0x88>)
{
 8002f70:	b088      	sub	sp, #32
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002f72:	4620      	mov	r0, r4
 8002f74:	f7ff f872 	bl	800205c <HAL_SPI_GetState>
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d138      	bne.n	8002fee <SPIx_Init+0x82>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002f7c:	4b1e      	ldr	r3, [pc, #120]	; (8002ff8 <SPIx_Init+0x8c>)
 8002f7e:	6023      	str	r3, [r4, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002f80:	2318      	movs	r3, #24
 8002f82:	61e3      	str	r3, [r4, #28]
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial  = 7;
 8002f84:	2307      	movs	r3, #7
 8002f86:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f8c:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002f8e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f92:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002f94:	4b19      	ldr	r3, [pc, #100]	; (8002ffc <SPIx_Init+0x90>)
 8002f96:	9001      	str	r0, [sp, #4]
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002f98:	60a0      	str	r0, [r4, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002f9a:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002f9c:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002f9e:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002fa0:	60e0      	str	r0, [r4, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002fa2:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002fa4:	6260      	str	r0, [r4, #36]	; 0x24
  DISCOVERY_SPIx_CLK_ENABLE();
 8002fa6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fa8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
 8002fae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fb0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002fb4:	9201      	str	r2, [sp, #4]
 8002fb6:	9a01      	ldr	r2, [sp, #4]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002fb8:	9002      	str	r0, [sp, #8]
 8002fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002fbc:	4810      	ldr	r0, [pc, #64]	; (8003000 <SPIx_Init+0x94>)
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002fbe:	f042 0220 	orr.w	r2, r2, #32
 8002fc2:	631a      	str	r2, [r3, #48]	; 0x30
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	9302      	str	r3, [sp, #8]
 8002fcc:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002fce:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002fd2:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002fd8:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002fde:	a903      	add	r1, sp, #12
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002fe0:	2305      	movs	r3, #5
 8002fe2:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002fe4:	f7fd fd7c 	bl	8000ae0 <HAL_GPIO_Init>
    HAL_SPI_Init(&SpiHandle);
 8002fe8:	4620      	mov	r0, r4
 8002fea:	f7fe fdb5 	bl	8001b58 <HAL_SPI_Init>
}
 8002fee:	b008      	add	sp, #32
 8002ff0:	bd10      	pop	{r4, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200002a8 	.word	0x200002a8
 8002ff8:	40015000 	.word	0x40015000
 8002ffc:	40023800 	.word	0x40023800
 8003000:	40021400 	.word	0x40021400

08003004 <SPIx_Write>:
{
 8003004:	b507      	push	{r0, r1, r2, lr}
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8003006:	4b09      	ldr	r3, [pc, #36]	; (800302c <SPIx_Write+0x28>)
{
 8003008:	a902      	add	r1, sp, #8
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800300a:	681b      	ldr	r3, [r3, #0]
{
 800300c:	f821 0d02 	strh.w	r0, [r1, #-2]!
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8003010:	2201      	movs	r2, #1
 8003012:	4807      	ldr	r0, [pc, #28]	; (8003030 <SPIx_Write+0x2c>)
 8003014:	f7fe fdf3 	bl	8001bfe <HAL_SPI_Transmit>
  if(status != HAL_OK)
 8003018:	b120      	cbz	r0, 8003024 <SPIx_Write+0x20>
  HAL_SPI_DeInit(&SpiHandle);
 800301a:	4805      	ldr	r0, [pc, #20]	; (8003030 <SPIx_Write+0x2c>)
 800301c:	f7fe fdd9 	bl	8001bd2 <HAL_SPI_DeInit>
  SPIx_Init();
 8003020:	f7ff ffa4 	bl	8002f6c <SPIx_Init>
}
 8003024:	b003      	add	sp, #12
 8003026:	f85d fb04 	ldr.w	pc, [sp], #4
 800302a:	bf00      	nop
 800302c:	20000200 	.word	0x20000200
 8003030:	200002a8 	.word	0x200002a8

08003034 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8003034:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8003036:	4b29      	ldr	r3, [pc, #164]	; (80030dc <LCD_IO_Init+0xa8>)
 8003038:	781d      	ldrb	r5, [r3, #0]
{
 800303a:	b089      	sub	sp, #36	; 0x24
  if(Is_LCD_IO_Initialized == 0)
 800303c:	2d00      	cmp	r5, #0
 800303e:	d14a      	bne.n	80030d6 <LCD_IO_Init+0xa2>
  {
    Is_LCD_IO_Initialized = 1; 
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8003040:	4c27      	ldr	r4, [pc, #156]	; (80030e0 <LCD_IO_Init+0xac>)
 8003042:	9500      	str	r5, [sp, #0]
    Is_LCD_IO_Initialized = 1; 
 8003044:	2601      	movs	r6, #1
 8003046:	701e      	strb	r6, [r3, #0]
    LCD_WRX_GPIO_CLK_ENABLE();
 8003048:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800304a:	4826      	ldr	r0, [pc, #152]	; (80030e4 <LCD_IO_Init+0xb0>)
    LCD_WRX_GPIO_CLK_ENABLE();
 800304c:	f043 0308 	orr.w	r3, r3, #8
 8003050:	6323      	str	r3, [r4, #48]	; 0x30
 8003052:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003054:	9604      	str	r6, [sp, #16]
    LCD_WRX_GPIO_CLK_ENABLE();
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	9300      	str	r3, [sp, #0]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800305c:	2702      	movs	r7, #2
    LCD_WRX_GPIO_CLK_ENABLE();
 800305e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003060:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8003062:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8003066:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8003068:	9303      	str	r3, [sp, #12]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800306a:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800306c:	f7fd fd38 	bl	8000ae0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8003070:	9501      	str	r5, [sp, #4]
 8003072:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8003074:	481b      	ldr	r0, [pc, #108]	; (80030e4 <LCD_IO_Init+0xb0>)
    LCD_RDX_GPIO_CLK_ENABLE();
 8003076:	f043 0308 	orr.w	r3, r3, #8
 800307a:	6323      	str	r3, [r4, #48]	; 0x30
 800307c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800307e:	9604      	str	r6, [sp, #16]
    LCD_RDX_GPIO_CLK_ENABLE();
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003088:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800308a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800308e:	a903      	add	r1, sp, #12
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8003090:	9303      	str	r3, [sp, #12]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003092:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8003094:	f7fd fd24 	bl	8000ae0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003098:	9502      	str	r5, [sp, #8]
 800309a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800309c:	4812      	ldr	r0, [pc, #72]	; (80030e8 <LCD_IO_Init+0xb4>)
    LCD_NCS_GPIO_CLK_ENABLE();
 800309e:	f043 0304 	orr.w	r3, r3, #4
 80030a2:	6323      	str	r3, [r4, #48]	; 0x30
 80030a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80030a6:	9604      	str	r6, [sp, #16]
    LCD_NCS_GPIO_CLK_ENABLE();
 80030a8:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80030ac:	2404      	movs	r4, #4
    LCD_NCS_GPIO_CLK_ENABLE();
 80030ae:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80030b0:	a903      	add	r1, sp, #12
    LCD_NCS_GPIO_CLK_ENABLE();
 80030b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80030b4:	9403      	str	r4, [sp, #12]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80030b6:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80030b8:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80030ba:	f7fd fd11 	bl	8000ae0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80030be:	462a      	mov	r2, r5
 80030c0:	4621      	mov	r1, r4
 80030c2:	4809      	ldr	r0, [pc, #36]	; (80030e8 <LCD_IO_Init+0xb4>)
 80030c4:	f7fd fe92 	bl	8000dec <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80030c8:	4632      	mov	r2, r6
 80030ca:	4621      	mov	r1, r4
 80030cc:	4806      	ldr	r0, [pc, #24]	; (80030e8 <LCD_IO_Init+0xb4>)
 80030ce:	f7fd fe8d 	bl	8000dec <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80030d2:	f7ff ff4b 	bl	8002f6c <SPIx_Init>
  }
}
 80030d6:	b009      	add	sp, #36	; 0x24
 80030d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030da:	bf00      	nop
 80030dc:	200002a4 	.word	0x200002a4
 80030e0:	40023800 	.word	0x40023800
 80030e4:	40020c00 	.word	0x40020c00
 80030e8:	40020800 	.word	0x40020800

080030ec <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80030ec:	b538      	push	{r3, r4, r5, lr}
  /* Set WRX to send data */
  LCD_WRX_HIGH();
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80030ee:	4c0b      	ldr	r4, [pc, #44]	; (800311c <LCD_IO_WriteData+0x30>)
{
 80030f0:	4605      	mov	r5, r0
  LCD_WRX_HIGH();
 80030f2:	2201      	movs	r2, #1
 80030f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030f8:	4809      	ldr	r0, [pc, #36]	; (8003120 <LCD_IO_WriteData+0x34>)
 80030fa:	f7fd fe77 	bl	8000dec <HAL_GPIO_WritePin>
  LCD_CS_LOW();
 80030fe:	2200      	movs	r2, #0
 8003100:	2104      	movs	r1, #4
 8003102:	4620      	mov	r0, r4
 8003104:	f7fd fe72 	bl	8000dec <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8003108:	4628      	mov	r0, r5
 800310a:	f7ff ff7b 	bl	8003004 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800310e:	4620      	mov	r0, r4
 8003110:	2201      	movs	r2, #1
 8003112:	2104      	movs	r1, #4
}
 8003114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  LCD_CS_HIGH();
 8003118:	f7fd be68 	b.w	8000dec <HAL_GPIO_WritePin>
 800311c:	40020800 	.word	0x40020800
 8003120:	40020c00 	.word	0x40020c00

08003124 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8003124:	b538      	push	{r3, r4, r5, lr}
  /* Reset WRX to send command */
  LCD_WRX_LOW();
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8003126:	4c0b      	ldr	r4, [pc, #44]	; (8003154 <LCD_IO_WriteReg+0x30>)
{
 8003128:	4605      	mov	r5, r0
  LCD_WRX_LOW();
 800312a:	2200      	movs	r2, #0
 800312c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003130:	4809      	ldr	r0, [pc, #36]	; (8003158 <LCD_IO_WriteReg+0x34>)
 8003132:	f7fd fe5b 	bl	8000dec <HAL_GPIO_WritePin>
  LCD_CS_LOW();
 8003136:	2200      	movs	r2, #0
 8003138:	2104      	movs	r1, #4
 800313a:	4620      	mov	r0, r4
 800313c:	f7fd fe56 	bl	8000dec <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8003140:	4628      	mov	r0, r5
 8003142:	f7ff ff5f 	bl	8003004 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003146:	4620      	mov	r0, r4
 8003148:	2201      	movs	r2, #1
 800314a:	2104      	movs	r1, #4
}
 800314c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  LCD_CS_HIGH();
 8003150:	f7fd be4c 	b.w	8000dec <HAL_GPIO_WritePin>
 8003154:	40020800 	.word	0x40020800
 8003158:	40020c00 	.word	0x40020c00

0800315c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 800315c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800315e:	4605      	mov	r5, r0
 8003160:	460c      	mov	r4, r1
  uint32_t readvalue = 0;

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8003162:	2200      	movs	r2, #0
 8003164:	2104      	movs	r1, #4
 8003166:	4814      	ldr	r0, [pc, #80]	; (80031b8 <LCD_IO_ReadData+0x5c>)
 8003168:	f7fd fe40 	bl	8000dec <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800316c:	2200      	movs	r2, #0
 800316e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003172:	4812      	ldr	r0, [pc, #72]	; (80031bc <LCD_IO_ReadData+0x60>)
 8003174:	f7fd fe3a 	bl	8000dec <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8003178:	4628      	mov	r0, r5
 800317a:	f7ff ff43 	bl	8003004 <SPIx_Write>
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800317e:	4b10      	ldr	r3, [pc, #64]	; (80031c0 <LCD_IO_ReadData+0x64>)
 8003180:	4810      	ldr	r0, [pc, #64]	; (80031c4 <LCD_IO_ReadData+0x68>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4622      	mov	r2, r4
 8003186:	a901      	add	r1, sp, #4
 8003188:	f7fe fed1 	bl	8001f2e <HAL_SPI_Receive>
  if(status != HAL_OK)
 800318c:	b120      	cbz	r0, 8003198 <LCD_IO_ReadData+0x3c>
  HAL_SPI_DeInit(&SpiHandle);
 800318e:	480d      	ldr	r0, [pc, #52]	; (80031c4 <LCD_IO_ReadData+0x68>)
 8003190:	f7fe fd1f 	bl	8001bd2 <HAL_SPI_DeInit>
  SPIx_Init();
 8003194:	f7ff feea 	bl	8002f6c <SPIx_Init>
  
  readvalue = SPIx_Read(ReadSize);

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003198:	2201      	movs	r2, #1
 800319a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800319e:	4807      	ldr	r0, [pc, #28]	; (80031bc <LCD_IO_ReadData+0x60>)
  return readvalue;
 80031a0:	9c01      	ldr	r4, [sp, #4]
  LCD_WRX_HIGH();
 80031a2:	f7fd fe23 	bl	8000dec <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80031a6:	2201      	movs	r2, #1
 80031a8:	2104      	movs	r1, #4
 80031aa:	4803      	ldr	r0, [pc, #12]	; (80031b8 <LCD_IO_ReadData+0x5c>)
 80031ac:	f7fd fe1e 	bl	8000dec <HAL_GPIO_WritePin>
  
  return readvalue;
}
 80031b0:	4620      	mov	r0, r4
 80031b2:	b003      	add	sp, #12
 80031b4:	bd30      	pop	{r4, r5, pc}
 80031b6:	bf00      	nop
 80031b8:	40020800 	.word	0x40020800
 80031bc:	40020c00 	.word	0x40020c00
 80031c0:	20000200 	.word	0x20000200
 80031c4:	200002a8 	.word	0x200002a8

080031c8 <LCD_Delay>:
 80031c8:	f7fd b9e8 	b.w	800059c <HAL_Delay>

080031cc <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80031cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80031d0:	4c15      	ldr	r4, [pc, #84]	; (8003228 <FillBuffer+0x5c>)
{
 80031d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80031d4:	4698      	mov	r8, r3
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80031d6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80031da:	6063      	str	r3, [r4, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80031dc:	2300      	movs	r3, #0
 80031de:	60a3      	str	r3, [r4, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80031e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031e2:	60e3      	str	r3, [r4, #12]
{
 80031e4:	4681      	mov	r9, r0
  
  Dma2dHandler.Instance = DMA2D; 
 80031e6:	4b11      	ldr	r3, [pc, #68]	; (800322c <FillBuffer+0x60>)
 80031e8:	6023      	str	r3, [r4, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80031ea:	4620      	mov	r0, r4
{
 80031ec:	460e      	mov	r6, r1
 80031ee:	4617      	mov	r7, r2
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80031f0:	f7fd fb64 	bl	80008bc <HAL_DMA2D_Init>
 80031f4:	b9a0      	cbnz	r0, 8003220 <FillBuffer+0x54>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80031f6:	4649      	mov	r1, r9
 80031f8:	4620      	mov	r0, r4
 80031fa:	f7fd fc27 	bl	8000a4c <HAL_DMA2D_ConfigLayer>
 80031fe:	b978      	cbnz	r0, 8003220 <FillBuffer+0x54>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003200:	f8cd 8000 	str.w	r8, [sp]
 8003204:	463b      	mov	r3, r7
 8003206:	4632      	mov	r2, r6
 8003208:	4629      	mov	r1, r5
 800320a:	4620      	mov	r0, r4
 800320c:	f7fd fb82 	bl	8000914 <HAL_DMA2D_Start>
 8003210:	b930      	cbnz	r0, 8003220 <FillBuffer+0x54>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003212:	210a      	movs	r1, #10
 8003214:	4620      	mov	r0, r4
      }
    }
  } 
}
 8003216:	b003      	add	sp, #12
 8003218:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 800321c:	f7fd bb94 	b.w	8000948 <HAL_DMA2D_PollForTransfer>
}
 8003220:	b003      	add	sp, #12
 8003222:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003226:	bf00      	nop
 8003228:	20000304 	.word	0x20000304
 800322c:	4002b000 	.word	0x4002b000

08003230 <BSP_LCD_GetXSize>:
{
 8003230:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelWidth();
 8003232:	4b02      	ldr	r3, [pc, #8]	; (800323c <BSP_LCD_GetXSize+0xc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003238:	4798      	blx	r3
}
 800323a:	bd08      	pop	{r3, pc}
 800323c:	20000714 	.word	0x20000714

08003240 <BSP_LCD_GetYSize>:
{
 8003240:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelHeight();
 8003242:	4b02      	ldr	r3, [pc, #8]	; (800324c <BSP_LCD_GetYSize+0xc>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	4798      	blx	r3
}
 800324a:	bd08      	pop	{r3, pc}
 800324c:	20000714 	.word	0x20000714

08003250 <BSP_LCD_LayerDefaultInit>:
{     
 8003250:	b570      	push	{r4, r5, r6, lr}
 8003252:	b08e      	sub	sp, #56	; 0x38
  Layercfg.WindowX0 = 0;
 8003254:	2400      	movs	r4, #0
{     
 8003256:	460e      	mov	r6, r1
 8003258:	4605      	mov	r5, r0
  Layercfg.WindowX0 = 0;
 800325a:	9401      	str	r4, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800325c:	f7ff ffe8 	bl	8003230 <BSP_LCD_GetXSize>
  Layercfg.WindowY0 = 0;
 8003260:	9403      	str	r4, [sp, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003262:	9002      	str	r0, [sp, #8]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003264:	f7ff ffec 	bl	8003240 <BSP_LCD_GetYSize>
  Layercfg.Alpha = 255;
 8003268:	23ff      	movs	r3, #255	; 0xff
 800326a:	9306      	str	r3, [sp, #24]
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800326c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003270:	9308      	str	r3, [sp, #32]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003272:	2307      	movs	r3, #7
 8003274:	9309      	str	r3, [sp, #36]	; 0x24
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003276:	9405      	str	r4, [sp, #20]
  Layercfg.Alpha0 = 0;
 8003278:	9407      	str	r4, [sp, #28]
  Layercfg.Backcolor.Blue = 0;
 800327a:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 800327e:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 8003282:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003286:	9004      	str	r0, [sp, #16]
  Layercfg.FBStartAdress = FB_Address;
 8003288:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800328a:	f7ff ffd1 	bl	8003230 <BSP_LCD_GetXSize>
 800328e:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8003290:	f7ff ffd6 	bl	8003240 <BSP_LCD_GetYSize>
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8003294:	4c0b      	ldr	r4, [pc, #44]	; (80032c4 <BSP_LCD_LayerDefaultInit+0x74>)
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8003296:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8003298:	462a      	mov	r2, r5
 800329a:	a901      	add	r1, sp, #4
 800329c:	4620      	mov	r0, r4
 800329e:	f7fd ff7f 	bl	80011a0 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80032a2:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <BSP_LCD_LayerDefaultInit+0x78>)
 80032a4:	200c      	movs	r0, #12
 80032a6:	4368      	muls	r0, r5
 80032a8:	181a      	adds	r2, r3, r0
 80032aa:	f04f 31ff 	mov.w	r1, #4294967295
 80032ae:	6051      	str	r1, [r2, #4]
  DrawProp[LayerIndex].pFont     = &Font24;
 80032b0:	4906      	ldr	r1, [pc, #24]	; (80032cc <BSP_LCD_LayerDefaultInit+0x7c>)
 80032b2:	6091      	str	r1, [r2, #8]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80032b4:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80032b8:	501a      	str	r2, [r3, r0]
  HAL_LTDC_EnableDither(&LtdcHandler);
 80032ba:	4620      	mov	r0, r4
 80032bc:	f7fd ff9a 	bl	80011f4 <HAL_LTDC_EnableDither>
}
 80032c0:	b00e      	add	sp, #56	; 0x38
 80032c2:	bd70      	pop	{r4, r5, r6, pc}
 80032c4:	2000066c 	.word	0x2000066c
 80032c8:	20000344 	.word	0x20000344
 80032cc:	20000204 	.word	0x20000204

080032d0 <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 80032d0:	4b03      	ldr	r3, [pc, #12]	; (80032e0 <BSP_LCD_SetTextColor+0x10>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	230c      	movs	r3, #12
 80032d6:	4353      	muls	r3, r2
 80032d8:	4a02      	ldr	r2, [pc, #8]	; (80032e4 <BSP_LCD_SetTextColor+0x14>)
 80032da:	50d0      	str	r0, [r2, r3]
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	20000300 	.word	0x20000300
 80032e4:	20000344 	.word	0x20000344

080032e8 <BSP_LCD_Clear>:
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80032e8:	4b0c      	ldr	r3, [pc, #48]	; (800331c <BSP_LCD_Clear+0x34>)
{ 
 80032ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80032ec:	681c      	ldr	r4, [r3, #0]
 80032ee:	4a0c      	ldr	r2, [pc, #48]	; (8003320 <BSP_LCD_Clear+0x38>)
 80032f0:	2334      	movs	r3, #52	; 0x34
 80032f2:	fb03 2304 	mla	r3, r3, r4, r2
{ 
 80032f6:	4607      	mov	r7, r0
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80032f8:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 80032fa:	f7ff ff99 	bl	8003230 <BSP_LCD_GetXSize>
 80032fe:	4606      	mov	r6, r0
 8003300:	f7ff ff9e 	bl	8003240 <BSP_LCD_GetYSize>
 8003304:	2300      	movs	r3, #0
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	9701      	str	r7, [sp, #4]
 800330a:	4603      	mov	r3, r0
 800330c:	4632      	mov	r2, r6
 800330e:	4629      	mov	r1, r5
 8003310:	4620      	mov	r0, r4
 8003312:	f7ff ff5b 	bl	80031cc <FillBuffer>
}
 8003316:	b003      	add	sp, #12
 8003318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800331a:	bf00      	nop
 800331c:	20000300 	.word	0x20000300
 8003320:	2000066c 	.word	0x2000066c

08003324 <BSP_LCD_FillRect>:
{
 8003324:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003328:	4e12      	ldr	r6, [pc, #72]	; (8003374 <BSP_LCD_FillRect+0x50>)
{
 800332a:	4699      	mov	r9, r3
 800332c:	460c      	mov	r4, r1
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800332e:	4b12      	ldr	r3, [pc, #72]	; (8003378 <BSP_LCD_FillRect+0x54>)
 8003330:	6831      	ldr	r1, [r6, #0]
{
 8003332:	4617      	mov	r7, r2
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003334:	2234      	movs	r2, #52	; 0x34
 8003336:	fb02 3101 	mla	r1, r2, r1, r3
{
 800333a:	4605      	mov	r5, r0
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800333c:	f8d1 805c 	ldr.w	r8, [r1, #92]	; 0x5c
 8003340:	f7ff ff76 	bl	8003230 <BSP_LCD_GetXSize>
 8003344:	4682      	mov	sl, r0
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003346:	f7ff ff73 	bl	8003230 <BSP_LCD_GetXSize>
 800334a:	6836      	ldr	r6, [r6, #0]
 800334c:	4b0b      	ldr	r3, [pc, #44]	; (800337c <BSP_LCD_FillRect+0x58>)
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800334e:	fb0a 5404 	mla	r4, sl, r4, r5
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003352:	250c      	movs	r5, #12
 8003354:	4375      	muls	r5, r6
 8003356:	1bc0      	subs	r0, r0, r7
 8003358:	595b      	ldr	r3, [r3, r5]
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	9000      	str	r0, [sp, #0]
 800335e:	464b      	mov	r3, r9
 8003360:	463a      	mov	r2, r7
 8003362:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 8003366:	4630      	mov	r0, r6
 8003368:	f7ff ff30 	bl	80031cc <FillBuffer>
}
 800336c:	b002      	add	sp, #8
 800336e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003372:	bf00      	nop
 8003374:	20000300 	.word	0x20000300
 8003378:	2000066c 	.word	0x2000066c
 800337c:	20000344 	.word	0x20000344

08003380 <BSP_LCD_MspInit>:
{
 8003380:	b530      	push	{r4, r5, lr}
 8003382:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003384:	4b49      	ldr	r3, [pc, #292]	; (80034ac <BSP_LCD_MspInit+0x12c>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003386:	4d4a      	ldr	r5, [pc, #296]	; (80034b0 <BSP_LCD_MspInit+0x130>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003388:	484a      	ldr	r0, [pc, #296]	; (80034b4 <BSP_LCD_MspInit+0x134>)
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800338a:	4c4b      	ldr	r4, [pc, #300]	; (80034b8 <BSP_LCD_MspInit+0x138>)
  __HAL_RCC_LTDC_CLK_ENABLE();
 800338c:	2200      	movs	r2, #0
 800338e:	9201      	str	r2, [sp, #4]
 8003390:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003392:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8003396:	6459      	str	r1, [r3, #68]	; 0x44
 8003398:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800339a:	f001 6180 	and.w	r1, r1, #67108864	; 0x4000000
 800339e:	9101      	str	r1, [sp, #4]
 80033a0:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80033a2:	9202      	str	r2, [sp, #8]
 80033a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033a6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80033aa:	6319      	str	r1, [r3, #48]	; 0x30
 80033ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033ae:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 80033b2:	9102      	str	r1, [sp, #8]
 80033b4:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b6:	9203      	str	r2, [sp, #12]
 80033b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033ba:	f041 0101 	orr.w	r1, r1, #1
 80033be:	6319      	str	r1, [r3, #48]	; 0x30
 80033c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033c2:	f001 0101 	and.w	r1, r1, #1
 80033c6:	9103      	str	r1, [sp, #12]
 80033c8:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ca:	9204      	str	r2, [sp, #16]
 80033cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033ce:	f041 0102 	orr.w	r1, r1, #2
 80033d2:	6319      	str	r1, [r3, #48]	; 0x30
 80033d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033d6:	f001 0102 	and.w	r1, r1, #2
 80033da:	9104      	str	r1, [sp, #16]
 80033dc:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033de:	9205      	str	r2, [sp, #20]
 80033e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033e2:	f041 0104 	orr.w	r1, r1, #4
 80033e6:	6319      	str	r1, [r3, #48]	; 0x30
 80033e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033ea:	f001 0104 	and.w	r1, r1, #4
 80033ee:	9105      	str	r1, [sp, #20]
 80033f0:	9905      	ldr	r1, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80033f2:	9206      	str	r2, [sp, #24]
 80033f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033f6:	f041 0108 	orr.w	r1, r1, #8
 80033fa:	6319      	str	r1, [r3, #48]	; 0x30
 80033fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033fe:	f001 0108 	and.w	r1, r1, #8
 8003402:	9106      	str	r1, [sp, #24]
 8003404:	9906      	ldr	r1, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003406:	9207      	str	r2, [sp, #28]
 8003408:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800340a:	f041 0120 	orr.w	r1, r1, #32
 800340e:	6319      	str	r1, [r3, #48]	; 0x30
 8003410:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003412:	f001 0120 	and.w	r1, r1, #32
 8003416:	9107      	str	r1, [sp, #28]
 8003418:	9907      	ldr	r1, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800341a:	9208      	str	r2, [sp, #32]
 800341c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800341e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003422:	6319      	str	r1, [r3, #48]	; 0x30
 8003424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003426:	920b      	str	r2, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342c:	9308      	str	r3, [sp, #32]
 800342e:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003430:	f641 0358 	movw	r3, #6232	; 0x1858
 8003434:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800343a:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800343c:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800343e:	230e      	movs	r3, #14
 8003440:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003442:	f7fd fb4d 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003446:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800344a:	a909      	add	r1, sp, #36	; 0x24
 800344c:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800344e:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003450:	f7fd fb46 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003454:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003458:	a909      	add	r1, sp, #36	; 0x24
 800345a:	4818      	ldr	r0, [pc, #96]	; (80034bc <BSP_LCD_MspInit+0x13c>)
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800345c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800345e:	f7fd fb3f 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003462:	2348      	movs	r3, #72	; 0x48
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003464:	a909      	add	r1, sp, #36	; 0x24
 8003466:	4816      	ldr	r0, [pc, #88]	; (80034c0 <BSP_LCD_MspInit+0x140>)
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003468:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800346a:	f7fd fb39 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800346e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003472:	a909      	add	r1, sp, #36	; 0x24
 8003474:	4813      	ldr	r0, [pc, #76]	; (80034c4 <BSP_LCD_MspInit+0x144>)
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003476:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003478:	f7fd fb32 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800347c:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003480:	a909      	add	r1, sp, #36	; 0x24
 8003482:	4620      	mov	r0, r4
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003484:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003486:	f7fd fb2b 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800348a:	2303      	movs	r3, #3
 800348c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800348e:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003490:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003492:	4628      	mov	r0, r5
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003494:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003496:	f7fd fb23 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800349a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800349e:	a909      	add	r1, sp, #36	; 0x24
 80034a0:	4620      	mov	r0, r4
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80034a2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80034a4:	f7fd fb1c 	bl	8000ae0 <HAL_GPIO_Init>
}
 80034a8:	b00f      	add	sp, #60	; 0x3c
 80034aa:	bd30      	pop	{r4, r5, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40020400 	.word	0x40020400
 80034b4:	40020000 	.word	0x40020000
 80034b8:	40021800 	.word	0x40021800
 80034bc:	40020800 	.word	0x40020800
 80034c0:	40020c00 	.word	0x40020c00
 80034c4:	40021400 	.word	0x40021400

080034c8 <BSP_LCD_Init>:
{ 
 80034c8:	b538      	push	{r3, r4, r5, lr}
    LtdcHandler.Instance = LTDC;
 80034ca:	4c22      	ldr	r4, [pc, #136]	; (8003554 <BSP_LCD_Init+0x8c>)
 80034cc:	4b22      	ldr	r3, [pc, #136]	; (8003558 <BSP_LCD_Init+0x90>)
 80034ce:	6023      	str	r3, [r4, #0]
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80034d0:	2309      	movs	r3, #9
 80034d2:	6163      	str	r3, [r4, #20]
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 80034d4:	2301      	movs	r3, #1
 80034d6:	61a3      	str	r3, [r4, #24]
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 80034d8:	231d      	movs	r3, #29
 80034da:	61e3      	str	r3, [r4, #28]
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 80034dc:	2303      	movs	r3, #3
 80034de:	6223      	str	r3, [r4, #32]
    LtdcHandler.Init.AccumulatedActiveW = 269;
 80034e0:	f240 130d 	movw	r3, #269	; 0x10d
 80034e4:	6263      	str	r3, [r4, #36]	; 0x24
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80034e6:	f240 1343 	movw	r3, #323	; 0x143
 80034ea:	62a3      	str	r3, [r4, #40]	; 0x28
    LtdcHandler.Init.TotalWidth = 279;
 80034ec:	f240 1317 	movw	r3, #279	; 0x117
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80034f0:	481a      	ldr	r0, [pc, #104]	; (800355c <BSP_LCD_Init+0x94>)
    LtdcHandler.Init.TotalWidth = 279;
 80034f2:	62e3      	str	r3, [r4, #44]	; 0x2c
    LtdcHandler.Init.TotalHeigh = 327;
 80034f4:	f240 1347 	movw	r3, #327	; 0x147
 80034f8:	6323      	str	r3, [r4, #48]	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80034fa:	2308      	movs	r3, #8
 80034fc:	6003      	str	r3, [r0, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80034fe:	23c0      	movs	r3, #192	; 0xc0
 8003500:	6103      	str	r3, [r0, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003502:	2304      	movs	r3, #4
    LtdcHandler.Init.Backcolor.Red= 0;
 8003504:	2500      	movs	r5, #0
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003506:	6183      	str	r3, [r0, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003508:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800350c:	6243      	str	r3, [r0, #36]	; 0x24
    LtdcHandler.Init.Backcolor.Red= 0;
 800350e:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8003512:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8003516:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 800351a:	f7fe f929 	bl	8001770 <HAL_RCCEx_PeriphCLKConfig>
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800351e:	6065      	str	r5, [r4, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8003520:	60a5      	str	r5, [r4, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8003522:	60e5      	str	r5, [r4, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003524:	6125      	str	r5, [r4, #16]
    BSP_LCD_MspInit();
 8003526:	f7ff ff2b 	bl	8003380 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800352a:	4620      	mov	r0, r4
 800352c:	f7fd fdcc 	bl	80010c8 <HAL_LTDC_Init>
    LcdDrv = &ili9341_drv;
 8003530:	4a0b      	ldr	r2, [pc, #44]	; (8003560 <BSP_LCD_Init+0x98>)
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <BSP_LCD_Init+0x9c>)
 8003534:	6013      	str	r3, [r2, #0]
    LcdDrv->Init();
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4798      	blx	r3
    BSP_SDRAM_Init();
 800353a:	f000 f931 	bl	80037a0 <BSP_SDRAM_Init>
  DrawProp[ActiveLayer].pFont = pFonts;
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <BSP_LCD_Init+0xa0>)
 8003540:	4a0a      	ldr	r2, [pc, #40]	; (800356c <BSP_LCD_Init+0xa4>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	210c      	movs	r1, #12
 8003546:	fb01 2303 	mla	r3, r1, r3, r2
 800354a:	4a09      	ldr	r2, [pc, #36]	; (8003570 <BSP_LCD_Init+0xa8>)
 800354c:	609a      	str	r2, [r3, #8]
}  
 800354e:	4628      	mov	r0, r5
 8003550:	bd38      	pop	{r3, r4, r5, pc}
 8003552:	bf00      	nop
 8003554:	2000066c 	.word	0x2000066c
 8003558:	40016800 	.word	0x40016800
 800355c:	2000035c 	.word	0x2000035c
 8003560:	20000714 	.word	0x20000714
 8003564:	200001c8 	.word	0x200001c8
 8003568:	20000300 	.word	0x20000300
 800356c:	20000344 	.word	0x20000344
 8003570:	20000204 	.word	0x20000204

08003574 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003574:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t tmpmrd =0;
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003578:	4c23      	ldr	r4, [pc, #140]	; (8003608 <BSP_SDRAM_Initialization_sequence+0x94>)
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800357a:	4d24      	ldr	r5, [pc, #144]	; (800360c <BSP_SDRAM_Initialization_sequence+0x98>)
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800357c:	2601      	movs	r6, #1
  __IO uint32_t tmpmrd =0;
 800357e:	f04f 0800 	mov.w	r8, #0
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003582:	2708      	movs	r7, #8
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003584:	4621      	mov	r1, r4
{
 8003586:	4682      	mov	sl, r0
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003588:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800358c:	4628      	mov	r0, r5
  __IO uint32_t tmpmrd =0;
 800358e:	f8cd 8004 	str.w	r8, [sp, #4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003592:	e884 00c0 	stmia.w	r4, {r6, r7}
  Command.AutoRefreshNumber       = 1;
 8003596:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 8003598:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800359c:	f7fe fa20 	bl	80019e0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80035a0:	4630      	mov	r0, r6
 80035a2:	f7fc fffb 	bl	800059c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80035a6:	2302      	movs	r3, #2
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80035a8:	4621      	mov	r1, r4
 80035aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035ae:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80035b0:	e884 0088 	stmia.w	r4, {r3, r7}
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 4;
 80035b4:	f04f 0904 	mov.w	r9, #4
  Command.AutoRefreshNumber       = 1;
 80035b8:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 80035ba:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80035be:	f7fe fa0f 	bl	80019e0 <HAL_SDRAM_SendCommand>
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80035c2:	2303      	movs	r3, #3
  Command.ModeRegisterDefinition  = 0;

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035c4:	4621      	mov	r1, r4
 80035c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035ca:	4628      	mov	r0, r5
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80035cc:	e884 0088 	stmia.w	r4, {r3, r7}
  Command.AutoRefreshNumber       = 4;
 80035d0:	f8c4 9008 	str.w	r9, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 80035d4:	f8c4 800c 	str.w	r8, [r4, #12]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035d8:	f7fe fa02 	bl	80019e0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80035dc:	f44f 730c 	mov.w	r3, #560	; 0x230
 80035e0:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
  Command.AutoRefreshNumber       = 1;
  Command.ModeRegisterDefinition  = tmpmrd;
 80035e2:	9b01      	ldr	r3, [sp, #4]
 80035e4:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035ea:	4621      	mov	r1, r4
 80035ec:	4628      	mov	r0, r5
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80035ee:	f8c4 9000 	str.w	r9, [r4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80035f2:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 80035f4:	60a6      	str	r6, [r4, #8]
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035f6:	f7fe f9f3 	bl	80019e0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 80035fa:	4651      	mov	r1, sl
 80035fc:	4628      	mov	r0, r5
 80035fe:	f7fe fa06 	bl	8001a0e <HAL_SDRAM_ProgramRefreshRate>
}
 8003602:	b002      	add	sp, #8
 8003604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003608:	2000038c 	.word	0x2000038c
 800360c:	2000039c 	.word	0x2000039c

08003610 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003610:	b570      	push	{r4, r5, r6, lr}
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003612:	4606      	mov	r6, r0
{
 8003614:	b08e      	sub	sp, #56	; 0x38
  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003616:	2800      	cmp	r0, #0
 8003618:	f000 80ad 	beq.w	8003776 <BSP_SDRAM_MspInit+0x166>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800361c:	4b57      	ldr	r3, [pc, #348]	; (800377c <BSP_SDRAM_MspInit+0x16c>)
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800361e:	4858      	ldr	r0, [pc, #352]	; (8003780 <BSP_SDRAM_MspInit+0x170>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8003620:	2500      	movs	r5, #0
 8003622:	9501      	str	r5, [sp, #4]
 8003624:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	639a      	str	r2, [r3, #56]	; 0x38
 800362c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800362e:	f002 0201 	and.w	r2, r2, #1
 8003632:	9201      	str	r2, [sp, #4]
 8003634:	9a01      	ldr	r2, [sp, #4]
  __DMAx_CLK_ENABLE();
 8003636:	9502      	str	r5, [sp, #8]
 8003638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800363a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800363e:	631a      	str	r2, [r3, #48]	; 0x30
 8003640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003642:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8003646:	9202      	str	r2, [sp, #8]
 8003648:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800364a:	9503      	str	r5, [sp, #12]
 800364c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800364e:	f042 0202 	orr.w	r2, r2, #2
 8003652:	631a      	str	r2, [r3, #48]	; 0x30
 8003654:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003656:	f002 0202 	and.w	r2, r2, #2
 800365a:	9203      	str	r2, [sp, #12]
 800365c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800365e:	9504      	str	r5, [sp, #16]
 8003660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003662:	f042 0204 	orr.w	r2, r2, #4
 8003666:	631a      	str	r2, [r3, #48]	; 0x30
 8003668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800366a:	f002 0204 	and.w	r2, r2, #4
 800366e:	9204      	str	r2, [sp, #16]
 8003670:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003672:	9505      	str	r5, [sp, #20]
 8003674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003676:	f042 0208 	orr.w	r2, r2, #8
 800367a:	631a      	str	r2, [r3, #48]	; 0x30
 800367c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800367e:	f002 0208 	and.w	r2, r2, #8
 8003682:	9205      	str	r2, [sp, #20]
 8003684:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003686:	9506      	str	r5, [sp, #24]
 8003688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800368a:	f042 0210 	orr.w	r2, r2, #16
 800368e:	631a      	str	r2, [r3, #48]	; 0x30
 8003690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003692:	f002 0210 	and.w	r2, r2, #16
 8003696:	9206      	str	r2, [sp, #24]
 8003698:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800369a:	9507      	str	r5, [sp, #28]
 800369c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800369e:	f042 0220 	orr.w	r2, r2, #32
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
 80036a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a6:	f002 0220 	and.w	r2, r2, #32
 80036aa:	9207      	str	r2, [sp, #28]
 80036ac:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80036ae:	9508      	str	r5, [sp, #32]
 80036b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036b6:	631a      	str	r2, [r3, #48]	; 0x30
 80036b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80036ba:	950b      	str	r5, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80036bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c0:	9308      	str	r3, [sp, #32]
 80036c2:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80036c4:	2302      	movs	r3, #2
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80036c6:	ac0e      	add	r4, sp, #56	; 0x38
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80036c8:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80036ca:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80036cc:	230c      	movs	r3, #12
 80036ce:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80036d0:	2360      	movs	r3, #96	; 0x60
 80036d2:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80036d6:	4621      	mov	r1, r4
 80036d8:	f7fd fa02 	bl	8000ae0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80036dc:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80036de:	4621      	mov	r1, r4
 80036e0:	4828      	ldr	r0, [pc, #160]	; (8003784 <BSP_SDRAM_MspInit+0x174>)
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80036e2:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80036e4:	f7fd f9fc 	bl	8000ae0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80036e8:	f24c 7303 	movw	r3, #50947	; 0xc703
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80036ec:	4621      	mov	r1, r4
 80036ee:	4826      	ldr	r0, [pc, #152]	; (8003788 <BSP_SDRAM_MspInit+0x178>)
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80036f0:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80036f2:	f7fd f9f5 	bl	8000ae0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80036f6:	f64f 7383 	movw	r3, #65411	; 0xff83
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80036fa:	4621      	mov	r1, r4
 80036fc:	4823      	ldr	r0, [pc, #140]	; (800378c <BSP_SDRAM_MspInit+0x17c>)
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80036fe:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003700:	f7fd f9ee 	bl	8000ae0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003704:	f64f 033f 	movw	r3, #63551	; 0xf83f
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003708:	4621      	mov	r1, r4
 800370a:	4821      	ldr	r0, [pc, #132]	; (8003790 <BSP_SDRAM_MspInit+0x180>)
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800370c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800370e:	f7fd f9e7 	bl	8000ae0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003712:	4621      	mov	r1, r4
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003714:	f248 1333 	movw	r3, #33075	; 0x8133

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003718:	4c1e      	ldr	r4, [pc, #120]	; (8003794 <BSP_SDRAM_MspInit+0x184>)
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800371a:	481f      	ldr	r0, [pc, #124]	; (8003798 <BSP_SDRAM_MspInit+0x188>)
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800371c:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800371e:	f7fd f9df 	bl	8000ae0 <HAL_GPIO_Init>
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003722:	2380      	movs	r3, #128	; 0x80
 8003724:	60a3      	str	r3, [r4, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003726:	f44f 7300 	mov.w	r3, #512	; 0x200
 800372a:	60e3      	str	r3, [r4, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800372c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003730:	6123      	str	r3, [r4, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003736:	6163      	str	r3, [r4, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003738:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800373c:	61a3      	str	r3, [r4, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800373e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003742:	6223      	str	r3, [r4, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003744:	2303      	movs	r3, #3
 8003746:	62a3      	str	r3, [r4, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003748:	6325      	str	r5, [r4, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800374a:	4b14      	ldr	r3, [pc, #80]	; (800379c <BSP_SDRAM_MspInit+0x18c>)
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800374c:	6334      	str	r4, [r6, #48]	; 0x30
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800374e:	4620      	mov	r0, r4
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003750:	6023      	str	r3, [r4, #0]
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003752:	6065      	str	r5, [r4, #4]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003754:	61e5      	str	r5, [r4, #28]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003756:	6265      	str	r5, [r4, #36]	; 0x24
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003758:	62e5      	str	r5, [r4, #44]	; 0x2c
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800375a:	63a6      	str	r6, [r4, #56]	; 0x38
  HAL_DMA_DeInit(&dmaHandle);
 800375c:	f7fd f830 	bl	80007c0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003760:	4620      	mov	r0, r4
 8003762:	f7fc ffaf 	bl	80006c4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003766:	2038      	movs	r0, #56	; 0x38
 8003768:	462a      	mov	r2, r5
 800376a:	210f      	movs	r1, #15
 800376c:	f7fc ff3c 	bl	80005e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003770:	2038      	movs	r0, #56	; 0x38
 8003772:	f7fc ff6d 	bl	8000650 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003776:	b00e      	add	sp, #56	; 0x38
 8003778:	bd70      	pop	{r4, r5, r6, pc}
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800
 8003780:	40020400 	.word	0x40020400
 8003784:	40020800 	.word	0x40020800
 8003788:	40020c00 	.word	0x40020c00
 800378c:	40021000 	.word	0x40021000
 8003790:	40021400 	.word	0x40021400
 8003794:	200003ec 	.word	0x200003ec
 8003798:	40021800 	.word	0x40021800
 800379c:	40026410 	.word	0x40026410

080037a0 <BSP_SDRAM_Init>:
{
 80037a0:	b570      	push	{r4, r5, r6, lr}
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80037a2:	4c1a      	ldr	r4, [pc, #104]	; (800380c <BSP_SDRAM_Init+0x6c>)
  Timing.LoadToActiveDelay    = 2;
 80037a4:	4d1a      	ldr	r5, [pc, #104]	; (8003810 <BSP_SDRAM_Init+0x70>)
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 80037a6:	4b1b      	ldr	r3, [pc, #108]	; (8003814 <BSP_SDRAM_Init+0x74>)
 80037a8:	6023      	str	r3, [r4, #0]
  Timing.LoadToActiveDelay    = 2;
 80037aa:	2302      	movs	r3, #2
 80037ac:	602b      	str	r3, [r5, #0]
  Timing.WriteRecoveryTime    = 2;
 80037ae:	612b      	str	r3, [r5, #16]
  Timing.RPDelay              = 2;
 80037b0:	616b      	str	r3, [r5, #20]
  Timing.RCDDelay             = 2;
 80037b2:	61ab      	str	r3, [r5, #24]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80037b4:	2310      	movs	r3, #16
 80037b6:	6123      	str	r3, [r4, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80037b8:	2340      	movs	r3, #64	; 0x40
 80037ba:	6163      	str	r3, [r4, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80037bc:	f44f 73c0 	mov.w	r3, #384	; 0x180
  Timing.ExitSelfRefreshDelay = 7;
 80037c0:	2107      	movs	r1, #7
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80037c2:	61a3      	str	r3, [r4, #24]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80037c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  Timing.SelfRefreshTime      = 4;
 80037c8:	2204      	movs	r2, #4
  Timing.ExitSelfRefreshDelay = 7;
 80037ca:	6069      	str	r1, [r5, #4]
  Timing.RowCycleDelay        = 7;
 80037cc:	60e9      	str	r1, [r5, #12]
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80037ce:	2601      	movs	r6, #1
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80037d0:	2100      	movs	r1, #0
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80037d2:	6223      	str	r3, [r4, #32]
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80037d4:	4620      	mov	r0, r4
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80037d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80037da:	60e2      	str	r2, [r4, #12]
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80037dc:	62a3      	str	r3, [r4, #40]	; 0x28
  Timing.SelfRefreshTime      = 4;
 80037de:	60aa      	str	r2, [r5, #8]
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80037e0:	6066      	str	r6, [r4, #4]
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80037e2:	60a1      	str	r1, [r4, #8]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80037e4:	61e1      	str	r1, [r4, #28]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80037e6:	6261      	str	r1, [r4, #36]	; 0x24
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80037e8:	f7ff ff12 	bl	8003610 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80037ec:	4629      	mov	r1, r5
 80037ee:	4620      	mov	r0, r4
 80037f0:	f7fe f8d6 	bl	80019a0 <HAL_SDRAM_Init>
 80037f4:	4c08      	ldr	r4, [pc, #32]	; (8003818 <BSP_SDRAM_Init+0x78>)
    sdramstatus = SDRAM_ERROR;
 80037f6:	2800      	cmp	r0, #0
 80037f8:	bf14      	ite	ne
 80037fa:	4630      	movne	r0, r6
 80037fc:	2000      	moveq	r0, #0
 80037fe:	7020      	strb	r0, [r4, #0]
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003800:	f240 506a 	movw	r0, #1386	; 0x56a
 8003804:	f7ff feb6 	bl	8003574 <BSP_SDRAM_Initialization_sequence>
}
 8003808:	7820      	ldrb	r0, [r4, #0]
 800380a:	bd70      	pop	{r4, r5, r6, pc}
 800380c:	2000039c 	.word	0x2000039c
 8003810:	200003d0 	.word	0x200003d0
 8003814:	a0000140 	.word	0xa0000140
 8003818:	2000020c 	.word	0x2000020c

0800381c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800381c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800381e:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <HAL_MspInit+0x34>)
 8003820:	2100      	movs	r1, #0
 8003822:	9100      	str	r1, [sp, #0]
 8003824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003826:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800382a:	645a      	str	r2, [r3, #68]	; 0x44
 800382c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800382e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003832:	9200      	str	r2, [sp, #0]
 8003834:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003836:	9101      	str	r1, [sp, #4]
 8003838:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800383a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800383e:	641a      	str	r2, [r3, #64]	; 0x40
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003846:	9301      	str	r3, [sp, #4]
 8003848:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800384a:	b002      	add	sp, #8
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800

08003854 <HAL_DMA2D_MspInit>:
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
  if(hdma2d->Instance==DMA2D)
 8003854:	6802      	ldr	r2, [r0, #0]
 8003856:	4b09      	ldr	r3, [pc, #36]	; (800387c <HAL_DMA2D_MspInit+0x28>)
 8003858:	429a      	cmp	r2, r3
{
 800385a:	b082      	sub	sp, #8
  if(hdma2d->Instance==DMA2D)
 800385c:	d10b      	bne.n	8003876 <HAL_DMA2D_MspInit+0x22>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	4b07      	ldr	r3, [pc, #28]	; (8003880 <HAL_DMA2D_MspInit+0x2c>)
 8003864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003866:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800386a:	631a      	str	r2, [r3, #48]	; 0x30
 800386c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003872:	9301      	str	r3, [sp, #4]
 8003874:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003876:	b002      	add	sp, #8
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	4002b000 	.word	0x4002b000
 8003880:	40023800 	.word	0x40023800

08003884 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003888:	4604      	mov	r4, r0
 800388a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800388c:	2214      	movs	r2, #20
 800388e:	2100      	movs	r1, #0
 8003890:	a803      	add	r0, sp, #12
 8003892:	f000 faad 	bl	8003df0 <memset>
  if(hi2c->Instance==I2C3)
 8003896:	6822      	ldr	r2, [r4, #0]
 8003898:	4b22      	ldr	r3, [pc, #136]	; (8003924 <HAL_I2C_MspInit+0xa0>)
 800389a:	429a      	cmp	r2, r3
 800389c:	d13f      	bne.n	800391e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800389e:	4c22      	ldr	r4, [pc, #136]	; (8003928 <HAL_I2C_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038a0:	4822      	ldr	r0, [pc, #136]	; (800392c <HAL_I2C_MspInit+0xa8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038a2:	2500      	movs	r5, #0
 80038a4:	9500      	str	r5, [sp, #0]
 80038a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038a8:	f043 0304 	orr.w	r3, r3, #4
 80038ac:	6323      	str	r3, [r4, #48]	; 0x30
 80038ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b8:	9501      	str	r5, [sp, #4]
 80038ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	6323      	str	r3, [r4, #48]	; 0x30
 80038c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	9301      	str	r3, [sp, #4]
 80038ca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038cc:	f04f 0912 	mov.w	r9, #18
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80038d0:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d4:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d8:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80038da:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038dc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80038de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038e0:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038e4:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80038ea:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ec:	f7fd f8f8 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80038f0:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f4:	a903      	add	r1, sp, #12
 80038f6:	480e      	ldr	r0, [pc, #56]	; (8003930 <HAL_I2C_MspInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80038f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038fa:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038fe:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003902:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003904:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003906:	f7fd f8eb 	bl	8000ae0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800390a:	9502      	str	r5, [sp, #8]
 800390c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800390e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003912:	6423      	str	r3, [r4, #64]	; 0x40
 8003914:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003916:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800391a:	9302      	str	r3, [sp, #8]
 800391c:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800391e:	b009      	add	sp, #36	; 0x24
 8003920:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003924:	40005c00 	.word	0x40005c00
 8003928:	40023800 	.word	0x40023800
 800392c:	40020800 	.word	0x40020800
 8003930:	40020000 	.word	0x40020000

08003934 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003936:	4604      	mov	r4, r0
 8003938:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393a:	2214      	movs	r2, #20
 800393c:	2100      	movs	r1, #0
 800393e:	a807      	add	r0, sp, #28
 8003940:	f000 fa56 	bl	8003df0 <memset>
  if(hltdc->Instance==LTDC)
 8003944:	6822      	ldr	r2, [r4, #0]
 8003946:	4b53      	ldr	r3, [pc, #332]	; (8003a94 <HAL_LTDC_MspInit+0x160>)
 8003948:	429a      	cmp	r2, r3
 800394a:	f040 80a0 	bne.w	8003a8e <HAL_LTDC_MspInit+0x15a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800394e:	2400      	movs	r4, #0
 8003950:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8003954:	9400      	str	r4, [sp, #0]
 8003956:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003958:	484f      	ldr	r0, [pc, #316]	; (8003a98 <HAL_LTDC_MspInit+0x164>)
    __HAL_RCC_LTDC_CLK_ENABLE();
 800395a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800395e:	645a      	str	r2, [r3, #68]	; 0x44
 8003960:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003962:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8003966:	9200      	str	r2, [sp, #0]
 8003968:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800396a:	9401      	str	r4, [sp, #4]
 800396c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800396e:	f042 0220 	orr.w	r2, r2, #32
 8003972:	631a      	str	r2, [r3, #48]	; 0x30
 8003974:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003976:	f002 0220 	and.w	r2, r2, #32
 800397a:	9201      	str	r2, [sp, #4]
 800397c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800397e:	9402      	str	r4, [sp, #8]
 8003980:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003982:	f042 0201 	orr.w	r2, r2, #1
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
 8003988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800398a:	f002 0201 	and.w	r2, r2, #1
 800398e:	9202      	str	r2, [sp, #8]
 8003990:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003992:	9403      	str	r4, [sp, #12]
 8003994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003996:	f042 0202 	orr.w	r2, r2, #2
 800399a:	631a      	str	r2, [r3, #48]	; 0x30
 800399c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800399e:	f002 0202 	and.w	r2, r2, #2
 80039a2:	9203      	str	r2, [sp, #12]
 80039a4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80039a6:	9404      	str	r4, [sp, #16]
 80039a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039ae:	631a      	str	r2, [r3, #48]	; 0x30
 80039b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039b2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80039b6:	9204      	str	r2, [sp, #16]
 80039b8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039ba:	9405      	str	r4, [sp, #20]
 80039bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039be:	f042 0204 	orr.w	r2, r2, #4
 80039c2:	631a      	str	r2, [r3, #48]	; 0x30
 80039c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039c6:	f002 0204 	and.w	r2, r2, #4
 80039ca:	9205      	str	r2, [sp, #20]
 80039cc:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039ce:	9406      	str	r4, [sp, #24]
 80039d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039d2:	f042 0208 	orr.w	r2, r2, #8
 80039d6:	631a      	str	r2, [r3, #48]	; 0x30
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e0:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80039e2:	260e      	movs	r6, #14
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039e4:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e6:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80039e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039ec:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80039ee:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80039f0:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80039f2:	f7fd f875 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 80039f6:	f641 0358 	movw	r3, #6232	; 0x1858
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039fa:	a907      	add	r1, sp, #28
 80039fc:	4827      	ldr	r0, [pc, #156]	; (8003a9c <HAL_LTDC_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 80039fe:	9307      	str	r3, [sp, #28]

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003a00:	2709      	movs	r7, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a02:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a06:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a08:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a0a:	f7fd f869 	bl	8000ae0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a0e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a10:	a907      	add	r1, sp, #28
 8003a12:	4823      	ldr	r0, [pc, #140]	; (8003aa0 <HAL_LTDC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a14:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a16:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a18:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a1a:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003a1c:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a1e:	f7fd f85f 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8003a22:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a26:	a907      	add	r1, sp, #28
 8003a28:	481d      	ldr	r0, [pc, #116]	; (8003aa0 <HAL_LTDC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8003a2a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a2c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a32:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a34:	f7fd f854 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8003a38:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a3c:	a907      	add	r1, sp, #28
 8003a3e:	4819      	ldr	r0, [pc, #100]	; (8003aa4 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8003a40:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a46:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a48:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a4a:	f7fd f849 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8003a4e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a52:	a907      	add	r1, sp, #28
 8003a54:	4814      	ldr	r0, [pc, #80]	; (8003aa8 <HAL_LTDC_MspInit+0x174>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8003a56:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a58:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5a:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5c:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a5e:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a60:	f7fd f83e 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8003a64:	2348      	movs	r3, #72	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a66:	a907      	add	r1, sp, #28
 8003a68:	4810      	ldr	r0, [pc, #64]	; (8003aac <HAL_LTDC_MspInit+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8003a6a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a70:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003a72:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a74:	f7fd f834 	bl	8000ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8003a78:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a7c:	a907      	add	r1, sp, #28
 8003a7e:	4809      	ldr	r0, [pc, #36]	; (8003aa4 <HAL_LTDC_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8003a80:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a82:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a84:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a86:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003a88:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a8a:	f7fd f829 	bl	8000ae0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8003a8e:	b00d      	add	sp, #52	; 0x34
 8003a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	40016800 	.word	0x40016800
 8003a98:	40021400 	.word	0x40021400
 8003a9c:	40020000 	.word	0x40020000
 8003aa0:	40020400 	.word	0x40020400
 8003aa4:	40021800 	.word	0x40021800
 8003aa8:	40020800 	.word	0x40020800
 8003aac:	40020c00 	.word	0x40020c00

08003ab0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ab0:	b510      	push	{r4, lr}
 8003ab2:	4604      	mov	r4, r0
 8003ab4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab6:	2214      	movs	r2, #20
 8003ab8:	2100      	movs	r1, #0
 8003aba:	a803      	add	r0, sp, #12
 8003abc:	f000 f998 	bl	8003df0 <memset>
  if(hspi->Instance==SPI5)
 8003ac0:	6822      	ldr	r2, [r4, #0]
 8003ac2:	4b14      	ldr	r3, [pc, #80]	; (8003b14 <HAL_SPI_MspInit+0x64>)
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d123      	bne.n	8003b10 <HAL_SPI_MspInit+0x60>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003ac8:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8003acc:	2100      	movs	r1, #0
 8003ace:	9101      	str	r1, [sp, #4]
 8003ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ad2:	4811      	ldr	r0, [pc, #68]	; (8003b18 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003ad4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003ad8:	645a      	str	r2, [r3, #68]	; 0x44
 8003ada:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003adc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003ae0:	9201      	str	r2, [sp, #4]
 8003ae2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ae4:	9102      	str	r1, [sp, #8]
 8003ae6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ae8:	f042 0220 	orr.w	r2, r2, #32
 8003aec:	631a      	str	r2, [r3, #48]	; 0x30
 8003aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af0:	f003 0320 	and.w	r3, r3, #32
 8003af4:	9302      	str	r3, [sp, #8]
 8003af6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003af8:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003afc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	2302      	movs	r3, #2
 8003b00:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b02:	2303      	movs	r3, #3
 8003b04:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b06:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003b08:	2305      	movs	r3, #5
 8003b0a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b0c:	f7fc ffe8 	bl	8000ae0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8003b10:	b008      	add	sp, #32
 8003b12:	bd10      	pop	{r4, pc}
 8003b14:	40015000 	.word	0x40015000
 8003b18:	40021400 	.word	0x40021400

08003b1c <HAL_SPI_MspDeInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
  if(hspi->Instance==SPI5)
 8003b1c:	6802      	ldr	r2, [r0, #0]
 8003b1e:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <HAL_SPI_MspDeInit+0x20>)
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d109      	bne.n	8003b38 <HAL_SPI_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003b24:	4a06      	ldr	r2, [pc, #24]	; (8003b40 <HAL_SPI_MspDeInit+0x24>)
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8003b26:	4807      	ldr	r0, [pc, #28]	; (8003b44 <HAL_SPI_MspDeInit+0x28>)
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003b28:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003b2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003b2e:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8003b30:	f44f 7160 	mov.w	r1, #896	; 0x380
 8003b34:	f7fd b8c0 	b.w	8000cb8 <HAL_GPIO_DeInit>
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40015000 	.word	0x40015000
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40021400 	.word	0x40021400

08003b48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b48:	b510      	push	{r4, lr}
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4e:	2214      	movs	r2, #20
 8003b50:	2100      	movs	r1, #0
 8003b52:	a803      	add	r0, sp, #12
 8003b54:	f000 f94c 	bl	8003df0 <memset>
  if(huart->Instance==USART1)
 8003b58:	6822      	ldr	r2, [r4, #0]
 8003b5a:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <HAL_UART_MspInit+0x78>)
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d12d      	bne.n	8003bbc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b60:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8003b64:	2400      	movs	r4, #0
 8003b66:	9401      	str	r4, [sp, #4]
 8003b68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6a:	4816      	ldr	r0, [pc, #88]	; (8003bc4 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b6c:	f042 0210 	orr.w	r2, r2, #16
 8003b70:	645a      	str	r2, [r3, #68]	; 0x44
 8003b72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b74:	f002 0210 	and.w	r2, r2, #16
 8003b78:	9201      	str	r2, [sp, #4]
 8003b7a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b7c:	9402      	str	r4, [sp, #8]
 8003b7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b80:	f042 0201 	orr.w	r2, r2, #1
 8003b84:	631a      	str	r2, [r3, #48]	; 0x30
 8003b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	9302      	str	r3, [sp, #8]
 8003b8e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003b90:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003b94:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b96:	2302      	movs	r3, #2
 8003b98:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ba4:	2307      	movs	r3, #7
 8003ba6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba8:	f7fc ff9a 	bl	8000ae0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003bac:	2025      	movs	r0, #37	; 0x25
 8003bae:	4622      	mov	r2, r4
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	f7fc fd19 	bl	80005e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003bb6:	2025      	movs	r0, #37	; 0x25
 8003bb8:	f7fc fd4a 	bl	8000650 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003bbc:	b008      	add	sp, #32
 8003bbe:	bd10      	pop	{r4, pc}
 8003bc0:	40011000 	.word	0x40011000
 8003bc4:	40020000 	.word	0x40020000

08003bc8 <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bcc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003bce:	2214      	movs	r2, #20
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	a801      	add	r0, sp, #4
 8003bd4:	f000 f90c 	bl	8003df0 <memset>
  if (FMC_Initialized) {
 8003bd8:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <HAL_SDRAM_MspInit+0xc0>)
 8003bda:	681c      	ldr	r4, [r3, #0]
 8003bdc:	2c00      	cmp	r4, #0
 8003bde:	d150      	bne.n	8003c82 <HAL_SDRAM_MspInit+0xba>
  FMC_Initialized = 1;
 8003be0:	f04f 0801 	mov.w	r8, #1
 8003be4:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8003be8:	4b28      	ldr	r3, [pc, #160]	; (8003c8c <HAL_SDRAM_MspInit+0xc4>)
 8003bea:	9400      	str	r4, [sp, #0]
 8003bec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bee:	4828      	ldr	r0, [pc, #160]	; (8003c90 <HAL_SDRAM_MspInit+0xc8>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8003bf0:	ea42 0208 	orr.w	r2, r2, r8
 8003bf4:	639a      	str	r2, [r3, #56]	; 0x38
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf8:	ea03 0308 	and.w	r3, r3, r8
 8003bfc:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfe:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c00:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c02:	250c      	movs	r5, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 8003c04:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c06:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003c08:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c0c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003c0e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c10:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c12:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c14:	f7fc ff64 	bl	8000ae0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c18:	a901      	add	r1, sp, #4
 8003c1a:	481e      	ldr	r0, [pc, #120]	; (8003c94 <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c1c:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c20:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c22:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c24:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c26:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c28:	f7fc ff5a 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003c2c:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c30:	a901      	add	r1, sp, #4
 8003c32:	4819      	ldr	r0, [pc, #100]	; (8003c98 <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003c34:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c36:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c38:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c3a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c3c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c3e:	f7fc ff4f 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8003c42:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c46:	a901      	add	r1, sp, #4
 8003c48:	4814      	ldr	r0, [pc, #80]	; (8003c9c <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8003c4a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c4c:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c50:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c52:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c54:	f7fc ff44 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8003c58:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c5c:	a901      	add	r1, sp, #4
 8003c5e:	4810      	ldr	r0, [pc, #64]	; (8003ca0 <HAL_SDRAM_MspInit+0xd8>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8003c60:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c62:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c64:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c66:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c68:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c6a:	f7fc ff39 	bl	8000ae0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003c6e:	2360      	movs	r3, #96	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c70:	a901      	add	r1, sp, #4
 8003c72:	480c      	ldr	r0, [pc, #48]	; (8003ca4 <HAL_SDRAM_MspInit+0xdc>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003c74:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c76:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c78:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c7a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c7c:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c7e:	f7fc ff2f 	bl	8000ae0 <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003c82:	b006      	add	sp, #24
 8003c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c88:	2000044c 	.word	0x2000044c
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	40021400 	.word	0x40021400
 8003c94:	40020800 	.word	0x40020800
 8003c98:	40021800 	.word	0x40021800
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	40020c00 	.word	0x40020c00
 8003ca4:	40020400 	.word	0x40020400

08003ca8 <NMI_Handler>:
 8003ca8:	4770      	bx	lr

08003caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003caa:	e7fe      	b.n	8003caa <HardFault_Handler>

08003cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cac:	e7fe      	b.n	8003cac <MemManage_Handler>

08003cae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cae:	e7fe      	b.n	8003cae <BusFault_Handler>

08003cb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cb0:	e7fe      	b.n	8003cb0 <UsageFault_Handler>

08003cb2 <SVC_Handler>:
 8003cb2:	4770      	bx	lr

08003cb4 <DebugMon_Handler>:
 8003cb4:	4770      	bx	lr

08003cb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cb6:	4770      	bx	lr

08003cb8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cb8:	f7fc bc5e 	b.w	8000578 <HAL_IncTick>

08003cbc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003cbc:	4801      	ldr	r0, [pc, #4]	; (8003cc4 <USART1_IRQHandler+0x8>)
 8003cbe:	f7fe bb8d 	b.w	80023dc <HAL_UART_IRQHandler>
 8003cc2:	bf00      	nop
 8003cc4:	200005b4 	.word	0x200005b4

08003cc8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003cc8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003cca:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <_sbrk+0x2c>)
 8003ccc:	6819      	ldr	r1, [r3, #0]
{
 8003cce:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003cd0:	b909      	cbnz	r1, 8003cd6 <_sbrk+0xe>
		heap_end = &end;
 8003cd2:	4909      	ldr	r1, [pc, #36]	; (8003cf8 <_sbrk+0x30>)
 8003cd4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003cd6:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003cd8:	4669      	mov	r1, sp
 8003cda:	4402      	add	r2, r0
 8003cdc:	428a      	cmp	r2, r1
 8003cde:	d906      	bls.n	8003cee <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003ce0:	f000 f85c 	bl	8003d9c <__errno>
 8003ce4:	230c      	movs	r3, #12
 8003ce6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cec:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003cee:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003cf0:	bd08      	pop	{r3, pc}
 8003cf2:	bf00      	nop
 8003cf4:	20000450 	.word	0x20000450
 8003cf8:	2000071c 	.word	0x2000071c

08003cfc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003cfc:	490f      	ldr	r1, [pc, #60]	; (8003d3c <SystemInit+0x40>)
 8003cfe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003d02:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <SystemInit+0x44>)
 8003d0c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003d0e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003d10:	f042 0201 	orr.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003d16:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003d1e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d22:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003d24:	4a07      	ldr	r2, [pc, #28]	; (8003d44 <SystemInit+0x48>)
 8003d26:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d2e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003d30:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003d36:	608b      	str	r3, [r1, #8]
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	e000ed00 	.word	0xe000ed00
 8003d40:	40023800 	.word	0x40023800
 8003d44:	24003010 	.word	0x24003010

08003d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003d80 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d4e:	e003      	b.n	8003d58 <LoopCopyDataInit>

08003d50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d50:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d56:	3104      	adds	r1, #4

08003d58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d58:	480b      	ldr	r0, [pc, #44]	; (8003d88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d60:	d3f6      	bcc.n	8003d50 <CopyDataInit>
  ldr  r2, =_sbss
 8003d62:	4a0b      	ldr	r2, [pc, #44]	; (8003d90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d64:	e002      	b.n	8003d6c <LoopFillZerobss>

08003d66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d68:	f842 3b04 	str.w	r3, [r2], #4

08003d6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003d6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003d70:	d3f9      	bcc.n	8003d66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003d72:	f7ff ffc3 	bl	8003cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003d76:	f000 f817 	bl	8003da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003d7a:	f7fe ff6b 	bl	8002c54 <main>
  bx  lr    
 8003d7e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003d80:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003d84:	08005a64 	.word	0x08005a64
  ldr  r0, =_sdata
 8003d88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d8c:	20000278 	.word	0x20000278
  ldr  r2, =_sbss
 8003d90:	20000278 	.word	0x20000278
  ldr  r3, = _ebss
 8003d94:	2000071c 	.word	0x2000071c

08003d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d98:	e7fe      	b.n	8003d98 <ADC_IRQHandler>
	...

08003d9c <__errno>:
 8003d9c:	4b01      	ldr	r3, [pc, #4]	; (8003da4 <__errno+0x8>)
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	20000214 	.word	0x20000214

08003da8 <__libc_init_array>:
 8003da8:	b570      	push	{r4, r5, r6, lr}
 8003daa:	4e0d      	ldr	r6, [pc, #52]	; (8003de0 <__libc_init_array+0x38>)
 8003dac:	4c0d      	ldr	r4, [pc, #52]	; (8003de4 <__libc_init_array+0x3c>)
 8003dae:	1ba4      	subs	r4, r4, r6
 8003db0:	10a4      	asrs	r4, r4, #2
 8003db2:	2500      	movs	r5, #0
 8003db4:	42a5      	cmp	r5, r4
 8003db6:	d109      	bne.n	8003dcc <__libc_init_array+0x24>
 8003db8:	4e0b      	ldr	r6, [pc, #44]	; (8003de8 <__libc_init_array+0x40>)
 8003dba:	4c0c      	ldr	r4, [pc, #48]	; (8003dec <__libc_init_array+0x44>)
 8003dbc:	f000 f8d2 	bl	8003f64 <_init>
 8003dc0:	1ba4      	subs	r4, r4, r6
 8003dc2:	10a4      	asrs	r4, r4, #2
 8003dc4:	2500      	movs	r5, #0
 8003dc6:	42a5      	cmp	r5, r4
 8003dc8:	d105      	bne.n	8003dd6 <__libc_init_array+0x2e>
 8003dca:	bd70      	pop	{r4, r5, r6, pc}
 8003dcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dd0:	4798      	blx	r3
 8003dd2:	3501      	adds	r5, #1
 8003dd4:	e7ee      	b.n	8003db4 <__libc_init_array+0xc>
 8003dd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003dda:	4798      	blx	r3
 8003ddc:	3501      	adds	r5, #1
 8003dde:	e7f2      	b.n	8003dc6 <__libc_init_array+0x1e>
 8003de0:	08005a5c 	.word	0x08005a5c
 8003de4:	08005a5c 	.word	0x08005a5c
 8003de8:	08005a5c 	.word	0x08005a5c
 8003dec:	08005a60 	.word	0x08005a60

08003df0 <memset>:
 8003df0:	4402      	add	r2, r0
 8003df2:	4603      	mov	r3, r0
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d100      	bne.n	8003dfa <memset+0xa>
 8003df8:	4770      	bx	lr
 8003dfa:	f803 1b01 	strb.w	r1, [r3], #1
 8003dfe:	e7f9      	b.n	8003df4 <memset+0x4>

08003e00 <rand>:
 8003e00:	4b19      	ldr	r3, [pc, #100]	; (8003e68 <rand+0x68>)
 8003e02:	b510      	push	{r4, lr}
 8003e04:	681c      	ldr	r4, [r3, #0]
 8003e06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003e08:	b9d3      	cbnz	r3, 8003e40 <rand+0x40>
 8003e0a:	2018      	movs	r0, #24
 8003e0c:	f000 f832 	bl	8003e74 <malloc>
 8003e10:	f243 330e 	movw	r3, #13070	; 0x330e
 8003e14:	63a0      	str	r0, [r4, #56]	; 0x38
 8003e16:	8003      	strh	r3, [r0, #0]
 8003e18:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8003e1c:	8043      	strh	r3, [r0, #2]
 8003e1e:	f241 2334 	movw	r3, #4660	; 0x1234
 8003e22:	8083      	strh	r3, [r0, #4]
 8003e24:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8003e28:	80c3      	strh	r3, [r0, #6]
 8003e2a:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8003e2e:	8103      	strh	r3, [r0, #8]
 8003e30:	2305      	movs	r3, #5
 8003e32:	8143      	strh	r3, [r0, #10]
 8003e34:	230b      	movs	r3, #11
 8003e36:	8183      	strh	r3, [r0, #12]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8003e40:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003e42:	480a      	ldr	r0, [pc, #40]	; (8003e6c <rand+0x6c>)
 8003e44:	690a      	ldr	r2, [r1, #16]
 8003e46:	694b      	ldr	r3, [r1, #20]
 8003e48:	4c09      	ldr	r4, [pc, #36]	; (8003e70 <rand+0x70>)
 8003e4a:	4350      	muls	r0, r2
 8003e4c:	fb04 0003 	mla	r0, r4, r3, r0
 8003e50:	fba2 2304 	umull	r2, r3, r2, r4
 8003e54:	3201      	adds	r2, #1
 8003e56:	4403      	add	r3, r0
 8003e58:	f143 0300 	adc.w	r3, r3, #0
 8003e5c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8003e60:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8003e64:	bd10      	pop	{r4, pc}
 8003e66:	bf00      	nop
 8003e68:	20000214 	.word	0x20000214
 8003e6c:	5851f42d 	.word	0x5851f42d
 8003e70:	4c957f2d 	.word	0x4c957f2d

08003e74 <malloc>:
 8003e74:	4b02      	ldr	r3, [pc, #8]	; (8003e80 <malloc+0xc>)
 8003e76:	4601      	mov	r1, r0
 8003e78:	6818      	ldr	r0, [r3, #0]
 8003e7a:	f000 b803 	b.w	8003e84 <_malloc_r>
 8003e7e:	bf00      	nop
 8003e80:	20000214 	.word	0x20000214

08003e84 <_malloc_r>:
 8003e84:	b570      	push	{r4, r5, r6, lr}
 8003e86:	1ccd      	adds	r5, r1, #3
 8003e88:	f025 0503 	bic.w	r5, r5, #3
 8003e8c:	3508      	adds	r5, #8
 8003e8e:	2d0c      	cmp	r5, #12
 8003e90:	bf38      	it	cc
 8003e92:	250c      	movcc	r5, #12
 8003e94:	2d00      	cmp	r5, #0
 8003e96:	4606      	mov	r6, r0
 8003e98:	db01      	blt.n	8003e9e <_malloc_r+0x1a>
 8003e9a:	42a9      	cmp	r1, r5
 8003e9c:	d903      	bls.n	8003ea6 <_malloc_r+0x22>
 8003e9e:	230c      	movs	r3, #12
 8003ea0:	6033      	str	r3, [r6, #0]
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	bd70      	pop	{r4, r5, r6, pc}
 8003ea6:	f000 f85b 	bl	8003f60 <__malloc_lock>
 8003eaa:	4a23      	ldr	r2, [pc, #140]	; (8003f38 <_malloc_r+0xb4>)
 8003eac:	6814      	ldr	r4, [r2, #0]
 8003eae:	4621      	mov	r1, r4
 8003eb0:	b991      	cbnz	r1, 8003ed8 <_malloc_r+0x54>
 8003eb2:	4c22      	ldr	r4, [pc, #136]	; (8003f3c <_malloc_r+0xb8>)
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	b91b      	cbnz	r3, 8003ec0 <_malloc_r+0x3c>
 8003eb8:	4630      	mov	r0, r6
 8003eba:	f000 f841 	bl	8003f40 <_sbrk_r>
 8003ebe:	6020      	str	r0, [r4, #0]
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	4630      	mov	r0, r6
 8003ec4:	f000 f83c 	bl	8003f40 <_sbrk_r>
 8003ec8:	1c43      	adds	r3, r0, #1
 8003eca:	d126      	bne.n	8003f1a <_malloc_r+0x96>
 8003ecc:	230c      	movs	r3, #12
 8003ece:	6033      	str	r3, [r6, #0]
 8003ed0:	4630      	mov	r0, r6
 8003ed2:	f000 f846 	bl	8003f62 <__malloc_unlock>
 8003ed6:	e7e4      	b.n	8003ea2 <_malloc_r+0x1e>
 8003ed8:	680b      	ldr	r3, [r1, #0]
 8003eda:	1b5b      	subs	r3, r3, r5
 8003edc:	d41a      	bmi.n	8003f14 <_malloc_r+0x90>
 8003ede:	2b0b      	cmp	r3, #11
 8003ee0:	d90f      	bls.n	8003f02 <_malloc_r+0x7e>
 8003ee2:	600b      	str	r3, [r1, #0]
 8003ee4:	50cd      	str	r5, [r1, r3]
 8003ee6:	18cc      	adds	r4, r1, r3
 8003ee8:	4630      	mov	r0, r6
 8003eea:	f000 f83a 	bl	8003f62 <__malloc_unlock>
 8003eee:	f104 000b 	add.w	r0, r4, #11
 8003ef2:	1d23      	adds	r3, r4, #4
 8003ef4:	f020 0007 	bic.w	r0, r0, #7
 8003ef8:	1ac3      	subs	r3, r0, r3
 8003efa:	d01b      	beq.n	8003f34 <_malloc_r+0xb0>
 8003efc:	425a      	negs	r2, r3
 8003efe:	50e2      	str	r2, [r4, r3]
 8003f00:	bd70      	pop	{r4, r5, r6, pc}
 8003f02:	428c      	cmp	r4, r1
 8003f04:	bf0d      	iteet	eq
 8003f06:	6863      	ldreq	r3, [r4, #4]
 8003f08:	684b      	ldrne	r3, [r1, #4]
 8003f0a:	6063      	strne	r3, [r4, #4]
 8003f0c:	6013      	streq	r3, [r2, #0]
 8003f0e:	bf18      	it	ne
 8003f10:	460c      	movne	r4, r1
 8003f12:	e7e9      	b.n	8003ee8 <_malloc_r+0x64>
 8003f14:	460c      	mov	r4, r1
 8003f16:	6849      	ldr	r1, [r1, #4]
 8003f18:	e7ca      	b.n	8003eb0 <_malloc_r+0x2c>
 8003f1a:	1cc4      	adds	r4, r0, #3
 8003f1c:	f024 0403 	bic.w	r4, r4, #3
 8003f20:	42a0      	cmp	r0, r4
 8003f22:	d005      	beq.n	8003f30 <_malloc_r+0xac>
 8003f24:	1a21      	subs	r1, r4, r0
 8003f26:	4630      	mov	r0, r6
 8003f28:	f000 f80a 	bl	8003f40 <_sbrk_r>
 8003f2c:	3001      	adds	r0, #1
 8003f2e:	d0cd      	beq.n	8003ecc <_malloc_r+0x48>
 8003f30:	6025      	str	r5, [r4, #0]
 8003f32:	e7d9      	b.n	8003ee8 <_malloc_r+0x64>
 8003f34:	bd70      	pop	{r4, r5, r6, pc}
 8003f36:	bf00      	nop
 8003f38:	20000454 	.word	0x20000454
 8003f3c:	20000458 	.word	0x20000458

08003f40 <_sbrk_r>:
 8003f40:	b538      	push	{r3, r4, r5, lr}
 8003f42:	4c06      	ldr	r4, [pc, #24]	; (8003f5c <_sbrk_r+0x1c>)
 8003f44:	2300      	movs	r3, #0
 8003f46:	4605      	mov	r5, r0
 8003f48:	4608      	mov	r0, r1
 8003f4a:	6023      	str	r3, [r4, #0]
 8003f4c:	f7ff febc 	bl	8003cc8 <_sbrk>
 8003f50:	1c43      	adds	r3, r0, #1
 8003f52:	d102      	bne.n	8003f5a <_sbrk_r+0x1a>
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	b103      	cbz	r3, 8003f5a <_sbrk_r+0x1a>
 8003f58:	602b      	str	r3, [r5, #0]
 8003f5a:	bd38      	pop	{r3, r4, r5, pc}
 8003f5c:	20000718 	.word	0x20000718

08003f60 <__malloc_lock>:
 8003f60:	4770      	bx	lr

08003f62 <__malloc_unlock>:
 8003f62:	4770      	bx	lr

08003f64 <_init>:
 8003f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f66:	bf00      	nop
 8003f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f6a:	bc08      	pop	{r3}
 8003f6c:	469e      	mov	lr, r3
 8003f6e:	4770      	bx	lr

08003f70 <_fini>:
 8003f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f72:	bf00      	nop
 8003f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f76:	bc08      	pop	{r3}
 8003f78:	469e      	mov	lr, r3
 8003f7a:	4770      	bx	lr
