\BOOKMARK [2][]{Outline0.1}{FPGAs structure}{}% 1
\BOOKMARK [3][]{Outline0.1.1.3}{Description}{Outline0.1}% 2
\BOOKMARK [3][]{Outline0.1.2.4}{Look-Up Table}{Outline0.1}% 3
\BOOKMARK [3][]{Outline0.1.3.6}{Basic Logic Element}{Outline0.1}% 4
\BOOKMARK [3][]{Outline0.1.4.7}{Overview}{Outline0.1}% 5
\BOOKMARK [3][]{Outline0.1.5.8}{Demotivation}{Outline0.1}% 6
\BOOKMARK [3][]{Outline0.1.6.9}{Motivation}{Outline0.1}% 7
\BOOKMARK [2][]{Outline0.2}{Optimization Using HLS tools}{}% 8
\BOOKMARK [3][]{Outline0.2.1.11}{Problem Description}{Outline0.2}% 9
\BOOKMARK [3][]{Outline0.2.2.12}{Serial Version}{Outline0.2}% 10
\BOOKMARK [3][]{Outline0.2.3.13}{Opt1: Inner Loop Unrolling}{Outline0.2}% 11
\BOOKMARK [3][]{Outline0.2.4.14}{Opt2: Pipeline}{Outline0.2}% 12
\BOOKMARK [3][]{Outline0.2.5.15}{Opt3: J-loop Unrolling}{Outline0.2}% 13
\BOOKMARK [3][]{Outline0.2.6.16}{Opt4: Array Partitioning}{Outline0.2}% 14
\BOOKMARK [3][]{Outline0.2.7.17}{Opt5: Max Resource Use}{Outline0.2}% 15
\BOOKMARK [3][]{Outline0.2.8.18}{Opt6: Improve I/O}{Outline0.2}% 16
\BOOKMARK [3][]{Outline0.2.9.19}{Opt7: Block Computation}{Outline0.2}% 17
\BOOKMARK [3][]{Outline0.2.10.20}{Optimizations Review}{Outline0.2}% 18
