{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554064291640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554064291640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 16:31:31 2019 " "Processing started: Sun Mar 31 16:31:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554064291640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554064291640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554064291641 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554064292241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293024 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tv/uk101textdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tv/uk101textdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101TextDisplay-rtl " "Found design unit 1: UK101TextDisplay-rtl" {  } { { "Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/TV/UK101TextDisplay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293032 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101TextDisplay " "Found entity 1: UK101TextDisplay" {  } { { "Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/TV/UK101TextDisplay.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2kb/uk101keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2kb/uk101keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101keyboard-rtl " "Found design unit 1: UK101keyboard-rtl" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293036 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101keyboard " "Found entity 1: UK101keyboard" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293041 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293051 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293055 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293059 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LATCH-behv " "Found design unit 1: OUT_LATCH-behv" {  } { { "Components/IO/OutLatch.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293063 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LATCH " "Found entity 1: OUT_LATCH" {  } { { "Components/IO/OutLatch.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uk101_41kram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uk101_41kram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uk101-struct " "Found design unit 1: uk101-struct" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293067 ""} { "Info" "ISGN_ENTITY_NAME" "1 uk101 " "Found entity 1: uk101" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monuk02rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monuk02rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonUK02Rom-behavior " "Found design unit 1: MonUK02Rom-behavior" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/MonUK02Rom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293072 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonUK02Rom " "Found entity 1: MonUK02Rom" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/MonUK02Rom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram-SYN " "Found design unit 1: displayram-SYN" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/DisplayRam.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293076 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam " "Found entity 1: DisplayRam" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/DisplayRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "CharRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/CharRom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293082 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "CharRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cegmonrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cegmonrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CegmonRom-behavior " "Found design unit 1: CegmonRom-behavior" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/CegmonRom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293088 ""} { "Info" "ISGN_ENTITY_NAME" "1 CegmonRom " "Found entity 1: CegmonRom" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/CegmonRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicRom-SYN " "Found design unit 1: BasicRom-SYN" {  } { { "BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/BasicRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293091 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicRom " "Found entity 1: BasicRom" {  } { { "BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/BasicRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uk101 " "Elaborating entity \"uk101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554064293214 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_J6IOCS uk101_41kRAM.vhd(55) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(55): used explicit default value for signal \"n_J6IOCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554064293216 "|uk101"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_J8IOCS uk101_41kRAM.vhd(56) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(56): used explicit default value for signal \"n_J8IOCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554064293216 "|uk101"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_LEDCS uk101_41kRAM.vhd(57) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(57): used explicit default value for signal \"n_LEDCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1554064293216 "|uk101"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 8 24 uk101_41kRAM.vhd(102) " "VHDL Incomplete Partial Association warning at uk101_41kRAM.vhd(102): port or argument \"A\" has 8/24 unassociated elements" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 102 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1554064293217 "|uk101"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuDataOut uk101_41kRAM.vhd(249) " "VHDL Process Statement warning at uk101_41kRAM.vhd(249): signal \"cpuDataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554064293217 "|uk101"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kbRowSel uk101_41kRAM.vhd(246) " "VHDL Process Statement warning at uk101_41kRAM.vhd(246): inferring latch(es) for signal or variable \"kbRowSel\", which holds its previous value in one or more paths through the process" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554064293217 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[0\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[0\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293217 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[1\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[1\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293217 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[2\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[2\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[3\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[3\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[4\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[4\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[5\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[5\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[6\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[6\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[7\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[7\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293218 "|uk101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:u1 " "Elaborating entity \"T65\" for hierarchy \"T65:u1\"" {  } { { "uk101_41kRAM.vhd" "u1" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554064293227 "|uk101|T65:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_o T65.vhd(125) " "Verilog HDL or VHDL warning at T65.vhd(125): object \"B_o\" assigned a value but never read" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554064293227 "|uk101|T65:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:u1\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:u1\|T65_MCode:mcode\"" {  } { { "Components/M6502/T65.vhd" "mcode" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:u1\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:u1\|T65_ALU:alu\"" {  } { { "Components/M6502/T65.vhd" "alu" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicRom BasicRom:u2 " "Elaborating entity \"BasicRom\" for hierarchy \"BasicRom:u2\"" {  } { { "uk101_41kRAM.vhd" "u2" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BasicRom:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "altsyncram_component" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/BasicRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BasicRom:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/BasicRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BasicRom:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"BasicRom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BASIC.HEX " "Parameter \"init_file\" = \"BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293316 ""}  } { { "BasicRom.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/BasicRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554064293316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m771 " "Found entity 1: altsyncram_m771" {  } { { "db/altsyncram_m771.tdf" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/db/altsyncram_m771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m771 BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_m771:auto_generated " "Elaborating entity \"altsyncram_m771\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_m771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CegmonRom CegmonRom:u4 " "Elaborating entity \"CegmonRom\" for hierarchy \"CegmonRom:u4\"" {  } { { "uk101_41kRAM.vhd" "u4" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:u5 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:u5\"" {  } { { "uk101_41kRAM.vhd" "u5" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101TextDisplay UK101TextDisplay:u6 " "Elaborating entity \"UK101TextDisplay\" for hierarchy \"UK101TextDisplay:u6\"" {  } { { "uk101_41kRAM.vhd" "u6" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharRom CharRom:u7 " "Elaborating entity \"CharRom\" for hierarchy \"CharRom:u7\"" {  } { { "uk101_41kRAM.vhd" "u7" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam DisplayRam:u8 " "Elaborating entity \"DisplayRam\" for hierarchy \"DisplayRam:u8\"" {  } { { "uk101_41kRAM.vhd" "u8" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "altsyncram_component" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/DisplayRam.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/DisplayRam.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayRam:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DisplayRam:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293455 ""}  } { { "DisplayRam.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/DisplayRam.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554064293455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cn52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cn52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cn52 " "Found entity 1: altsyncram_cn52" {  } { { "db/altsyncram_cn52.tdf" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/db/altsyncram_cn52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554064293537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554064293537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cn52 DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_cn52:auto_generated " "Elaborating entity \"altsyncram_cn52\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_cn52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LATCH OUT_LATCH:latchIO0 " "Elaborating entity \"OUT_LATCH\" for hierarchy \"OUT_LATCH:latchIO0\"" {  } { { "uk101_41kRAM.vhd" "latchIO0" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101keyboard UK101keyboard:u9 " "Elaborating entity \"UK101keyboard\" for hierarchy \"UK101keyboard:u9\"" {  } { { "uk101_41kRAM.vhd" "u9" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_error UK101keyboard.vhd(83) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(83): object \"keyb_error\" assigned a value but never read" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended UK101keyboard.vhd(89) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(89): object \"extended\" assigned a value but never read" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftPressed UK101keyboard.vhd(90) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(90): object \"shiftPressed\" assigned a value but never read" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keys UK101keyboard.vhd(122) " "VHDL Process Statement warning at UK101keyboard.vhd(122): inferring latch(es) for signal or variable \"keys\", which holds its previous value in one or more paths through the process" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[3\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[3\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[4\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[4\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[5\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[5\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[7\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[7\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[1\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[1\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[2\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[2\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[3\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[3\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293556 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[4\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[4\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[1\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[1\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[2\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[2\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[6\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[6\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[7\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[7\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554064293557 "|uk101|UK101keyboard:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf UK101keyboard:u9\|ps2_intf:ps2 " "Elaborating entity \"ps2_intf\" for hierarchy \"UK101keyboard:u9\|ps2_intf:ps2\"" {  } { { "Components/PS2KB/UK101keyboard.vhd" "ps2" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064293559 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux75 " "Found clock multiplexer T65:u1\|Mux75" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux75"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[1\] " "Found clock multiplexer T65:u1\|PCAdder\[1\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux124 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux124" {  } { { "Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_MCode.vhd" 206 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|T65_MCode:mcode|Mux124"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux74 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux74" {  } { { "Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65_MCode.vhd" 681 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|T65_MCode:mcode|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux74 " "Found clock multiplexer T65:u1\|Mux74" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[2\] " "Found clock multiplexer T65:u1\|PCAdder\[2\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux73 " "Found clock multiplexer T65:u1\|Mux73" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux73"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[3\] " "Found clock multiplexer T65:u1\|PCAdder\[3\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux72 " "Found clock multiplexer T65:u1\|Mux72" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux72"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[4\] " "Found clock multiplexer T65:u1\|PCAdder\[4\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux71 " "Found clock multiplexer T65:u1\|Mux71" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux71"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[5\] " "Found clock multiplexer T65:u1\|PCAdder\[5\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux70 " "Found clock multiplexer T65:u1\|Mux70" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux70"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[6\] " "Found clock multiplexer T65:u1\|PCAdder\[6\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux69 " "Found clock multiplexer T65:u1\|Mux69" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux69"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[7\] " "Found clock multiplexer T65:u1\|PCAdder\[7\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|PCAdder[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux68 " "Found clock multiplexer T65:u1\|Mux68" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux68"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux67 " "Found clock multiplexer T65:u1\|Mux67" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux67"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux66 " "Found clock multiplexer T65:u1\|Mux66" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux66"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux65 " "Found clock multiplexer T65:u1\|Mux65" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux65"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux64 " "Found clock multiplexer T65:u1\|Mux64" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux64"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux63 " "Found clock multiplexer T65:u1\|Mux63" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux62 " "Found clock multiplexer T65:u1\|Mux62" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux61 " "Found clock multiplexer T65:u1\|Mux61" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554064294002 "|uk101|T65:u1|Mux61"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1554064294002 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:u5\|rxBuffer " "RAM logic \"bufferedUART:u5\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1554064294928 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1554064294928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[2\] " "Latch kbRowSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[10\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[10\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303029 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[3\] " "Latch kbRowSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[11\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[11\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303030 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[4\] " "Latch kbRowSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[12\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[12\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303030 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[5\] " "Latch kbRowSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[13\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[13\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303030 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[6\] " "Latch kbRowSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[14\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[14\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303030 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[7\] " "Latch kbRowSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[15\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[15\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554064303030 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554064303030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 234 -1 0 } } { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 121 -1 0 } } { "Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/UK101keyboard.vhd" 124 -1 0 } } { "Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/ps2_intf.vhd" 69 -1 0 } } { "Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/ps2_intf.vhd" 68 -1 0 } } { "Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/PS2KB/ps2_intf.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554064303046 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554064303046 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[0\] GND " "Pin \"ledOut8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[1\] GND " "Pin \"ledOut8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[2\] GND " "Pin \"ledOut8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[3\] GND " "Pin \"ledOut8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[4\] GND " "Pin \"ledOut8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[5\] GND " "Pin \"ledOut8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[6\] GND " "Pin \"ledOut8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[7\] GND " "Pin \"ledOut8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|ledOut8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[0\] GND " "Pin \"J6IO8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[1\] GND " "Pin \"J6IO8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[2\] GND " "Pin \"J6IO8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[3\] GND " "Pin \"J6IO8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[4\] GND " "Pin \"J6IO8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[5\] GND " "Pin \"J6IO8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[6\] GND " "Pin \"J6IO8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[7\] GND " "Pin \"J6IO8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J6IO8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[0\] GND " "Pin \"J8IO8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[1\] GND " "Pin \"J8IO8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[2\] GND " "Pin \"J8IO8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[3\] GND " "Pin \"J8IO8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[4\] GND " "Pin \"J8IO8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[5\] GND " "Pin \"J8IO8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[6\] GND " "Pin \"J8IO8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[7\] GND " "Pin \"J8IO8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554064306291 "|uk101|J8IO8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554064306291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554064306825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554064349451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554064349962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554064349962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4347 " "Implemented 4347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554064350399 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554064350399 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1554064350399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4269 " "Implemented 4269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554064350399 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554064350399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554064350399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554064350444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 16:32:30 2019 " "Processing ended: Sun Mar 31 16:32:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554064350444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554064350444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554064350444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554064350444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554064352143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554064352144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 16:32:31 2019 " "Processing started: Sun Mar 31 16:32:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554064352144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554064352144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554064352144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554064352289 ""}
{ "Info" "0" "" "Project  = uk101_41kRAM" {  } {  } 0 0 "Project  = uk101_41kRAM" 0 0 "Fitter" 0 0 1554064352290 ""}
{ "Info" "0" "" "Revision = uk101_41kRAM" {  } {  } 0 0 "Revision = uk101_41kRAM" 0 0 "Fitter" 0 0 1554064352290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554064352495 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uk101_41kRAM EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"uk101_41kRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554064352547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064352688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064352688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554064352688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554064352901 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554064352925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064353256 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064353256 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554064353256 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554064353256 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064353264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064353264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064353264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064353264 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554064353264 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554064353264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554064353267 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554064353270 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 62 " "No exact pin location assignment(s) for 28 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txd " "Pin txd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { txd } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rts " "Pin rts not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rts } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_LED " "Pin reset_LED not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { reset_LED } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_LED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[0\] " "Pin ledOut8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[1\] " "Pin ledOut8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[1] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[2\] " "Pin ledOut8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[3\] " "Pin ledOut8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[4\] " "Pin ledOut8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[5\] " "Pin ledOut8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[6\] " "Pin ledOut8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[7\] " "Pin ledOut8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledOut8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOut8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[0\] " "Pin J6IO8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[1\] " "Pin J6IO8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[1] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[2\] " "Pin J6IO8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[3\] " "Pin J6IO8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[4\] " "Pin J6IO8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[5\] " "Pin J6IO8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[6\] " "Pin J6IO8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J6IO8\[7\] " "Pin J6IO8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[0\] " "Pin J8IO8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[1\] " "Pin J8IO8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[1] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[2\] " "Pin J8IO8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[3\] " "Pin J8IO8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[4\] " "Pin J8IO8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[5\] " "Pin J8IO8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[6\] " "Pin J8IO8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "J8IO8\[7\] " "Pin J8IO8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rxd " "Pin rxd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rxd } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554064354150 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554064354149 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1554064355430 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554064355434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554064355434 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554064355481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554064355481 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554064355482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5619 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClock  " "Automatically promoted node serialClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[0\] " "Destination node T65:u1\|MCycle\[0\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[1\] " "Destination node T65:u1\|MCycle\[1\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[2\] " "Destination node T65:u1\|MCycle\[2\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[0\] " "Destination node T65:u1\|DL\[0\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[1\] " "Destination node T65:u1\|DL\[1\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[2\] " "Destination node T65:u1\|DL\[2\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[3\] " "Destination node T65:u1\|DL\[3\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[4\] " "Destination node T65:u1\|DL\[4\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[5\] " "Destination node T65:u1\|DL\[5\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[6\] " "Destination node T65:u1\|DL\[6\]" {  } { { "Components/M6502/T65.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1554064355794 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554064355794 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpuClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355800 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|reset " "Destination node bufferedUART:u5\|reset" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 56 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxInPointer\[0\]~19 " "Destination node bufferedUART:u5\|rxInPointer\[0\]~19" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|rxInPointer[0]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 3648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|txBuffer\[0\]~0 " "Destination node bufferedUART:u5\|txBuffer\[0\]~0" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/Components/UART/bufferedUART.vhd" 183 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 4833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554064355800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554064355800 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~2  " "Automatically promoted node process_1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554064355801 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { process_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554064355801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554064357137 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554064357142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554064357143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554064357150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554064357161 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554064357168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554064357168 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554064357173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554064358689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554064358694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554064358694 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 1 27 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 1 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554064358706 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554064358706 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554064358706 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 4 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 10 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554064358707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554064358707 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 4 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 4 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 10 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 0 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554064358761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554064358761 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554064358761 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "62 6 " "Design has 62 pins, but Fitter can't place 6 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1554064358762 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[2\] 2.5 V Off off " "Can't place pin J8IO8\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[2\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[2\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[2\] Top " "Pin J8IO8\[2\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[2\] Top " "Pin J8IO8\[2\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[2\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[2\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[2\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[2\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[2\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[2\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358762 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358762 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358762 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[3\] 2.5 V Off off " "Can't place pin J8IO8\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[3\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[3\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[3\] Top " "Pin J8IO8\[3\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[3\] Top " "Pin J8IO8\[3\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[3\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[3\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[3\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[3\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[3\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[3\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358770 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358770 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358770 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[4\] 2.5 V Off off " "Can't place pin J8IO8\[4\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[4\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[4\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[4\] Top " "Pin J8IO8\[4\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[4\] Top " "Pin J8IO8\[4\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[4\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[4\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[4\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[4\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[4\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[4\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358785 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358785 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358785 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[5\] 2.5 V Off off " "Can't place pin J8IO8\[5\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[5\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[5\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[5\] Top " "Pin J8IO8\[5\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[5\] Top " "Pin J8IO8\[5\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[5\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[5\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[5\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[5\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[5\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[5\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358792 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358792 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358792 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[6\] 2.5 V Off off " "Can't place pin J8IO8\[6\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[6\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[6\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[6\] Top " "Pin J8IO8\[6\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[6\] Top " "Pin J8IO8\[6\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[6\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[6\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[6\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[6\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[6\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[6\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358799 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358799 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358799 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "J8IO8\[7\] 2.5 V Off off " "Can't place pin J8IO8\[7\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[7\] 1 2.5 V 2.5V 3.3V " "Pin J8IO8\[7\] is incompatible with I/O bank 1. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 2 1 3.3V " "Design partition \"Top\" has 2 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamOE 1 3.3V " "Pin n_sRamOE in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamOE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamOE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk 1 3.3V " "Pin clk in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[7\] Top " "Pin J8IO8\[7\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1 and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_ASDO_DATA1~ 1 3.3V " "Pin ~ALTERA_ASDO_DATA1~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5625 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_FLASH_nCE_nCSO~ 1 3.3V " "Pin ~ALTERA_FLASH_nCE_nCSO~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5627 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DCLK~ 1 3.3V " "Pin ~ALTERA_DCLK~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5629 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_DATA0~ 1 3.3V " "Pin ~ALTERA_DATA0~ in I/O bank 1 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5631 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "J8IO8\[7\] Top " "Pin J8IO8\[7\] is in design partition \"Top\"" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "7 2 6 " "Too many output or bidirectional pins (7) are assigned in I/O bank 2. The I/O bank has only 6 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[5\] " "Pin sramAddress\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[6\] " "Pin sramAddress\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[7\] " "Pin sramAddress\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[8\] " "Pin sramAddress\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[8\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[9\] " "Pin sramAddress\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[9\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "sramAddress\[11\] " "Pin sramAddress\[11\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[5\]" } { 0 "sramAddress\[6\]" } { 0 "sramAddress\[7\]" } { 0 "sramAddress\[8\]" } { 0 "sramAddress\[9\]" } { 0 "sramAddress\[11\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 39 9224 9983 0} { 0 { 0 ""} 0 40 9224 9983 0} { 0 { 0 ""} 0 41 9224 9983 0} { 0 { 0 ""} 0 42 9224 9983 0} { 0 { 0 ""} 0 43 9224 9983 0} { 0 { 0 ""} 0 45 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[8] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[8] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[9] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[11] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[11] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[7\] 3 2.5 V 2.5V 3.3V " "Pin J8IO8\[7\] is incompatible with I/O bank 3. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[4\] 3 3.3V " "Pin sramAddress\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[12\] 3 3.3V " "Pin sramAddress\[12\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[12] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[12\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[13\] 3 3.3V " "Pin sramAddress\[13\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[13] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[13\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[14\] 3 3.3V " "Pin sramAddress\[14\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[14] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[14\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[15\] 3 3.3V " "Pin sramAddress\[15\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[15] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[15\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramAddress\[16\] 3 3.3V " "Pin sramAddress\[16\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramAddress[16] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramAddress\[16\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramAddress[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_sRamWE 3 3.3V " "Pin n_sRamWE in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_sRamWE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_sRamWE" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_sRamWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[7\] 5 2.5 V 2.5V 3.3V " "Pin J8IO8\[7\] is incompatible with I/O bank 5. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "videoSync 5 3.3V " "Pin videoSync in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { videoSync } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "videoSync" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { videoSync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "video 5 3.3V " "Pin video in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { video } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "video" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { video } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Data 5 3.3V " "Pin ps2Data in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ps2Clk 5 3.3V " "Pin ps2Clk in I/O bank 5 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "9 6 8 " "Too many output or bidirectional pins (9) are assigned in I/O bank 6. The I/O bank has only 8 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[2\] " "Pin J6IO8\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[3\] " "Pin J6IO8\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[4\] " "Pin J6IO8\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[5\] " "Pin J6IO8\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[6\] " "Pin J6IO8\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J6IO8\[7\] " "Pin J6IO8\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "J8IO8\[0\] " "Pin J8IO8\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 5633 9224 9983 0} { 0 { 0 ""} 0 61 9224 9983 0} { 0 { 0 ""} 0 62 9224 9983 0} { 0 { 0 ""} 0 63 9224 9983 0} { 0 { 0 ""} 0 64 9224 9983 0} { 0 { 0 ""} 0 65 9224 9983 0} { 0 { 0 ""} 0 66 9224 9983 0} { 0 { 0 ""} 0 67 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[2] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[3] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[3] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[4] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[4] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[5] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[5] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[6] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[6] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J6IO8[7] } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J6IO8[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[0] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[0] } "NODE_NAME" } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "J8IO8\[7\] 7 2.5 V 2.5V 3.3V " "Pin J8IO8\[7\] is incompatible with I/O bank 7. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[2\] 7 3.3V " "Pin sramData\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sramData\[3\] 7 3.3V " "Pin sramData\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "n_reset 7 3.3V " "Pin n_reset in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Quartus II" 0 -1 1554064358806 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Quartus II" 0 -1 1554064358806 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1554064358806 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1554064358812 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554064358816 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1554064359948 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL 132 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL 128 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL 126 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL 127 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL 129 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL 133 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL 136 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL 138 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sramData[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sramData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3-V LVTTL 125 " "Pin n_reset uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { n_reset } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 2.5 V 1 " "Pin rxd uses I/O standard 2.5 V at 1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rxd } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Data 3.3-V LVTTL 76 " "Pin ps2Data uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Data } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Clk 3.3-V LVTTL 77 " "Pin ps2Clk uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ps2Clk } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1554064359952 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554064359952 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[2\] GND " "Pin J8IO8\[2\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[3\] GND " "Pin J8IO8\[3\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[4\] GND " "Pin J8IO8\[4\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[5\] GND " "Pin J8IO8\[5\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[6\] GND " "Pin J8IO8\[6\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "J8IO8\[7\] GND " "Pin J8IO8\[7\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { J8IO8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/uk101_41kRAM.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { J8IO8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1554064359954 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1554064359954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/output_files/uk101_41kRAM.fit.smsg " "Generated suppressed messages file C:/Users/Doug/Documents/GitHub/MultiComp/Multi_Comp_On_EP4CE6/UK101_41K/output_files/uk101_41kRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554064360393 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 51 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 51 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554064360803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 31 16:32:40 2019 " "Processing ended: Sun Mar 31 16:32:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554064360803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554064360803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554064360803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554064360803 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 53 s 84 s " "Quartus II Full Compilation was unsuccessful. 53 errors, 84 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554064361529 ""}
