{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => '/afs/lns.mit.edu/user/prajwal/casper/iADC',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 5,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clkWrapper' => 'interleaved_adc_64_cw',
    'clkWrapperFile' => 'interleaved_adc_64_cw.vhd',
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1,
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-prajwal/cg_wk/cd44339af5bdca81b',
    'coregen_part_family' => 'virtex5',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dcm_info' => {},
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'interleaved_adc_64',
    'designFile' => 'interleaved_adc_64.vhd',
    'design_full_path' => '/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64.mdl',
    'device' => 'xc5vsx95t-1ff1136',
    'device_speed' => -1,
    'directory' => '/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/sysgen',
    'disregard_subsystem_handles' => [
      77055.0001220703,
      77175.0001220703,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-prajwal',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver_interleaved_adc_64' => 1,
        'interleaved_adc_64_cw' => 1,
      },
    },
    'fileAttributes' => {
      'cntr_11_0_95ce35bbf89e0586.ngc' => { 'producer' => 'coregen', },
    },
    'files' => [
      'cntr_11_0_95ce35bbf89e0586.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'interleaved_adc_64.vhd',
      'xlpersistentdff.ngc',
      'interleaved_adc_64_cw.vhd',
    ],
    'force_scheduling' => 0,
    'fxdptinstalled' => 0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 76956.0001220703,
    'generating_subsystem_handle' => 76956.0001220703,
    'generation_directory' => './interleaved_adc_64/sysgen',
    'hdlDir' => '/usr/local/Xilinx/14.6/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/afs/lns.mit.edu/user/prajwal/casper/iADC',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.6i',
    'master_sysgen_token_handle' => 76957.0001220703,
    'matlab' => '/usr/local/MATLAB/R2012a',
    'matlab_fixedpoint' => 0,
    'mdlHandle' => 76956.0001220703,
    'mdlPath' => '/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64.mdl',
    'modelDiagnostics' => [
      {
        'count' => 430,
        'isMask' => 0,
        'type' => 'interleaved_adc_64 Total blocks',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Bias',
      },
      {
        'count' => 20,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 12,
        'isMask' => 0,
        'type' => 'Delay',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 9,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Gain',
      },
      {
        'count' => 9,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 61,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Logic',
      },
      {
        'count' => 64,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 16,
        'isMask' => 0,
        'type' => 'RelationalOperator',
      },
      {
        'count' => 169,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 49,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 11,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Compare To Constant',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'Downsample',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 32,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 13,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 6,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 27,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 13,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 17,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'adc',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'freeze_cntr',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'munge',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'posedge',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'snap64',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => '/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64.mdl',
    'myxilinx' => '/usr/local/Xilinx/14.6/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => 10,
    'package' => 'ff1136',
    'part' => 'xc5vsx95t',
    'partFamily' => 'virtex5',
    'port_data_types_enabled' => 0,
    'preserve_hierarchy' => 0,
    'proj_type' => 'Project Navigator',
    'report_true_rates' => 0,
    'run_coregen' => 0,
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 76956.0001220703,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 5,
    'sysgen' => '/usr/local/Xilinx/14.6/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/usr/local/Xilinx/14.6/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 5,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'ce_clr' => 0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'coregen_part_family' => 'virtex5',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dcm_input_clock_period' => 100,
      'deprecated_control' => 'off',
      'directory' => './interleaved_adc_64/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 76957.0001220703,
      'ngc_config' => {
        'include_cf' => 0,
        'include_clockwrapper' => 1,
      },
      'package' => 'ff1136',
      'part' => 'xc5vsx95t',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 76956.0001220703,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 5,
      'testbench' => 0,
      'trim_vbits' => 1,
      'xilinx_device' => 'xc5vsx95t-1ff1136',
      'xilinxfamily' => 'virtex5',
    },
    'sysgen_Root' => '/usr/local/Xilinx/14.6/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 5,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/sysgen/sysgen',
    'trim_vbits' => 1,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => '/tmp/sysgentmp-prajwal',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '330.000000 ns',
    'xilinx' => '/usr/local/Xilinx/14.6/ISE_DS/ISE',
    'xilinx_device' => 'xc5vsx95t-1ff1136',
    'xilinx_family' => 'virtex5',
    'xilinx_package' => 'ff1136',
    'xilinx_part' => 'xc5vsx95t',
    'xilinxdevice' => 'xc5vsx95t-1ff1136',
    'xilinxfamily' => 'virtex5',
    'xilinxpart' => 'xc5vsx95t',
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_data_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_datai0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_datai1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_datai2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_datai3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_dataq0' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_dataq1' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_dataq2' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_dataq3' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.interleaved_adc_64_adc_user_outofrangei0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_outofrangei1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_outofrangeq0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_outofrangeq1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_sync0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_sync1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_sync2' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_adc_user_sync3' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.interleaved_adc_64_snap64_bram_lsb_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.interleaved_adc_64_snap64_bram_msb_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.interleaved_adc_64_snap64_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.interleaved_adc_64_trigger_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.interleaved_adc_64_snap64_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_addr' => {
      'hdlType' => 'std_logic_vector(14 downto 0)',
      'width' => 15,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_msb_addr' => {
      'hdlType' => 'std_logic_vector(14 downto 0)',
      'width' => 15,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_msb_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.interleaved_adc_64_snap64_bram_msb_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'interleaved_adc_64_adc_user_data_valid' => {
      'connections' => { 'interleaved_adc_64_adc_user_data_valid' => '.interleaved_adc_64_adc_user_data_valid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_data_valid',
        'ports' => {
          'interleaved_adc_64_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_data_valid',
    },
    'interleaved_adc_64_adc_user_datai0' => {
      'connections' => { 'interleaved_adc_64_adc_user_datai0' => '.interleaved_adc_64_adc_user_datai0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_datai0',
        'ports' => {
          'interleaved_adc_64_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai0/interleaved_adc_64_adc_user_datai0',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_datai0',
    },
    'interleaved_adc_64_adc_user_datai1' => {
      'connections' => { 'interleaved_adc_64_adc_user_datai1' => '.interleaved_adc_64_adc_user_datai1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_datai1',
        'ports' => {
          'interleaved_adc_64_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai1/interleaved_adc_64_adc_user_datai1',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_datai1',
    },
    'interleaved_adc_64_adc_user_datai2' => {
      'connections' => { 'interleaved_adc_64_adc_user_datai2' => '.interleaved_adc_64_adc_user_datai2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_datai2',
        'ports' => {
          'interleaved_adc_64_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai2/interleaved_adc_64_adc_user_datai2',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_datai2',
    },
    'interleaved_adc_64_adc_user_datai3' => {
      'connections' => { 'interleaved_adc_64_adc_user_datai3' => '.interleaved_adc_64_adc_user_datai3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_datai3',
        'ports' => {
          'interleaved_adc_64_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai3/interleaved_adc_64_adc_user_datai3',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_datai3',
    },
    'interleaved_adc_64_adc_user_dataq0' => {
      'connections' => { 'interleaved_adc_64_adc_user_dataq0' => '.interleaved_adc_64_adc_user_dataq0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_dataq0',
        'ports' => {
          'interleaved_adc_64_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq0/interleaved_adc_64_adc_user_dataq0',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_dataq0',
    },
    'interleaved_adc_64_adc_user_dataq1' => {
      'connections' => { 'interleaved_adc_64_adc_user_dataq1' => '.interleaved_adc_64_adc_user_dataq1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_dataq1',
        'ports' => {
          'interleaved_adc_64_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq1/interleaved_adc_64_adc_user_dataq1',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_dataq1',
    },
    'interleaved_adc_64_adc_user_dataq2' => {
      'connections' => { 'interleaved_adc_64_adc_user_dataq2' => '.interleaved_adc_64_adc_user_dataq2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_dataq2',
        'ports' => {
          'interleaved_adc_64_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq2/interleaved_adc_64_adc_user_dataq2',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_dataq2',
    },
    'interleaved_adc_64_adc_user_dataq3' => {
      'connections' => { 'interleaved_adc_64_adc_user_dataq3' => '.interleaved_adc_64_adc_user_dataq3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_dataq3',
        'ports' => {
          'interleaved_adc_64_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq3/interleaved_adc_64_adc_user_dataq3',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_dataq3',
    },
    'interleaved_adc_64_adc_user_outofrangei0' => {
      'connections' => { 'interleaved_adc_64_adc_user_outofrangei0' => '.interleaved_adc_64_adc_user_outofrangei0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_outofrangei0',
        'ports' => {
          'interleaved_adc_64_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_outofrangei0',
    },
    'interleaved_adc_64_adc_user_outofrangei1' => {
      'connections' => { 'interleaved_adc_64_adc_user_outofrangei1' => '.interleaved_adc_64_adc_user_outofrangei1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_outofrangei1',
        'ports' => {
          'interleaved_adc_64_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_outofrangei1',
    },
    'interleaved_adc_64_adc_user_outofrangeq0' => {
      'connections' => { 'interleaved_adc_64_adc_user_outofrangeq0' => '.interleaved_adc_64_adc_user_outofrangeq0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_outofrangeq0',
        'ports' => {
          'interleaved_adc_64_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_outofrangeq0',
    },
    'interleaved_adc_64_adc_user_outofrangeq1' => {
      'connections' => { 'interleaved_adc_64_adc_user_outofrangeq1' => '.interleaved_adc_64_adc_user_outofrangeq1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_outofrangeq1',
        'ports' => {
          'interleaved_adc_64_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_outofrangeq1',
    },
    'interleaved_adc_64_adc_user_sync0' => {
      'connections' => { 'interleaved_adc_64_adc_user_sync0' => '.interleaved_adc_64_adc_user_sync0', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_sync0',
        'ports' => {
          'interleaved_adc_64_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_sync0',
    },
    'interleaved_adc_64_adc_user_sync1' => {
      'connections' => { 'interleaved_adc_64_adc_user_sync1' => '.interleaved_adc_64_adc_user_sync1', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_sync1',
        'ports' => {
          'interleaved_adc_64_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_sync1',
    },
    'interleaved_adc_64_adc_user_sync2' => {
      'connections' => { 'interleaved_adc_64_adc_user_sync2' => '.interleaved_adc_64_adc_user_sync2', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_sync2',
        'ports' => {
          'interleaved_adc_64_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_sync2',
    },
    'interleaved_adc_64_adc_user_sync3' => {
      'connections' => { 'interleaved_adc_64_adc_user_sync3' => '.interleaved_adc_64_adc_user_sync3', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_adc_user_sync3',
        'ports' => {
          'interleaved_adc_64_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_adc_user_sync3',
    },
    'interleaved_adc_64_snap64_addr_user_data_in' => {
      'connections' => { 'interleaved_adc_64_snap64_addr_user_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_addr_user_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_addr_user_data_in',
        'ports' => {
          'interleaved_adc_64_snap64_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_addr_interleaved_adc_64_snap64_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/addr/interleaved_adc_64_snap64_addr_user_data_in/interleaved_adc_64_snap64_addr_user_data_in',
              'source_block' => 'interleaved_adc_64/snap64/addr/interleaved_adc_64_snap64_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_addr_user_data_in',
    },
    'interleaved_adc_64_snap64_bram_lsb_addr' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_lsb_addr' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_lsb_addr',
        'ports' => {
          'interleaved_adc_64_snap64_bram_lsb_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_addr/interleaved_adc_64_snap64_bram_lsb_addr',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_15_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_lsb_addr',
    },
    'interleaved_adc_64_snap64_bram_lsb_data_in' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_lsb_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_lsb_data_in',
        'ports' => {
          'interleaved_adc_64_snap64_bram_lsb_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_data_in/interleaved_adc_64_snap64_bram_lsb_data_in',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_lsb_data_in',
    },
    'interleaved_adc_64_snap64_bram_lsb_data_out' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_lsb_data_out' => '.interleaved_adc_64_snap64_bram_lsb_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_lsb_data_out',
        'ports' => {
          'interleaved_adc_64_snap64_bram_lsb_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_snap64_bram_lsb_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_lsb_data_out',
    },
    'interleaved_adc_64_snap64_bram_lsb_we' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_lsb_we' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_lsb_we',
        'ports' => {
          'interleaved_adc_64_snap64_bram_lsb_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_we/interleaved_adc_64_snap64_bram_lsb_we',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_lsb_we',
    },
    'interleaved_adc_64_snap64_bram_msb_addr' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_msb_addr' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_addr', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_msb_addr',
        'ports' => {
          'interleaved_adc_64_snap64_bram_msb_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_addr/interleaved_adc_64_snap64_bram_msb_addr',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_15_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_msb_addr',
    },
    'interleaved_adc_64_snap64_bram_msb_data_in' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_msb_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_data_in', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_msb_data_in',
        'ports' => {
          'interleaved_adc_64_snap64_bram_msb_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_data_in/interleaved_adc_64_snap64_bram_msb_data_in',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_msb_data_in',
    },
    'interleaved_adc_64_snap64_bram_msb_data_out' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_msb_data_out' => '.interleaved_adc_64_snap64_bram_msb_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_msb_data_out',
        'ports' => {
          'interleaved_adc_64_snap64_bram_msb_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_snap64_bram_msb_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_msb_data_out',
    },
    'interleaved_adc_64_snap64_bram_msb_we' => {
      'connections' => { 'interleaved_adc_64_snap64_bram_msb_we' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_we', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_bram_msb_we',
        'ports' => {
          'interleaved_adc_64_snap64_bram_msb_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_we/interleaved_adc_64_snap64_bram_msb_we',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_bram_msb_we',
    },
    'interleaved_adc_64_snap64_ctrl_user_data_out' => {
      'connections' => { 'interleaved_adc_64_snap64_ctrl_user_data_out' => '.interleaved_adc_64_snap64_ctrl_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_snap64_ctrl_user_data_out',
        'ports' => {
          'interleaved_adc_64_snap64_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_ctrl_interleaved_adc_64_snap64_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/ctrl/interleaved_adc_64_snap64_ctrl_user_data_out/interleaved_adc_64_snap64_ctrl_user_data_out',
              'source_block' => 'interleaved_adc_64/snap64/ctrl/interleaved_adc_64_snap64_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_snap64_ctrl_user_data_out',
    },
    'interleaved_adc_64_trigger_user_data_out' => {
      'connections' => { 'interleaved_adc_64_trigger_user_data_out' => '.interleaved_adc_64_trigger_user_data_out', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'interleaved_adc_64_trigger_user_data_out',
        'ports' => {
          'interleaved_adc_64_trigger_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_trigger_interleaved_adc_64_trigger_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/trigger/interleaved_adc_64_trigger_user_data_out/interleaved_adc_64_trigger_user_data_out',
              'source_block' => 'interleaved_adc_64/trigger/interleaved_adc_64_trigger_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'interleaved_adc_64_trigger_user_data_out',
    },
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'interleaved_adc_64_adc_user_data_valid' => '.interleaved_adc_64_adc_user_data_valid',
        'interleaved_adc_64_adc_user_datai0' => '.interleaved_adc_64_adc_user_datai0',
        'interleaved_adc_64_adc_user_datai1' => '.interleaved_adc_64_adc_user_datai1',
        'interleaved_adc_64_adc_user_datai2' => '.interleaved_adc_64_adc_user_datai2',
        'interleaved_adc_64_adc_user_datai3' => '.interleaved_adc_64_adc_user_datai3',
        'interleaved_adc_64_adc_user_dataq0' => '.interleaved_adc_64_adc_user_dataq0',
        'interleaved_adc_64_adc_user_dataq1' => '.interleaved_adc_64_adc_user_dataq1',
        'interleaved_adc_64_adc_user_dataq2' => '.interleaved_adc_64_adc_user_dataq2',
        'interleaved_adc_64_adc_user_dataq3' => '.interleaved_adc_64_adc_user_dataq3',
        'interleaved_adc_64_adc_user_outofrangei0' => '.interleaved_adc_64_adc_user_outofrangei0',
        'interleaved_adc_64_adc_user_outofrangei1' => '.interleaved_adc_64_adc_user_outofrangei1',
        'interleaved_adc_64_adc_user_outofrangeq0' => '.interleaved_adc_64_adc_user_outofrangeq0',
        'interleaved_adc_64_adc_user_outofrangeq1' => '.interleaved_adc_64_adc_user_outofrangeq1',
        'interleaved_adc_64_adc_user_sync0' => '.interleaved_adc_64_adc_user_sync0',
        'interleaved_adc_64_adc_user_sync1' => '.interleaved_adc_64_adc_user_sync1',
        'interleaved_adc_64_adc_user_sync2' => '.interleaved_adc_64_adc_user_sync2',
        'interleaved_adc_64_adc_user_sync3' => '.interleaved_adc_64_adc_user_sync3',
        'interleaved_adc_64_snap64_addr_user_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_addr_user_data_in',
        'interleaved_adc_64_snap64_bram_lsb_addr' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_addr',
        'interleaved_adc_64_snap64_bram_lsb_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_data_in',
        'interleaved_adc_64_snap64_bram_lsb_data_out' => '.interleaved_adc_64_snap64_bram_lsb_data_out',
        'interleaved_adc_64_snap64_bram_lsb_we' => 'sysgen_dut.interleaved_adc_64_snap64_bram_lsb_we',
        'interleaved_adc_64_snap64_bram_msb_addr' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_addr',
        'interleaved_adc_64_snap64_bram_msb_data_in' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_data_in',
        'interleaved_adc_64_snap64_bram_msb_data_out' => '.interleaved_adc_64_snap64_bram_msb_data_out',
        'interleaved_adc_64_snap64_bram_msb_we' => 'sysgen_dut.interleaved_adc_64_snap64_bram_msb_we',
        'interleaved_adc_64_snap64_ctrl_user_data_out' => '.interleaved_adc_64_snap64_ctrl_user_data_out',
        'interleaved_adc_64_trigger_user_data_out' => '.interleaved_adc_64_trigger_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [],
          'hdlEntityAttributes' => [],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'interleaved_adc_64_adc_user_data_valid' => 'interleaved_adc_64_adc_user_data_valid_net',
          'interleaved_adc_64_adc_user_datai0' => 'interleaved_adc_64_adc_user_datai0_net',
          'interleaved_adc_64_adc_user_datai1' => 'interleaved_adc_64_adc_user_datai1_net',
          'interleaved_adc_64_adc_user_datai2' => 'interleaved_adc_64_adc_user_datai2_net',
          'interleaved_adc_64_adc_user_datai3' => 'interleaved_adc_64_adc_user_datai3_net',
          'interleaved_adc_64_adc_user_dataq0' => 'interleaved_adc_64_adc_user_dataq0_net',
          'interleaved_adc_64_adc_user_dataq1' => 'interleaved_adc_64_adc_user_dataq1_net',
          'interleaved_adc_64_adc_user_dataq2' => 'interleaved_adc_64_adc_user_dataq2_net',
          'interleaved_adc_64_adc_user_dataq3' => 'interleaved_adc_64_adc_user_dataq3_net',
          'interleaved_adc_64_adc_user_outofrangei0' => 'interleaved_adc_64_adc_user_outofrangei0_net',
          'interleaved_adc_64_adc_user_outofrangei1' => 'interleaved_adc_64_adc_user_outofrangei1_net',
          'interleaved_adc_64_adc_user_outofrangeq0' => 'interleaved_adc_64_adc_user_outofrangeq0_net',
          'interleaved_adc_64_adc_user_outofrangeq1' => 'interleaved_adc_64_adc_user_outofrangeq1_net',
          'interleaved_adc_64_adc_user_sync0' => 'interleaved_adc_64_adc_user_sync0_net',
          'interleaved_adc_64_adc_user_sync1' => 'interleaved_adc_64_adc_user_sync1_net',
          'interleaved_adc_64_adc_user_sync2' => 'interleaved_adc_64_adc_user_sync2_net',
          'interleaved_adc_64_adc_user_sync3' => 'interleaved_adc_64_adc_user_sync3_net',
          'interleaved_adc_64_snap64_addr_user_data_in' => 'interleaved_adc_64_snap64_addr_user_data_in_net',
          'interleaved_adc_64_snap64_bram_lsb_addr' => 'interleaved_adc_64_snap64_bram_lsb_addr_net',
          'interleaved_adc_64_snap64_bram_lsb_data_in' => 'interleaved_adc_64_snap64_bram_lsb_data_in_net',
          'interleaved_adc_64_snap64_bram_lsb_data_out' => 'interleaved_adc_64_snap64_bram_lsb_data_out_net',
          'interleaved_adc_64_snap64_bram_lsb_we' => 'interleaved_adc_64_snap64_bram_lsb_we_net',
          'interleaved_adc_64_snap64_bram_msb_addr' => 'interleaved_adc_64_snap64_bram_msb_addr_net',
          'interleaved_adc_64_snap64_bram_msb_data_in' => 'interleaved_adc_64_snap64_bram_msb_data_in_net',
          'interleaved_adc_64_snap64_bram_msb_data_out' => 'interleaved_adc_64_snap64_bram_msb_data_out_net',
          'interleaved_adc_64_snap64_bram_msb_we' => 'interleaved_adc_64_snap64_bram_msb_we_net',
          'interleaved_adc_64_snap64_ctrl_user_data_out' => 'interleaved_adc_64_snap64_ctrl_user_data_out_net',
          'interleaved_adc_64_trigger_user_data_out' => 'interleaved_adc_64_trigger_user_data_out_net',
        },
        'entityName' => 'interleaved_adc_64_cw',
        'nets' => {
          'ce_1_sg_x17' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x17' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_data_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_datai0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_outofrangei0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangei1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangeq0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangeq1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
          'interleaved_adc_64_snap64_bram_lsb_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_bram_msb_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
          'interleaved_adc_64_snap64_bram_msb_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_msb_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_msb_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_trigger_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'iobMap' => [ 'd7hack', ],
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai0/interleaved_adc_64_adc_user_datai0',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai1/interleaved_adc_64_adc_user_datai1',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai2/interleaved_adc_64_adc_user_datai2',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai3/interleaved_adc_64_adc_user_datai3',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq0/interleaved_adc_64_adc_user_dataq0',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq0',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq1/interleaved_adc_64_adc_user_dataq1',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq1',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq2/interleaved_adc_64_adc_user_dataq2',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq2',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq3/interleaved_adc_64_adc_user_dataq3',
              'source_block' => 'interleaved_adc_64/adc/interleaved_adc_64_adc_user_dataq3',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'interleaved_adc_64_adc_user_outofrangei0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangei1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangeq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_outofrangeq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_adc_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_adc_user_sync3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_addr_interleaved_adc_64_snap64_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/addr/interleaved_adc_64_snap64_addr_user_data_in/interleaved_adc_64_snap64_addr_user_data_in',
              'source_block' => 'interleaved_adc_64/snap64/addr/interleaved_adc_64_snap64_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_addr/interleaved_adc_64_snap64_bram_lsb_addr',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_15_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
          'interleaved_adc_64_snap64_bram_lsb_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_data_in/interleaved_adc_64_snap64_bram_lsb_data_in',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_snap64_bram_lsb_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_lsb_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_we/interleaved_adc_64_snap64_bram_lsb_we',
              'source_block' => 'interleaved_adc_64/snap64/bram_lsb/interleaved_adc_64_snap64_bram_lsb_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_bram_msb_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_addr/interleaved_adc_64_snap64_bram_msb_addr',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_15_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(14 downto 0)',
            'width' => 15,
          },
          'interleaved_adc_64_snap64_bram_msb_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_data_in/interleaved_adc_64_snap64_bram_msb_data_in',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_msb_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64_snap64_bram_msb_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_snap64_bram_msb_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_we/interleaved_adc_64_snap64_bram_msb_we',
              'source_block' => 'interleaved_adc_64/snap64/bram_msb/interleaved_adc_64_snap64_bram_msb_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                  'xdspkit' => { 'non_memory_mapped_port' => 'uprev_Shared_BRAM_we', },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'interleaved_adc_64_snap64_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_snap64_ctrl_interleaved_adc_64_snap64_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/snap64/ctrl/interleaved_adc_64_snap64_ctrl_user_data_out/interleaved_adc_64_snap64_ctrl_user_data_out',
              'source_block' => 'interleaved_adc_64/snap64/ctrl/interleaved_adc_64_snap64_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'interleaved_adc_64_trigger_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'interleaved_adc_64_trigger_interleaved_adc_64_trigger_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'interleaved_adc_64/trigger/interleaved_adc_64_trigger_user_data_out/interleaved_adc_64_trigger_user_data_out',
              'source_block' => 'interleaved_adc_64/trigger/interleaved_adc_64_trigger_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'subblocks' => {
          'default_clock_driver_interleaved_adc_64_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x17',
              'clk_1' => 'clk_1_sg_x17',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver_interleaved_adc_64',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver_interleaved_adc_64',
          },
          'interleaved_adc_64_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x17',
              'clk_1' => 'clk_1_sg_x17',
              'interleaved_adc_64_adc_user_data_valid' => 'interleaved_adc_64_adc_user_data_valid_net',
              'interleaved_adc_64_adc_user_datai0' => 'interleaved_adc_64_adc_user_datai0_net',
              'interleaved_adc_64_adc_user_datai1' => 'interleaved_adc_64_adc_user_datai1_net',
              'interleaved_adc_64_adc_user_datai2' => 'interleaved_adc_64_adc_user_datai2_net',
              'interleaved_adc_64_adc_user_datai3' => 'interleaved_adc_64_adc_user_datai3_net',
              'interleaved_adc_64_adc_user_dataq0' => 'interleaved_adc_64_adc_user_dataq0_net',
              'interleaved_adc_64_adc_user_dataq1' => 'interleaved_adc_64_adc_user_dataq1_net',
              'interleaved_adc_64_adc_user_dataq2' => 'interleaved_adc_64_adc_user_dataq2_net',
              'interleaved_adc_64_adc_user_dataq3' => 'interleaved_adc_64_adc_user_dataq3_net',
              'interleaved_adc_64_adc_user_outofrangei0' => 'interleaved_adc_64_adc_user_outofrangei0_net',
              'interleaved_adc_64_adc_user_outofrangei1' => 'interleaved_adc_64_adc_user_outofrangei1_net',
              'interleaved_adc_64_adc_user_outofrangeq0' => 'interleaved_adc_64_adc_user_outofrangeq0_net',
              'interleaved_adc_64_adc_user_outofrangeq1' => 'interleaved_adc_64_adc_user_outofrangeq1_net',
              'interleaved_adc_64_adc_user_sync0' => 'interleaved_adc_64_adc_user_sync0_net',
              'interleaved_adc_64_adc_user_sync1' => 'interleaved_adc_64_adc_user_sync1_net',
              'interleaved_adc_64_adc_user_sync2' => 'interleaved_adc_64_adc_user_sync2_net',
              'interleaved_adc_64_adc_user_sync3' => 'interleaved_adc_64_adc_user_sync3_net',
              'interleaved_adc_64_snap64_addr_user_data_in' => 'interleaved_adc_64_snap64_addr_user_data_in_net',
              'interleaved_adc_64_snap64_bram_lsb_addr' => 'interleaved_adc_64_snap64_bram_lsb_addr_net',
              'interleaved_adc_64_snap64_bram_lsb_data_in' => 'interleaved_adc_64_snap64_bram_lsb_data_in_net',
              'interleaved_adc_64_snap64_bram_lsb_data_out' => 'interleaved_adc_64_snap64_bram_lsb_data_out_net',
              'interleaved_adc_64_snap64_bram_lsb_we' => 'interleaved_adc_64_snap64_bram_lsb_we_net',
              'interleaved_adc_64_snap64_bram_msb_addr' => 'interleaved_adc_64_snap64_bram_msb_addr_net',
              'interleaved_adc_64_snap64_bram_msb_data_in' => 'interleaved_adc_64_snap64_bram_msb_data_in_net',
              'interleaved_adc_64_snap64_bram_msb_data_out' => 'interleaved_adc_64_snap64_bram_msb_data_out_net',
              'interleaved_adc_64_snap64_bram_msb_we' => 'interleaved_adc_64_snap64_bram_msb_we_net',
              'interleaved_adc_64_snap64_ctrl_user_data_out' => 'interleaved_adc_64_snap64_ctrl_user_data_out_net',
              'interleaved_adc_64_trigger_user_data_out' => 'interleaved_adc_64_trigger_user_data_out_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'interleaved_adc_64',
              },
              'entityName' => 'interleaved_adc_64',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_data_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_data_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_data_valid',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_datai0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_datai0',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_datai1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_datai1',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_datai2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_datai2',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_datai3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_datai3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_datai3',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_dataq0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_dataq0',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_dataq1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_dataq1',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_dataq2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_dataq2',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_dataq3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_dataq3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_adc_user_dataq3',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'interleaved_adc_64_adc_user_outofrangei0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_outofrangei1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangei1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_outofrangei1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_outofrangeq0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_outofrangeq1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_outofrangeq1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_outofrangeq1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_sync0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_sync0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_sync1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_sync1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_sync2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_sync2',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_adc_user_sync3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_adc_interleaved_adc_64_adc_user_sync3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_adc_user_sync3',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_snap64_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_addr_interleaved_adc_64_snap64_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_addr_user_data_in',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_snap64_bram_lsb_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_lsb_addr',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_15_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(14 downto 0)',
                  'width' => 15,
                },
                'interleaved_adc_64_snap64_bram_lsb_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_lsb_data_in',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_snap64_bram_lsb_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_snap64_bram_lsb_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_snap64_bram_lsb_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_lsb_interleaved_adc_64_snap64_bram_lsb_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_lsb_we',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_snap64_bram_msb_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_msb_addr',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_15_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(14 downto 0)',
                  'width' => 15,
                },
                'interleaved_adc_64_snap64_bram_msb_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_msb_data_in',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_snap64_bram_msb_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'interleaved_adc_64_snap64_bram_msb_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_snap64_bram_msb_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_bram_msb_interleaved_adc_64_snap64_bram_msb_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_bram_msb_we',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'interleaved_adc_64_snap64_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_snap64_ctrl_interleaved_adc_64_snap64_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_snap64_ctrl_user_data_out',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'interleaved_adc_64_trigger_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'interleaved_adc_64_trigger_interleaved_adc_64_trigger_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'interleaved_adc_64/interleaved_adc_64_trigger_user_data_out',
                    'source_block' => 'interleaved_adc_64',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
              },
            },
            'entityName' => 'interleaved_adc_64',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
        },
      },
      'entityName' => 'interleaved_adc_64_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => { 'clk' => '.clk', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => { 'isClk' => 1, },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
  },
}
