PPA Report for parity_reg.v (Module: parity_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 9
IO Count: 20
Cell Count: 55

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 373.50 MHz
Reg-to-Reg Critical Path Delay: 2.613 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
