pub mod error;
pub mod instruction;
pub mod instruction_simple;
pub mod mode;
pub mod unconstrained;
pub mod util;

use crate::{
    chips::chips::events::{
        MemoryAccessPosition, MemoryInitializeFinalizeEvent, MemoryLocalEvent, MemoryReadRecord,
        MemoryRecord, MemoryWriteRecord,
    },
    compiler::riscv::{instruction::Instruction, program::Program, register::Register},
    emulator::{
        opts::{EmulatorOpts, SplitOpts},
        record::RecordBehavior,
        riscv::{
            hook::{default_hook_map, Hook},
            public_values::PublicValues,
            record::{EmulationRecord, MemoryAccessRecord},
            state::RiscvEmulationState,
            syscalls::{default_syscall_map, Syscall, SyscallCode},
        },
    },
    machine::{
        estimator::{CycleEstimator, EventSizeCapture},
        field::same_field,
        report::EmulationReport,
    },
    primitives::Poseidon2Init,
};
use alloc::sync::Arc;
use hashbrown::HashMap;
use p3_baby_bear::BabyBear;
use p3_field::PrimeField32;
use p3_koala_bear::KoalaBear;
use p3_mersenne_31::Mersenne31;
use p3_symmetric::Permutation;
use serde::{Deserialize, Serialize};
use std::{sync::Mutex, time::Instant};
use tracing::{debug, error, instrument};

use crate::emulator::riscv::memory::{Entry, Memory};
pub use error::EmulationError;
pub use mode::RiscvEmulatorMode;
pub use unconstrained::UnconstrainedState;
pub use util::align;

// TODO: try parking_lot
pub type SharedDeferredState = Arc<Mutex<EmulationDeferredState>>;

/// The state for saving deferred information
pub struct EmulationDeferredState {
    flag_active: bool,
    deferred: EmulationRecord,
    pvs: PublicValues<u32, u32>,
}

impl EmulationDeferredState {
    pub(crate) fn new(program: Arc<Program>) -> Self {
        let flag_active = true;
        let deferred = EmulationRecord::new(program);
        let pvs = PublicValues::<u32, u32>::default();

        Self {
            flag_active,
            deferred,
            pvs,
        }
    }

    /// Only defer the record.
    fn defer_record(&mut self, new_record: &mut EmulationRecord) {
        self.deferred.append(&mut new_record.defer());
    }

    /// Update the public values, defer and return the record.
    fn complete_and_return_record<F>(
        &mut self,
        emulation_done: bool,
        mut new_record: EmulationRecord,
        is_trace: bool,
        defer_only: bool,
        callback: &mut F,
    ) where
        F: FnMut(EmulationRecord),
    {
        self.defer_record(&mut new_record);

        if !defer_only {
            self.update_public_values_cpu_chunk(emulation_done, &mut new_record);
        }

        // in trace mode
        if is_trace {
            callback(new_record);
        }
    }

    /// Update the public values, split and return the deferred records.
    pub fn split_and_return_deferred_records<F>(
        &mut self,
        emulation_done: bool,
        opts: SplitOpts,
        is_trace: bool,
        callback: &mut F,
        pc: u32,
    ) where
        F: FnMut(EmulationRecord),
    {
        // Get the deferred records.
        let mut records = self.deferred.split(emulation_done, opts);
        debug!("split-chunks len: {:?}", records.len());

        if emulation_done {
            if let Some(last) = records.last_mut() {
                last.is_last = true;
            }
        }

        records.into_iter().for_each(|mut r| {
            self.update_public_values_non_cpu_chunk(emulation_done, &mut r, pc);

            if is_trace {
                callback(r);
            }
        });
    }

    pub fn take_split_records(
        &mut self,
        emulation_done: bool,
        opts: SplitOpts,
    ) -> Vec<EmulationRecord> {
        let mut records = self.deferred.split(emulation_done, opts);
        debug!("split-chunks len: {:?}", records.len());
        if emulation_done {
            if let Some(last) = records.last_mut() {
                last.is_last = true;
            }
        }
        records
    }

    /// Update both the current state and record public values.
    /// This function was previously a single `update_public_values` method,
    /// but has now been split into two:
    /// - `update_public_values_cpu_chunk`: used when handling CPU chunks (e.g., from `complete_and_return_record`)
    /// - `update_public_values_non_cpu_chunk`: used for non-CPU chunks (e.g., precompile or memory chunks from `split_and_return_deferred_records`)
    ///
    /// In Simple Mode, we only need to maintain `self.pvs.chunk`, `self.pvs.execution_chunk`, and `self.flag_active`.
    /// self.pvs.start_pc and self.pvs.next_pc are maintained by emulator state.
    /// All other fields will later be overwritten correctly when in trace mode
    fn update_public_values_cpu_chunk(
        &mut self,
        _emulation_done: bool,
        record: &mut EmulationRecord,
    ) {
        self.pvs.chunk += 1;
        if !self.flag_active {
            self.flag_active = true;
        } else {
            self.pvs.execution_chunk += 1;
        }
        // cpu chunk in Simple Mode has no cpu_events
        if !record.cpu_events.is_empty() {
            self.pvs.start_pc = record.cpu_events[0].pc;
            self.pvs.next_pc = record.cpu_events.last().unwrap().next_pc;
            self.pvs.exit_code = record.cpu_events.last().unwrap().exit_code;
            self.pvs.committed_value_digest = record.public_values.committed_value_digest;
            self.pvs.deferred_proofs_digest = record.public_values.deferred_proofs_digest;
        }

        record.public_values = self.pvs;
        debug!(
            "riscv record index: {:?}, record.public_values.deferred_proofs_digest: {:?}",
            record.chunk_index(),
            record.public_values.deferred_proofs_digest
        );
    }

    fn update_public_values_non_cpu_chunk(
        &mut self,
        emulation_done: bool,
        record: &mut EmulationRecord,
        pc: u32,
    ) {
        self.pvs.chunk += 1;

        // Make execution chunk consistent.
        if self.flag_active && !emulation_done {
            self.pvs.execution_chunk += 1;
            self.flag_active = false;
        }

        self.pvs.start_pc = pc;
        self.pvs.next_pc = pc;
        self.pvs.previous_initialize_addr_bits = record.public_values.previous_initialize_addr_bits;
        self.pvs.last_initialize_addr_bits = record.public_values.last_initialize_addr_bits;
        self.pvs.previous_finalize_addr_bits = record.public_values.previous_finalize_addr_bits;
        self.pvs.last_finalize_addr_bits = record.public_values.last_finalize_addr_bits;

        record.public_values = self.pvs;
        debug!(
            "riscv record index: {:?}, record.public_values.deferred_proofs_digest: {:?}",
            record.chunk_index(),
            record.public_values.deferred_proofs_digest
        );
    }

    #[allow(dead_code)]
    pub fn update_public_values(&mut self, emulation_done: bool, record: &mut EmulationRecord) {
        self.pvs.chunk += 1;
        if !record.cpu_events.is_empty() {
            if !self.flag_active {
                self.flag_active = true;
            } else {
                self.pvs.execution_chunk += 1;
            }
            self.pvs.start_pc = record.cpu_events[0].pc;
            self.pvs.next_pc = record.cpu_events.last().unwrap().next_pc;
            self.pvs.exit_code = record.cpu_events.last().unwrap().exit_code;
            self.pvs.committed_value_digest = record.public_values.committed_value_digest;
            self.pvs.deferred_proofs_digest = record.public_values.deferred_proofs_digest;
        } else {
            // Make execution chunk consistent.
            if self.flag_active && !emulation_done {
                self.pvs.execution_chunk += 1;
                self.flag_active = false;
            }

            self.pvs.start_pc = self.pvs.next_pc;
            self.pvs.previous_initialize_addr_bits =
                record.public_values.previous_initialize_addr_bits;
            self.pvs.last_initialize_addr_bits = record.public_values.last_initialize_addr_bits;
            self.pvs.previous_finalize_addr_bits = record.public_values.previous_finalize_addr_bits;
            self.pvs.last_finalize_addr_bits = record.public_values.last_finalize_addr_bits;
        }

        record.public_values = self.pvs;
        debug!(
            "riscv record index: {:?}, record.public_values.deferred_proofs_digest: {:?}",
            record.chunk_index(),
            record.public_values.deferred_proofs_digest
        );
    }
}

type EmuFn = fn(&mut RiscvEmulator, &Instruction) -> Result<(), EmulationError>;

/// An emulator for the Pico RISC-V zkVM.
///
/// The executor is responsible for executing a user program and tracing important events which
/// occur during emulation (i.e., memory reads, alu operations, etc).
pub struct RiscvEmulator {
    /// The current running mode of RiscV emulator.
    pub mode: RiscvEmulatorMode,

    pub par_opts: Option<ParOptions>,

    /// The program.
    pub program: Arc<Program>,

    /// The options for the emulator.
    pub opts: EmulatorOpts,

    /// The state of the emulation.
    pub state: RiscvEmulationState,

    /// Memory addresses that were touched in this batch of chunks. Used to minimize the size of snapshots.
    pub memory_snapshot: Memory<Option<MemoryRecord>>,

    /// Memory addresses that were initialized in this batch of chunks. Used to minimize the size
    /// of snapshots. The value stored is whether or not it had a value at the beginning of
    /// the batch.
    pub uninitialized_memory_snapshot: Memory<bool>,

    /// The current trace of the emulation that is being collected.
    pub record: EmulationRecord,

    /// The mapping between syscall codes and their implementations.
    pub syscall_map: HashMap<SyscallCode, Arc<dyn Syscall>>,

    /// The mapping between hook fds and their implementation
    pub hook_map: HashMap<u32, Hook>,

    /// The memory accesses for the current cycle.
    pub memory_accesses: MemoryAccessRecord,

    /// The maximum number of cycles for a syscall.
    pub max_syscall_cycles: u32,

    /// Local memory access events.
    pub local_memory_access: HashMap<u32, MemoryLocalEvent>,

    /// Stdout buffer
    pub stdout: String,

    /// Stderr buffer
    pub stderr: String,

    /// Tracked cycles
    pub cycle_tracker: HashMap<String, Vec<u64>>,

    /// Cycle tracker requests "cycle-tracker-start: "
    pub cycle_tracker_requests: HashMap<String, u64>,

    /// The state for saving the deferred information
    deferred_state: SharedDeferredState,

    defer_only: bool,

    /// whether or not to log syscalls
    log_syscalls: bool,

    /// emulate_instruction, emulate_instruction_simple
    emu_fn: EmuFn,

    /// keep track of the field name
    field: &'static str,
}

#[derive(Clone, Copy, Default)]
pub struct ParOptions {
    pub num_threads: u32,
    pub thread_id: u32, // 0‥num_threads-1
}

/// The different modes the emulator can run in.
#[derive(Debug, Default, Clone, Copy, PartialEq, Eq, Serialize, Deserialize)]
pub enum EmulatorMode {
    /// Run the emulation with no tracing or checkpointing.
    #[default]
    Simple,
    /// Run the emulation with full tracing of events.
    Trace,
}

/// save the *old* value (or a `None` marker) into `memory_snapshot`.
// TODO: may manually diff registers and page_table
#[inline(always)]
fn snapshot_addr_if_needed(
    _mode: &RiscvEmulatorMode,
    snapshot: &mut Memory<Option<MemoryRecord>>,
    addr: u32,
    entry: &Entry<MemoryRecord>,
) {
    // if !matches!(mode, RiscvEmulatorMode::Snapshot) { return; }

    snapshot.entry(addr).or_insert_with(|| match entry {
        Entry::Occupied(e) => Some(*e.get()),
        Entry::Vacant(_) => None,
    });
}

#[inline(always)]
fn snapshot_record_if_needed(
    mode: &RiscvEmulatorMode,
    snapshot: &mut Memory<Option<MemoryRecord>>,
    addr: u32,
    maybe_rec: Option<&MemoryRecord>,
) {
    if !matches!(mode, RiscvEmulatorMode::Simple) {
        return;
    }
    snapshot.entry(addr).or_insert_with(|| maybe_rec.copied());
}

impl RiscvEmulator {
    /// Convenience: build a single-thread emulator with its own shared_ds.
    #[must_use]
    pub fn new_single<F>(
        program: Arc<Program>,
        opts: EmulatorOpts,
        par_opts: Option<ParOptions>,
    ) -> Self
    where
        F: PrimeField32 + Poseidon2Init,
        F::Poseidon2: Permutation<[F; 16]>,
    {
        let deferred_state = Arc::new(Mutex::new(EmulationDeferredState::new(program.clone())));
        Self::new::<F>(program, opts, par_opts, deferred_state, false)
    }

    /// Convenience: build a snapshot-worker emulator
    #[must_use]
    pub fn new_snapshot_worker<F>(
        program: Arc<Program>,
        opts: EmulatorOpts,
        par_opts: Option<ParOptions>,
        shared_ds: SharedDeferredState,
    ) -> Self
    where
        F: PrimeField32 + Poseidon2Init,
        F::Poseidon2: Permutation<[F; 16]>,
    {
        Self::new::<F>(program, opts, par_opts, shared_ds, true)
    }

    #[must_use]
    pub fn new<F>(
        program: Arc<Program>,
        opts: EmulatorOpts,
        par_opts: Option<ParOptions>,
        deferred_state: SharedDeferredState,
        defer_only: bool,
    ) -> Self
    where
        F: PrimeField32 + Poseidon2Init,
        F::Poseidon2: Permutation<[F; 16]>,
    {
        let record = EmulationRecord::new(program.clone());

        // Determine the maximum number of cycles for any syscall.
        let syscall_map = default_syscall_map::<F>();
        let max_syscall_cycles = syscall_map
            .values()
            .map(|syscall| syscall.num_extra_cycles())
            .max()
            .unwrap_or_default();

        let hook_map = default_hook_map();

        let log_syscalls = std::env::var_os("LOG_SYSCALLS").is_some();

        let mut emu = Self {
            syscall_map,
            hook_map,
            memory_accesses: Default::default(),
            record,
            state: RiscvEmulationState::new(program.pc_start),
            memory_snapshot: Memory::default(),
            uninitialized_memory_snapshot: Memory::default(),
            program,
            opts,
            max_syscall_cycles,
            local_memory_access: Default::default(),
            mode: RiscvEmulatorMode::Trace,
            stdout: Default::default(),
            stderr: Default::default(),
            cycle_tracker: Default::default(),
            cycle_tracker_requests: Default::default(),
            deferred_state,
            defer_only,
            log_syscalls,
            par_opts,
            emu_fn: RiscvEmulator::emulate_instruction,
            field: if same_field::<F, BabyBear, 4>() {
                "BabyBear"
            } else if same_field::<F, KoalaBear, 4>() {
                "KoalaBear"
            } else if same_field::<F, Mersenne31, 3>() {
                "Mersenne31"
            } else {
                panic!("Unsupported field type");
            },
        };

        emu.update_mode_deps();
        emu
    }

    /// If it's the first cycle, initialize the program.
    #[inline(always)]
    fn initialize_if_needed(&mut self) {
        if self.state.global_clk == 0 {
            self.state.clk = 0;
            debug!("loading memory image");
            for (addr, value) in self.program.memory_image.iter() {
                self.state.memory.insert(
                    *addr,
                    MemoryRecord {
                        value: *value,
                        chunk: 0,
                        timestamp: 0,
                    },
                );
            }
        }
    }

    /// Set the emulator mode based on current chunk and parallelism config.
    fn set_mode_by_chunk(&mut self, current_chunk: u32) {
        if let Some(par) = self.par_opts {
            let is_my_chunk = (current_chunk % par.num_threads) == par.thread_id;
            self.mode = if is_my_chunk {
                RiscvEmulatorMode::Trace
            } else {
                RiscvEmulatorMode::Simple
            };
            debug!(
                "thread[{}], self.mode in chunk {}: {:?}",
                par.thread_id, current_chunk, self.mode
            );
        }
    }

    #[inline(always)]
    pub fn update_mode_deps(&mut self) {
        self.emu_fn = match self.mode {
            RiscvEmulatorMode::Simple => Self::emulate_instruction_simple,
            _ => Self::emulate_instruction,
        };
    }

    #[inline(always)]
    fn flush(&mut self) {
        if !self.stdout.is_empty() {
            log::info!("stdout (remaining)> {}", &self.stdout);
            self.stdout.clear();
        }
        if !self.stderr.is_empty() {
            log::info!("stderr (remaining)> {}", &self.stderr);
            self.stderr.clear();
        }
    }

    fn generate_report(
        &mut self,
        estimators: Option<Vec<CycleEstimator>>,
        done: bool,
        start_chunk: u32,
    ) -> EmulationReport {
        EmulationReport {
            current_cycle: self.state.global_clk,
            done,
            start_chunk,
            cycle_tracker: self
                .opts
                .cycle_tracker
                .then_some(core::mem::take(&mut self.cycle_tracker)),
            host_cycle_estimator: estimators,
        }
    }

    /// Emulates one cycle of the program, returning whether the program has finished.
    #[inline]
    fn emulate_cycle<F>(
        &mut self,
        record_callback: F,
        last_record_time: &mut Instant,
    ) -> Result<bool, EmulationError>
    where
        F: FnMut(bool, EmulationRecord),
    {
        // Fetch the instruction at the current program counter.
        let instruction = self.program.fetch(self.state.pc);

        // Emulate the instruction.
        (self.emu_fn)(self, &instruction)?;

        // Increment the clock.
        self.state.global_clk += 1;

        if let Some(max_cycles) = self.opts.max_cycles {
            let current_cycles = self.state.global_clk;
            if current_cycles >= max_cycles {
                return Err(EmulationError::ExceededCycleLimit(current_cycles));
            }
        }

        let done = self.state.pc == 0
            || self.state.pc.wrapping_sub(self.program.pc_base)
                >= (self.program.instructions.len() * 4) as u32;
        if done && self.is_unconstrained() {
            error!(
                "program ended in unconstrained mode at clk {}",
                self.state.global_clk,
            );
            return Err(EmulationError::UnconstrainedEnd);
        }

        if !self.is_unconstrained() {
            // Check if there's enough cycles or move to the next chunk.
            if self.state.clk + self.max_syscall_cycles >= self.opts.chunk_size * 4 {
                self.state.current_chunk += 1;
                self.state.clk = 0;

                let elapsed = last_record_time.elapsed();
                let tid = self.par_opts.unwrap_or_default().thread_id;

                debug!(
                    "Record[{}] generated in {:.3} ms, thread_id: {}",
                    self.state.current_chunk,
                    elapsed.as_secs_f64() * 1000.0,
                    tid
                );
                *last_record_time = Instant::now(); // reset timer

                self.bump_record(done, record_callback);
            }
        }

        Ok(done)
    }

    /// Emulate chunk_batch_size cycles and bump to self.batch_records.
    /// `record_callback` is used to return the EmulationRecord in function or closure.
    /// Return the emulation complete flag if success.
    #[instrument(name = "emulate_batch_records", level = "debug", skip_all)]
    pub fn emulate_batch<F>(
        &mut self,
        record_callback: &mut F,
    ) -> Result<EmulationReport, EmulationError>
    where
        F: FnMut(EmulationRecord),
    {
        self.initialize_if_needed();

        // Temporarily take out the deferred state during emulation.
        // Will set it back before finishing this function.
        // And since self cannot be invoked in a closure created by self.
        let deferred_state = Arc::clone(&self.deferred_state);
        let defer_only = self.defer_only;

        let mut estimators = self.opts.cost_estimator.then_some(Vec::new());
        let start_chunk = self.state.current_chunk;

        // create the real callback that will be used, maybe making additions
        // to the cycle estimator
        let mut real_callback = |record| {
            if let Some(ref mut estimators) = &mut estimators {
                estimators.push(EventSizeCapture::snapshot(&record, self.field).estimate());
            }
            record_callback(record)
        };

        let mut done = false;
        let mut num_chunks_emulated = 0;
        let mut current_chunk = self.state.current_chunk;
        debug!(
            "emulate - current chunk {}, batch size {}",
            current_chunk, self.opts.chunk_batch_size,
        );

        // Set mode for the first chunk
        self.set_mode_by_chunk(current_chunk);
        self.update_mode_deps();

        let mut last_record_time = Instant::now();

        let mut is_trace_mode = matches!(self.mode, RiscvEmulatorMode::Trace);

        // Loop until we've emulated CHUNK_BATCH_SIZE chunks.
        loop {
            if self.emulate_cycle(
                |done, new_record| {
                    deferred_state.lock().unwrap().complete_and_return_record(
                        done,
                        new_record,
                        is_trace_mode,
                        defer_only,
                        &mut real_callback,
                    );
                },
                &mut last_record_time,
            )? {
                done = true;
                break;
            }

            if self.opts.chunk_batch_size > 0 && current_chunk != self.state.current_chunk {
                num_chunks_emulated += 1;
                current_chunk = self.state.current_chunk;
                // Set mode for each chunk
                self.set_mode_by_chunk(current_chunk);
                self.update_mode_deps();
                is_trace_mode = matches!(self.mode, RiscvEmulatorMode::Trace);

                if num_chunks_emulated == self.opts.chunk_batch_size {
                    break;
                }
            }
        }
        debug!("emulate - global clk {}", self.state.global_clk);

        let is_trace = matches!(self.mode, RiscvEmulatorMode::Trace);
        if !self.record.cpu_events.is_empty() {
            self.bump_record(done, |done, new_record| {
                deferred_state.lock().unwrap().complete_and_return_record(
                    done,
                    new_record,
                    is_trace,
                    defer_only,
                    &mut real_callback,
                );
            });
        }

        if done {
            if is_trace {
                self.postprocess();

                // Push the remaining emulation record with memory initialize & finalize events.
                self.bump_record(done, |_done, mut new_record| {
                    // Unnecessary to prove this record, since it's an empty record after deferring the memory events.
                    deferred_state.lock().unwrap().defer_record(&mut new_record);
                });
            }

            // output any remaining information
            self.flush();
        } else {
            self.state.current_batch += 1;
        }

        if !defer_only {
            deferred_state
                .lock()
                .unwrap()
                .split_and_return_deferred_records(
                    done,
                    self.opts.split_opts,
                    is_trace,
                    &mut real_callback,
                    self.state.pc,
                );
        }

        Ok(self.generate_report(estimators, done, start_chunk))
    }

    // TODO: may remove all the deferred_events in snapshot_main mode
    #[instrument(name = "emulate_batch_snapshot_main", level = "debug", skip_all)]
    pub fn emulate_batch_snapshot_main<F>(
        &mut self,
        record_callback: &mut F,
    ) -> Result<EmulationReport, EmulationError>
    where
        F: FnMut(EmulationRecord),
    {
        self.initialize_if_needed();

        let mut estimators = self.opts.cost_estimator.then_some(Vec::new());
        let start_chunk = self.state.current_chunk;

        // create the real callback that will be used, maybe making additions
        // to the cycle estimator
        let mut real_callback = |record| {
            if let Some(ref mut estimators) = &mut estimators {
                estimators.push(EventSizeCapture::snapshot(&record, self.field).estimate());
            }
            record_callback(record)
        };

        // Temporarily take out the deferred state during emulation.
        // Will set it back before finishing this function.
        // And since self cannot be invoked in a closure created by self.
        let deferred_state = Arc::clone(&self.deferred_state);
        // TODO: just drop all precompile events
        let defer_only = true;

        let mut done = false;
        let mut num_chunks_emulated = 0;
        let mut current_chunk = self.state.current_chunk;
        debug!(
            "emulate - current chunk {}, batch size {}",
            current_chunk, self.opts.chunk_batch_size,
        );

        let mut last_record_time = Instant::now();

        // Loop until we've emulated CHUNK_BATCH_SIZE chunks.
        loop {
            if self.emulate_cycle(
                |done, new_record| {
                    deferred_state.lock().unwrap().complete_and_return_record(
                        done,
                        new_record,
                        false,
                        defer_only,
                        &mut real_callback,
                    );
                },
                &mut last_record_time,
            )? {
                done = true;
                break;
            }

            if self.opts.chunk_batch_size > 0 && current_chunk != self.state.current_chunk {
                num_chunks_emulated += 1;
                current_chunk = self.state.current_chunk;

                if num_chunks_emulated == self.opts.chunk_batch_size {
                    break;
                }
            }
        }
        debug!("emulate - global clk {}", self.state.global_clk);

        if !self.record.cpu_events.is_empty() {
            self.bump_record(done, |done, new_record| {
                deferred_state.lock().unwrap().complete_and_return_record(
                    done,
                    new_record,
                    false,
                    defer_only,
                    &mut real_callback,
                );
            });
        }

        if done {
            self.flush();

            // we must get the real traces if cost_estimator = true
            if self.opts.cost_estimator {
                self.postprocess();

                // Push the remaining emulation record with memory initialize & finalize events.
                self.bump_record(done, |_done, mut new_record| {
                    // Unnecessary to prove this record, since it's an empty record after deferring the memory events.
                    deferred_state.lock().unwrap().defer_record(&mut new_record);
                });
                if !self.defer_only {
                    deferred_state
                        .lock()
                        .unwrap()
                        .split_and_return_deferred_records(
                            done,
                            self.opts.split_opts,
                            self.mode == RiscvEmulatorMode::Trace,
                            &mut real_callback,
                            self.state.pc,
                        );
                }
            }
        } else {
            self.state.current_batch += 1;
        }

        Ok(self.generate_report(estimators, done, start_chunk))
    }

    pub fn emulate_state<F>(
        &mut self,
        _emit_global_memory_events: bool,
        record_callback: &mut F,
    ) -> Result<(RiscvEmulationState, EmulationReport), EmulationError>
    // ) -> Result<(RiscvEmulationState, PublicValues<u32, u32>, bool), EmulationError>
    where
        F: FnMut(EmulationRecord),
    {
        let t_clone = Instant::now();
        self.memory_snapshot.clear();
        self.uninitialized_memory_snapshot.clear();
        self.mode = RiscvEmulatorMode::Simple;
        self.update_mode_deps();
        // TODO: add flag to choose whether emit global_memory_events in postprocess()
        // TODO: clone, then emulate_batch
        // self.emit_global_memory_events = emit_global_memory_events;

        let mem = std::mem::take(&mut self.state.memory);
        // let uninit_mem = std::mem::take(&mut self.state.uninitialized_memory);
        // let proof      = std::mem::take(&mut self.state.proof_stream);
        let mut snapshot = self.state.clone();
        self.state.memory = mem;
        // self.state.uninitialized_memory = uninit_mem;
        // self.state.proof_stream        = proof;

        println!(
            "state clone duration: {:?}ms",
            t_clone.elapsed().as_secs_f64() * 1000.0
        );

        let t_emu_snapshot = Instant::now();
        let report = self.emulate_batch_snapshot_main(record_callback)?;
        println!(
            "t_emu_snapshot: {:?}ms",
            t_emu_snapshot.elapsed().as_secs_f64() * 1000.0
        );

        let t_rollback = Instant::now();

        // let next_pc = self.state.pc;

        let mem_snap =
            std::mem::replace(&mut self.memory_snapshot, Memory::<_>::new_preallocated());
        let _uninit_snap = std::mem::replace(
            &mut self.uninitialized_memory_snapshot,
            Memory::<_>::new_preallocated(),
        );

        // if done && !self.emit_global_memory_events {
        if report.done {
            snapshot.memory.clone_from(&self.state.memory);
            for (addr, old) in mem_snap {
                match old {
                    Some(rec) => {
                        snapshot.memory.insert(addr, rec);
                    }
                    None => {
                        snapshot.memory.remove(addr);
                    }
                }
            }
            // snapshot.uninitialized_memory = self.state.uninitialized_memory.clone();
            // for (addr, existed) in uninit_snap {
            //     if !existed {
            //         snapshot.uninitialized_memory.remove(addr);
            //     }
            // }
        } else {
            snapshot.memory = mem_snap
                .into_iter()
                .filter_map(|(a, r)| r.map(|rec| (a, rec)))
                .collect();

            // snapshot.uninitialized_memory = uninit_snap
            //     .into_iter()
            //     .filter(|&(_, existed)| existed)
            //     .map(|(a, _)| (a,
            //                    *self.state.uninitialized_memory.get(a).unwrap()))
            //     .collect();
        }

        println!(
            "state mem rollback duration: {:?}ms",
            t_rollback.elapsed().as_secs_f64() * 1000.0
        );
        // TODO: handle public values properly (COMMIT syscall across chunks )
        // let mut pv = self.records.last().as_ref().unwrap().public_values;
        // pv.start_pc = next_pc;
        // pv.next_pc  = next_pc;

        // if !done {
        //     self.records.clear();
        // }

        Ok((snapshot, report))
    }

    /// Read a word from memory and create an access record.
    pub fn mr(
        &mut self,
        addr: u32,
        chunk: u32,
        timestamp: u32,
        local_memory_access: Option<&mut HashMap<u32, MemoryLocalEvent>>,
    ) -> MemoryReadRecord {
        // Use local accessor or fallback to default one
        let local_access = local_memory_access.unwrap_or(&mut self.local_memory_access);

        // Get the memory record entry.
        let entry = self.state.memory.entry(addr);
        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        self.mode.add_unconstrained_memory_record(addr, &entry);

        // If it's the first time accessing this address, initialize previous values.
        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);
                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };
        let value = record.value;
        let prev_chunk = record.chunk;
        let prev_timestamp = record.timestamp;

        let prev_record = *record;
        record.chunk = chunk;
        record.timestamp = timestamp;

        self.mode
            .add_memory_local_event(addr, *record, prev_record, local_access);

        // Construct the memory read record.
        MemoryReadRecord::new(value, chunk, timestamp, prev_chunk, prev_timestamp)
    }

    /// Read a word from memory and create an access record.
    pub fn mr_simple(
        &mut self,
        addr: u32,
        chunk: u32,
        timestamp: u32,
        _local_memory_access: Option<&mut HashMap<u32, MemoryLocalEvent>>,
    ) -> MemoryReadRecord {
        // Use local accessor or fallback to default one
        // let local_access = local_memory_access.unwrap_or(&mut self.local_memory_access);

        // ---- Address refers to general memory ----
        // Get the memory record entry.
        let entry = self.state.memory.entry(addr);

        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        // If it's the first time accessing this address, initialize previous values.
        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);
                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };
        let value = record.value;
        let prev_chunk = record.chunk;
        let prev_timestamp = record.timestamp;

        // let prev_record = *record;
        record.chunk = chunk;
        record.timestamp = timestamp;

        // self.mode
        //     .add_memory_local_event(addr, *record, prev_record, local_access);

        // Construct the memory read record.
        MemoryReadRecord::new(value, chunk, timestamp, prev_chunk, prev_timestamp)
    }

    /// Write a word to memory and create an access record.
    pub fn mw(
        &mut self,
        addr: u32,
        value: u32,
        chunk: u32,
        timestamp: u32,
        local_memory_access: Option<&mut HashMap<u32, MemoryLocalEvent>>,
    ) -> MemoryWriteRecord {
        let local_access = local_memory_access.unwrap_or(&mut self.local_memory_access);

        // Get the memory record entry.
        let entry = self.state.memory.entry(addr);
        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        self.mode.add_unconstrained_memory_record(addr, &entry);

        // If it's the first time accessing this address, initialize previous values.
        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);

                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };
        let prev_value = record.value;
        let prev_chunk = record.chunk;
        let prev_timestamp = record.timestamp;

        let prev_record = *record;
        record.value = value;
        record.chunk = chunk;
        record.timestamp = timestamp;

        self.mode
            .add_memory_local_event(addr, *record, prev_record, local_access);

        // Construct the memory write record.
        MemoryWriteRecord::new(
            value,
            chunk,
            timestamp,
            prev_value,
            prev_chunk,
            prev_timestamp,
        )
    }

    /// Write a word to memory
    pub fn mw_simple(
        &mut self,
        addr: u32,
        value: u32,
        chunk: u32,
        timestamp: u32,
        _local_memory_access: Option<&mut HashMap<u32, MemoryLocalEvent>>,
    ) {
        // Get the memory record entry.
        let entry = self.state.memory.entry(addr);

        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        // If it's the first time accessing this address, initialize previous values.
        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);

                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };

        // let prev_record = *record;

        record.value = value;
        record.chunk = chunk;
        record.timestamp = timestamp;

        // self.mode
        //     .add_memory_local_event(addr, *record, prev_record, local_access);
    }

    /// Read from memory, assuming that all addresses are aligned.
    pub fn mr_cpu(&mut self, addr: u32, position: MemoryAccessPosition) -> u32 {
        // Read the address from memory and create a memory read record.
        let record = self.mr(addr, self.chunk(), self.timestamp(&position), None);

        // If we're not in unconstrained mode, record the access for the current cycle.
        self.mode
            .set_memory_access(position, record.into(), &mut self.memory_accesses);

        record.value
    }

    /// Read from memory, assuming that all addresses are aligned.
    pub fn mr_cpu_simple(&mut self, addr: u32, position: MemoryAccessPosition) -> u32 {
        // Read the address from memory and create a memory read record.
        // TODO: may reduce record assembly
        let record = self.mr_simple(addr, self.chunk(), self.timestamp(&position), None);

        record.value
    }

    /// Write to memory.
    ///
    /// # Panics
    ///
    /// This function will panic if the address is not aligned or if the memory accesses are already
    /// initialized.
    pub fn mw_cpu(&mut self, addr: u32, value: u32, position: MemoryAccessPosition) {
        // Read the address from memory and create a memory read record.
        let record = self.mw(addr, value, self.chunk(), self.timestamp(&position), None);

        // If we're not in unconstrained mode, record the access for the current cycle.
        self.mode
            .set_memory_access(position, record.into(), &mut self.memory_accesses);
    }

    pub fn mw_cpu_simple(&mut self, addr: u32, value: u32, position: MemoryAccessPosition) {
        // Read the address from memory and create a memory read record.
        self.mw_simple(addr, value, self.chunk(), self.timestamp(&position), None);
    }

    /// Read from a register.
    pub fn rr(&mut self, register: Register, position: MemoryAccessPosition) -> u32 {
        self.mr_cpu(register as u32, position)
    }

    /// Write to a register.
    pub fn rw(&mut self, register: Register, value: u32) {
        // The only time we are writing to a register is when it is in operand A.
        // Register %x0 should always be 0. See 2.6 Load and Store Instruction on
        // P.18 of the RISC-V spec. We always write 0 to %x0.
        if register == Register::X0 {
            self.mw_cpu(register as u32, 0, MemoryAccessPosition::A);
        } else {
            self.mw_cpu(register as u32, value, MemoryAccessPosition::A);
        }
    }

    pub fn rw_simple(&mut self, register: Register, value: u32) {
        // The only time we are writing to a register is when it is in operand A.
        // Register %x0 should always be 0. See 2.6 Load and Store Instruction on
        // P.18 of the RISC-V spec. We always write 0 to %x0.
        if register == Register::X0 {
            self.mw_cpu_simple(register as u32, 0, MemoryAccessPosition::A);
        } else {
            self.mw_cpu_simple(register as u32, value, MemoryAccessPosition::A);
        }
    }

    // This fn is only used for ENTER_UNCONSTRAINED syscall in simple mode
    pub fn rw_unconstrained(&mut self, register: Register, value: u32) {
        let addr = register as u32;
        let chunk = self.chunk();
        let timestamp = self.timestamp(&MemoryAccessPosition::A);

        let entry = self.state.memory.entry(addr);
        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        // TODO: no conditional check here
        self.mode.add_unconstrained_memory_record(addr, &entry);

        // If it's the first time accessing this address, initialize previous values.
        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);

                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };
        record.value = value;
        record.chunk = chunk;
        record.timestamp = timestamp;

        // self.mw_cpu_simple(register as u32, value, MemoryAccessPosition::A);
    }

    /// Fetch the destination register and input operand values for an ALU instruction.
    fn alu_rr(&mut self, instruction: &Instruction) -> (Register, u32, u32) {
        if !instruction.imm_c {
            let (rd, rs1, rs2) = instruction.r_type();

            let c = self.rr(rs2, MemoryAccessPosition::C);
            let b = self.rr(rs1, MemoryAccessPosition::B);

            (rd, b, c)
        } else if !instruction.imm_b && instruction.imm_c {
            let (rd, rs1, imm) = instruction.i_type();

            let (rd, b, c) = (rd, self.rr(rs1, MemoryAccessPosition::B), imm);

            (rd, b, c)
        } else {
            assert!(instruction.imm_b && instruction.imm_c);
            let (rd, b, c) = (
                Register::from_u32(instruction.op_a),
                instruction.op_b,
                instruction.op_c,
            );
            (rd, b, c)
        }
    }

    /// Fetch the destination register and input operand values for an ALU instruction.
    fn alu_rr_simple(&mut self, instruction: &Instruction) -> (Register, u32, u32) {
        if !instruction.imm_c {
            let (rd, rs1, rs2) = instruction.r_type();

            let c = self.rr_simple(rs2, MemoryAccessPosition::C);
            let b = self.rr_simple(rs1, MemoryAccessPosition::B);

            (rd, b, c)
        } else if !instruction.imm_b && instruction.imm_c {
            let (rd, rs1, imm) = instruction.i_type();
            let (rd, b, c) = (rd, self.rr_simple(rs1, MemoryAccessPosition::B), imm);

            (rd, b, c)
        } else {
            assert!(instruction.imm_b && instruction.imm_c);
            let (rd, b, c) = (
                Register::from_u32(instruction.op_a),
                instruction.op_b,
                instruction.op_c,
            );
            (rd, b, c)
        }
    }

    /// Read a register.
    #[inline]
    pub fn rr_simple(&mut self, register: Register, position: MemoryAccessPosition) -> u32 {
        // Read the address from memory and create a memory read record if in trace mode.
        // self.rr_new(register, self.chunk(), self.timestamp(&position))
        let addr = register as u32;
        let chunk = self.chunk();
        let timestamp = self.timestamp(&position);
        let entry = self.state.memory.registers.entry(addr);
        snapshot_addr_if_needed(&self.mode, &mut self.memory_snapshot, addr, &entry);

        let record: &mut MemoryRecord = match entry {
            Entry::Occupied(entry) => entry.into_mut(),
            Entry::Vacant(entry) => {
                // If addr has a specific value to be initialized with, use that, otherwise 0.
                let value = self
                    .state
                    .uninitialized_memory
                    .registers
                    .get(addr)
                    .unwrap_or(&0);
                // self.uninitialized_memory_checkpoint
                //     .registers
                //     .entry(addr)
                //     .or_insert_with(|| *value != 0);
                entry.insert(MemoryRecord {
                    value: *value,
                    chunk: 0,
                    timestamp: 0,
                })
            }
        };

        record.chunk = chunk;
        record.timestamp = timestamp;
        record.value
    }

    /// Set the destination register with the result and emit an ALU event.
    #[inline]
    fn alu_rw(&mut self, rd: Register, a: u32) {
        self.rw(rd, a);
    }

    /// Set the destination register with the result and emit an ALU event.
    #[inline]
    fn alu_rw_simple(&mut self, rd: Register, a: u32) {
        self.rw_simple(rd, a);
    }

    /// Fetch the input operand values for a load instruction.
    fn load_rr(&mut self, instruction: &Instruction) -> (Register, u32, u32, u32, u32) {
        let (rd, rs1, imm) = instruction.i_type();
        let (b, c) = (self.rr(rs1, MemoryAccessPosition::B), imm);
        let addr = b.wrapping_add(c);
        let memory_value = self.mr_cpu(align(addr), MemoryAccessPosition::Memory);
        (rd, b, c, addr, memory_value)
    }

    /// Fetch the input operand values for a load instruction.
    fn load_rr_simple(&mut self, instruction: &Instruction) -> (Register, u32, u32, u32, u32) {
        let (rd, rs1, imm) = instruction.i_type();
        let (b, c) = (self.rr_simple(rs1, MemoryAccessPosition::B), imm);
        let addr = b.wrapping_add(c);
        let memory_value = self.mr_cpu_simple(align(addr), MemoryAccessPosition::Memory);
        (rd, b, c, addr, memory_value)
    }

    /// Fetch the input operand values for a store instruction.
    fn store_rr(&mut self, instruction: &Instruction) -> (u32, u32, u32, u32, u32) {
        let (rs1, rs2, imm) = instruction.s_type();
        let c = imm;
        let b = self.rr(rs2, MemoryAccessPosition::B);
        let a = self.rr(rs1, MemoryAccessPosition::A);
        let addr = b.wrapping_add(c);
        let memory_value = self.word(align(addr));
        (a, b, c, addr, memory_value)
    }

    /// Fetch the input operand values for a store instruction.
    fn store_rr_simple(&mut self, instruction: &Instruction) -> (u32, u32, u32, u32, u32) {
        let (rs1, rs2, imm) = instruction.s_type();
        let c = imm;
        let b = self.rr_simple(rs2, MemoryAccessPosition::B);
        let a = self.rr_simple(rs1, MemoryAccessPosition::A);
        let addr = b.wrapping_add(c);
        let memory_value = self.word(align(addr));
        (a, b, c, addr, memory_value)
    }

    /// Fetch the input operand values for a branch instruction.
    fn branch_rr(&mut self, instruction: &Instruction) -> (u32, u32, u32) {
        let (rs1, rs2, imm) = instruction.b_type();
        let c = imm;
        let b = self.rr(rs2, MemoryAccessPosition::B);
        let a = self.rr(rs1, MemoryAccessPosition::A);
        (a, b, c)
    }

    /// Fetch the input operand values for a branch instruction.
    fn branch_rr_simple(&mut self, instruction: &Instruction) -> (u32, u32, u32) {
        let (rs1, rs2, imm) = instruction.b_type();
        let c = imm;
        let b = self.rr_simple(rs2, MemoryAccessPosition::B);
        let a = self.rr_simple(rs1, MemoryAccessPosition::A);
        (a, b, c)
    }

    /// Recover emulator state from a program and existing emulation state.
    #[must_use]
    pub fn recover<F>(
        program: Arc<Program>,
        state: RiscvEmulationState,
        opts: EmulatorOpts,
        shared_ds: SharedDeferredState,
    ) -> Self
    where
        F: PrimeField32 + Poseidon2Init,
        F::Poseidon2: Permutation<[F; 16]>,
    {
        let mut runtime = Self::new_snapshot_worker::<F>(program, opts, None, shared_ds);
        runtime.state = state;
        runtime
    }

    /// Get the current values of the registers.
    #[allow(clippy::single_match_else)]
    #[must_use]
    pub fn registers(&mut self) -> [u32; 32] {
        let mut registers = [0; 32];
        for i in 0..32 {
            let addr = Register::from_u32(i as u32) as u32;
            let record = self.state.memory.get(addr);

            snapshot_record_if_needed(&self.mode, &mut self.memory_snapshot, addr, record);

            registers[i] = match record {
                Some(record) => record.value,
                None => 0,
            };
        }
        registers
    }

    /// Get the current value of a register.
    #[must_use]
    pub fn register(&mut self, register: Register) -> u32 {
        let addr = register as u32;
        let record = self.state.memory.get(addr);

        snapshot_record_if_needed(&self.mode, &mut self.memory_snapshot, addr, record);

        match record {
            Some(record) => record.value,
            None => 0,
        }
    }

    /// Get the current value of a word.
    #[must_use]
    pub fn word(&mut self, addr: u32) -> u32 {
        #[allow(clippy::single_match_else)]
        let record = self.state.memory.get(addr);

        snapshot_record_if_needed(&self.mode, &mut self.memory_snapshot, addr, record);

        match record {
            Some(record) => record.value,
            None => 0,
        }
    }

    /// Bump the record.
    pub fn bump_record<F>(&mut self, emulation_done: bool, record_callback: F)
    where
        F: FnOnce(bool, EmulationRecord),
    {
        // Copy all of the existing local memory accesses to the record's local_memory_access vec.
        self.mode.copy_local_memory_events(
            &mut self.local_memory_access,
            &mut self.record.cpu_local_memory_access,
        );

        let removed_record =
            std::mem::replace(&mut self.record, EmulationRecord::new(self.program.clone()));
        let public_values = removed_record.public_values;
        self.record.public_values = public_values;

        // Return the record.
        record_callback(emulation_done, removed_record);
    }

    fn postprocess(&mut self) {
        // Ensure that all proofs and input bytes were read, otherwise warn the user.
        // if self.state.proof_stream_ptr != self.state.proof_stream.len() {
        //     panic!(
        //         "Not all proofs were read. Proving will fail during recursion. Did you pass too
        // many proofs in or forget to call verify_pico_proof?"     );
        // }
        if self.state.input_stream_ptr != self.state.input_stream.len() {
            tracing::warn!("Not all input bytes were read.");
        }

        // SECTION: Set up all MemoryInitializeFinalizeEvents needed for memory argument.
        let memory_finalize_events = &mut self.record.memory_finalize_events;

        // TODO: default timestamp to 0?
        // We handle the addr = 0 case separately, as we constrain it to be 0 in the first row
        // of the memory finalize table so it must be first in the array of events.
        let addr_0_record = self.state.memory.get(0u32);

        let addr_0_final_record = match addr_0_record {
            Some(record) => record,
            None => &MemoryRecord {
                value: 0,
                chunk: 0,
                timestamp: 1,
            },
        };

        memory_finalize_events.push(MemoryInitializeFinalizeEvent::finalize_from_record(
            0,
            addr_0_final_record,
        ));

        let memory_initialize_events = &mut self.record.memory_initialize_events;
        let addr_0_initialize_event =
            MemoryInitializeFinalizeEvent::initialize(0, 0, addr_0_record.is_some());
        memory_initialize_events.push(addr_0_initialize_event);

        // Step 1: Handle registers[1..32]
        for reg in 1..32 {
            let addr = reg as u32;
            let record = self.state.memory.registers.get(addr);
            if let Some(record) = record {
                if !self.record.program.memory_image.contains_key(&addr) {
                    let initial_value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);
                    memory_initialize_events.push(MemoryInitializeFinalizeEvent::initialize(
                        addr,
                        *initial_value,
                        true,
                    ));
                }
                memory_finalize_events.push(MemoryInitializeFinalizeEvent::finalize_from_record(
                    addr, record,
                ));
            }
        }

        // Step 2: Handle other memory
        for addr in self.state.memory.page_table.keys() {
            if addr == 0 {
                // Handled above.
                continue;
            }

            // Program memory is initialized in the MemoryProgram chip and doesn't require any
            // events, so we only send init events for other memory addresses.
            if !self.record.program.memory_image.contains_key(&addr) {
                let initial_value = self.state.uninitialized_memory.get(addr).unwrap_or(&0);
                memory_initialize_events.push(MemoryInitializeFinalizeEvent::initialize(
                    addr,
                    *initial_value,
                    true,
                ));
            }

            let record = *self.state.memory.page_table.get(addr).unwrap();
            memory_finalize_events.push(MemoryInitializeFinalizeEvent::finalize_from_record(
                addr, &record,
            ));
        }
    }
}

#[cfg(test)]
mod tests {
    use super::{Program, RiscvEmulator};
    use crate::{
        compiler::riscv::compiler::{Compiler, SourceType},
        configs::stark_config::KoalaBearPoseidon2,
        emulator::{opts::EmulatorOpts, stdin::EmulatorStdin},
    };
    use alloc::sync::Arc;
    use p3_baby_bear::BabyBear;

    #[allow(dead_code)]
    const FIBONACCI_ELF: &[u8] =
        include_bytes!("../../../compiler/test_elf/riscv32im-pico-fibonacci-elf");

    #[allow(dead_code)]
    const KECCAK_ELF: &[u8] =
        include_bytes!("../../../compiler/test_elf/riscv32im-pico-keccak-elf");

    pub fn simple_fibo_program() -> Arc<Program> {
        let compiler = Compiler::new(SourceType::RISCV, FIBONACCI_ELF);

        compiler.compile()
    }

    pub fn simple_keccak_program() -> Arc<Program> {
        let compiler = Compiler::new(SourceType::RISCV, KECCAK_ELF);

        compiler.compile()
    }

    const MAX_FIBONACCI_NUM_IN_ONE_CHUNK: u32 = 836789u32;

    #[test]
    fn test_simple_fib() {
        // just run a simple elf file in the compiler folder(test_elf)
        let program = simple_fibo_program();
        let mut stdin = EmulatorStdin::<Program, Vec<u8>>::new_builder::<KoalaBearPoseidon2>();
        stdin.write(&MAX_FIBONACCI_NUM_IN_ONE_CHUNK);
        let mut emulator =
            RiscvEmulator::new_single::<BabyBear>(program, EmulatorOpts::default(), None);
        let (stdin, _) = stdin.finalize();
        emulator.run(Some(stdin)).unwrap();
        // println!("{:x?}", emulator.state.public_values_stream)
    }

    #[test]
    fn test_simple_keccak() {
        let program = simple_keccak_program();
        let n = "a"; // do keccak(b"abcdefg")
        let mut stdin = EmulatorStdin::<Program, Vec<u8>>::new_builder::<KoalaBearPoseidon2>();
        stdin.write(&n);
        let mut emulator =
            RiscvEmulator::new_single::<BabyBear>(program, EmulatorOpts::default(), None);
        let (stdin, _) = stdin.finalize();
        emulator.run(Some(stdin)).unwrap();
        // println!("{:x?}", emulator.state.public_values_stream)
    }
}
