// Seed: 137705622
`default_nettype id_4
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  always @(negedge id_2) begin
    id_8 = id_5;
  end
endmodule
