
---------- Begin Simulation Statistics ----------
final_tick                               560741483821500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37522                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879140                       # Number of bytes of host memory used
host_op_rate                                    84339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.51                       # Real time elapsed on the host
host_tick_rate                               27977482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007456                       # Number of seconds simulated
sim_ticks                                  7456371500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        80656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        165869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35113                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35113                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6939                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45683                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329260                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1540710                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468938                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14817270                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.516968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.704460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10110832     68.24%     68.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       698640      4.72%     72.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       839729      5.67%     78.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       265260      1.79%     80.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       566193      3.82%     84.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261044      1.76%     85.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       336253      2.27%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       198609      1.34%     89.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1540710     10.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14817270                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.491272                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.491272                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11036925                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108194                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           737341                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2474271                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6072                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        623933                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786241                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367842                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45683                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084041                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13764655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473235                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12144                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003063                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33285                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.702302                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14878884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.566279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.022690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11399499     76.62%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104011      0.70%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           218101      1.47%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170344      1.14%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176463      1.19%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141337      0.95%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219475      1.48%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73383      0.49%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376271     15.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14878884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989442                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173241                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36995                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.550453                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10304060                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367842                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          327804                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789851                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418860                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042319                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7936218                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4646                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121482                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3660755                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3669051                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       578147                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138698                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167253                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28878586                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920751                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606222                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17506828                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.536993                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963799                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21281093                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345040                       # number of integer regfile writes
system.switch_cpus.ipc                       0.670568                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.670568                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237324     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47760      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476916     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002394     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760365      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94651      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177460     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273337      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23126134                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22503012                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44069574                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444767                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671132                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1036410                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044816                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             471      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123359     11.90%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       263430     25.42%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87494      8.44%     45.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11652      1.12%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       496884     47.94%     94.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        53120      5.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1618382                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18098431                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936373                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23126134                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          449                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       271222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14878884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.554292                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.440258                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9488903     63.77%     63.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       685483      4.61%     68.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       714196      4.80%     73.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       636417      4.28%     77.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       892018      6.00%     83.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       718411      4.83%     88.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       767083      5.16%     93.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       470601      3.16%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       505772      3.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14878884                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.550765                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084041                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24122                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96061                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789851                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611794                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14912722                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4055817                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         131162                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1022889                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2161690                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         17741                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937178                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064368                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906059                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2804886                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4601976                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6072                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6988878                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515081                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040414                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167641                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3835703                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36156269                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954216                       # The number of ROB writes
system.switch_cpus.timesIdled                     353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        54088                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          54088                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60068                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25734                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54922                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25145                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60068                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       251082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       251082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 251082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7100608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7100608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7100608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85213                       # Request fanout histogram
system.membus.reqLayer2.occupancy           284353000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          471471500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7456371500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10088064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10120896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           98671                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1646976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           210696                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.256711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436820                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156608     74.33%     74.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54088     25.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             210696                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          157484000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167437500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           41                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        26771                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26812                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           41                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        26771                       # number of overall hits
system.l2.overall_hits::total                   26812                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          354                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        84854                       # number of demand (read+write) misses
system.l2.demand_misses::total                  85213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          354                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        84854                       # number of overall misses
system.l2.overall_misses::total                 85213                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8599978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8627349000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8599978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8627349000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111625                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112025                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111625                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112025                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.896203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.760170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760661                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.896203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.760170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760661                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77319.209040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101350.295802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101244.516682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77319.209040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101350.295802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101244.516682                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25734                       # number of writebacks
system.l2.writebacks::total                     25734                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        84854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        84854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     23831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7751438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7775269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     23831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7751438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7775269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.896203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.760170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760616                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.896203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.760170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760616                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67319.209040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91350.295802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91250.457704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67319.209040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91350.295802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91250.457704                       # average overall mshr miss latency
system.l2.replacements                          98671                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        36073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        25143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25145                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2466088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2466088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.813558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98082.508054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98074.706701                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2214658500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2214658500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.813558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.813505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88082.508054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88082.508054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.896203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77319.209040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76884.831461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     23831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.896203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67319.209040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67319.209040                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        21009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        59711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59712                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6133889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6133889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.739730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102726.289963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102724.569601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5536779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5536779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.739730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92726.289963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92726.289963                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3998.382813                       # Cycle average of tags in use
system.l2.tags.total_refs                      153629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.556982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     250.748663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.021997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.274156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.256965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3733.081031                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.061218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.911397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1793                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    993747                       # Number of tag accesses
system.l2.tags.data_accesses                   993747                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5430656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5453632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1646976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1646976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        84854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25734                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25734                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             25750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3038475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    728324226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             731405617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3038475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3055642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220881698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220881698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220881698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            25750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3038475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    728324226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            952287316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     84799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124688750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25734                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25734                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1684                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2648027250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4244646000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31097.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49847.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 85208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25734                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.822009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.215863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    73.857263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        70013     85.68%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7545      9.23%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2663      3.26%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          932      1.14%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          322      0.39%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      0.19%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.606793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.826112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.073861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1519     99.22%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.72%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.794252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.753886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.193717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1020     66.62%     66.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.18%     67.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              322     21.03%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      8.88%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      1.96%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5449792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1645568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5453312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1646976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       730.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    731.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7456115500                       # Total gap between requests
system.mem_ctrls.avgGap                      67207.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5427136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1645568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3038475.215458350256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 727852146.315402865410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220692866.496794074774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        84854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25734                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9271000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4235375000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 177485326750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26189.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49913.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6896919.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            287377860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            152718390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           302964480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           67906980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3341692260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         49163040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4790033490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.408106                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101327500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7106213500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            296145780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            157378650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           305027940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           66309660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3345496440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         45958080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4804527030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.351885                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     92632750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7114908250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7456361000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083649                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083638                       # number of overall hits
system.cpu.icache.overall_hits::total         1083649                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084054                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72540.942928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72182.716049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72540.942928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72182.716049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28409500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28409500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28409500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71922.784810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71922.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71922.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71922.784810                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083649                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72540.942928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72182.716049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28409500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28409500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71922.784810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71922.784810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003693                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168505                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9279626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9279629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9293690                       # number of overall hits
system.cpu.dcache.overall_hits::total         9293693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       165951                       # number of overall misses
system.cpu.dcache.overall_misses::total        165954                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12730823198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12730823198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12730823198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12730823198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9442265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9442271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9459641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9459647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017543                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017543                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78276.570798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78275.126954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76714.350610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76712.963821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1842721                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28411                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.859421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45998                       # number of writebacks
system.cpu.dcache.writebacks::total             45998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111625                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8944303198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8944303198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9055422698                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9055422698                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81056.886502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81056.886502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81123.607597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81123.607597                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7058975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7058976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131710                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10125257000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10125257000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7190685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7190687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76875.385316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76874.801649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6369902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6369902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80184.067421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80184.067421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2605566198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2605566198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84243.467231                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84238.020045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2574400698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2574400698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83300.459408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83300.459408                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14064                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14064                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3312                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3312                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.190608                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.190608                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111119500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111119500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86879.984363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86879.984363                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741483821500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8083934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.088984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013495                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19030922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19030922                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560764031297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49372                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898324                       # Number of bytes of host memory used
host_op_rate                                   110848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   810.18                       # Real time elapsed on the host
host_tick_rate                               27830225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022547                       # Number of seconds simulated
sim_ticks                                 22547476000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       255292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        510785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       202176                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         8102                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       229885                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126431                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       202176                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        75745                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          272575                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28481                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4519                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1113785                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272026                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8276                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4600297                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1729754                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44758358                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.504284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.693535                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30599282     68.37%     68.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2135410      4.77%     73.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2530813      5.65%     78.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       818088      1.83%     80.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1691992      3.78%     84.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       781138      1.75%     86.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1007404      2.25%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       593934      1.33%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4600297     10.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44758358                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.503165                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.503165                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      33345429                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69654840                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2269635                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7460659                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25426                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1886994                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265737                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4884                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7112272                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1845                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              272575                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3290634                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41576912                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31692772                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1178                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006044                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3384406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154912                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.702801                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44988143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.563340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.019425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         34480497     76.64%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           317917      0.71%     77.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           648553      1.44%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515707      1.15%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           541942      1.20%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433093      0.96%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           666426      1.48%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           234247      0.52%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7149761     15.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44988143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106676079                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56836089                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10759                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212949                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.541529                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30831861                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7112272                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1006209                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23288002                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          374                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281475                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69366131                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23719589                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        27631                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69515185                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11109312                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25426                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11134623                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88001                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1725460                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       478969                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550365                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7684                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86620314                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68892414                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606334                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52520840                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.527719                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69033955                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64550818                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4734581                       # number of integer regfile writes
system.switch_cpus.ipc                       0.665263                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.665263                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137397      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10279839     14.78%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1974      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8724      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          782      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152297      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4991      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5117      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           70      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216523     23.32%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860228     17.05%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2423614      3.49%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320305      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21303619     30.63%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6793358      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69542813                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66778163                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130770473                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63628289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64363445                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3101005                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044591                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14572      0.47%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            696      0.02%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368106     11.87%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       778802     25.11%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261803      8.44%     45.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37685      1.22%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1477160     47.63%     94.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       161817      5.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5728258                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56408766                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5264125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7040316                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69353621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69542813                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2036850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4462                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1137560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44988143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.545803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.432649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28717594     63.83%     63.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2097089      4.66%     68.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2181721      4.85%     73.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1923343      4.28%     77.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2685728      5.97%     83.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2146273      4.77%     88.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2317724      5.15%     93.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1417736      3.15%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1500935      3.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44988143                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.542142                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3290839                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   274                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        67026                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       305827                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23288002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31957383                       # number of misc regfile reads
system.switch_cpus.numCycles                 45094952                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12314376                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         477637                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3132951                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6093660                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         47345                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204308333                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69486641                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63170588                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8459182                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14282114                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25426                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21056144                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1945562                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106840963                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64455116                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           64                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11581643                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109000791                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138348187                       # The number of ROB writes
system.switch_cpus.timesIdled                    1270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       168207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         168208                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             178771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        82347                       # Transaction distribution
system.membus.trans_dist::CleanEvict           172943                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76722                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        178771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       766278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       766278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 766278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21621760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21621760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21621760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255495                       # Request fanout histogram
system.membus.reqLayer2.occupancy           888224500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1415506500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22547476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       232256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          416157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96856                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2221                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       269312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31177856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31447168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          311171                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5270400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           650636                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.258539                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 482422     74.15%     74.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 168213     25.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             650636                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          491250500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3331500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          919                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        83051                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83970                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          919                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        83051                       # number of overall hits
system.l2.overall_hits::total                   83970                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1299                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       254194                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255493                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1299                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       254194                       # number of overall misses
system.l2.overall_misses::total                255493                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    104869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25922422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26027291500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    104869500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25922422000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26027291500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.585663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.753737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752639                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.585663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.753737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752639                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80730.946882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101978.890139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101870.859476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80730.946882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101978.890139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101870.859476                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               82347                       # number of writebacks
system.l2.writebacks::total                     82347                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       254194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       254194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255493                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     91879500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23380482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23472361500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     91879500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23380482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23472361500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.585663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.753737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.752639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.585663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.753737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.752639                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70730.946882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91978.890139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91870.859476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70730.946882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91978.890139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91870.859476                       # average overall mshr miss latency
system.l2.replacements                         311168                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       149909                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           149909                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       149909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       149909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       112330                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        112330                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        20134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20134                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        76722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76722                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7568574500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7568574500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.792124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.792124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98649.337869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98649.337869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        76722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6801354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6801354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.792124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.792124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88649.337869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88649.337869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    104869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.585663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.585663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80730.946882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80730.946882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     91879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.585663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.585663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70730.946882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70730.946882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        62917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       177472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          177472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18353847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18353847500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.738270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103418.271615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103418.271615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       177472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       177472                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16579127500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16579127500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.738270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93418.271615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93418.271615                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      599409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    315264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.901292                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     345.367714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.334574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3742.297711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.913647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          632                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3025960                       # Number of tag accesses
system.l2.tags.data_accesses                  3025960                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22547476000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        83136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16268416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16351552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        83136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5270208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5270208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       254194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        82347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3687153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    721518275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             725205429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3687153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3687153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233738269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233738269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233738269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3687153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    721518275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            958943697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     82347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    253941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000142802750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527917                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              77529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82347                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4877                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8101725000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1276200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12887475000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31741.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50491.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       249574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.569530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.381571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    71.500531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       212280     85.06%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24953     10.00%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8249      3.31%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2661      1.07%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          838      0.34%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      0.14%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       249574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.728618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.753043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.374948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             39      0.79%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           133      2.70%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           319      6.47%      9.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           673     13.64%     23.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           975     19.76%     43.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           900     18.24%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           792     16.05%     77.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           534     10.82%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           277      5.61%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           146      2.96%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            77      1.56%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      0.53%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.39%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.26%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.689704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.656166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3406     69.03%     69.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.46%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1103     22.36%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              294      5.96%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      1.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16335360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5270208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16351552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5270208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    725.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22547361000                       # Total gap between requests
system.mem_ctrls.avgGap                      66739.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        83136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16252224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5270208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3687153.276047394145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 720800146.322364449501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233738268.531697303057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       254194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        82347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     38400750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12849074250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 547552522250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29561.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50548.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6649331.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            878105760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            466720485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           902174700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          215857440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1779997440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10071306060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177130560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14491292445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.701314                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    378115500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    752960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21416400500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            903859740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            480412845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           920238900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          213993900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1779997440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10116003750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        139490400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14553996975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.482314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    281551750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    752960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21512964250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30003837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371754                       # number of overall hits
system.cpu.icache.overall_hits::total         4371765                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2921                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2923                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2921                       # number of overall misses
system.cpu.icache.overall_misses::total          2923                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162278499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162278499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162278499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162278499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4374675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4374675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55555.802465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55517.789600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55555.802465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55517.789600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.777778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2106                       # number of writebacks
system.cpu.icache.writebacks::total              2106                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    146332999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146332999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    146332999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146332999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55937.690749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55937.690749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55937.690749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55937.690749                       # average overall mshr miss latency
system.cpu.icache.replacements                   2106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371765                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2921                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2923                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162278499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162278499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4374675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55555.802465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55517.789600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    146332999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146332999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55937.690749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55937.690749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4374383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2618                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1670.887319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8751994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8751994                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37001902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37001905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37060717                       # number of overall hits
system.cpu.dcache.overall_hits::total        37060720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       669865                       # number of overall misses
system.cpu.dcache.overall_misses::total        669868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51489068454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51489068454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51489068454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51489068454                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37657070                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37657076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37730582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37730588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78589.107609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78588.747753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76864.843594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76864.499355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7624749                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            118118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.551965                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       195907                       # number of writebacks
system.cpu.dcache.writebacks::total            195907                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       211736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       211736                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211736                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448872                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35897881454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35897881454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36376021454                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36376021454                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011776                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80954.647960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80954.647960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81038.740340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81038.740340                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28147050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28147051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       527303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40856775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40856775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28674353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28674355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77482.538503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77482.391562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25394445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25394445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80446.432814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80446.432814                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10632293454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10632293454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83152.492504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83151.191895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10503436454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10503436454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82210.314833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82210.314833                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14697                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14697                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73512                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73512                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.199927                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.199927                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    478140000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    478140000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074002                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074002                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87893.382353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87893.382353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560764031297500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.054670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37509595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.563937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.054668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75910049                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75910049                       # Number of data accesses

---------- End Simulation Statistics   ----------
