MDF Database:  version 1.0
MDF_INFO | top | XC95144-7-PQ160
MACROCELL | 3 | 11 | busy_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 8 | 3 | 11 | 3 | 12 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 9 | 3 | 10
INPUTS | 5 | ld1_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_2_OBUF.LFBK  | clk1_3_OBUF.LFBK  | busy_0_OBUF.LFBK
INPUTMC | 5 | 3 | 12 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 11
EQ | 5 | 
   !busy<0>.D = !busy_0_OBUF.LFBK & !ld1_OBUF.LFBK
	# !ld1_OBUF.LFBK & !clk1_1_OBUF.LFBK & 
	!clk1_2_OBUF.LFBK & !clk1_3_OBUF.LFBK;
   busy<0>.CLK = clk;	// GCK
   !busy<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 11 | busy_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 4 | 11 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 8 | 4 | 9
INPUTS | 5 | clk2_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | clk2_3_OBUF.LFBK  | ld2.PIN  | busy_1_OBUF.LFBK
INPUTMC | 4 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 11
INPUTP | 1 | 36
EQ | 5 | 
   !busy<1>.D = !busy_1_OBUF.LFBK & !ld2.PIN
	# !clk2_1_OBUF.LFBK & !clk2_2_OBUF.LFBK & 
	!clk2_3_OBUF.LFBK & !ld2.PIN;
   busy<1>.CLK = clk;	// GCK
   !busy<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 12 | ld1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 9 | 3 | 10
INPUTS | 3 | u_queue/ct<0>  | u_queue/ct<1>  | busy_0_OBUF.LFBK
INPUTMC | 3 | 0 | 17 | 0 | 0 | 3 | 11
EQ | 4 | 
   ld1.D = u_queue/ct<0> & !busy_0_OBUF.LFBK
	# u_queue/ct<1> & !busy_0_OBUF.LFBK;
   ld1.CLK = clk;	// GCK
   !ld1.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 4 | ld2_OBUF
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 1 | 2 | 3
INPUTS | 9 | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<11>.PIN  | qdbg<3>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | busy<0>.PIN
INPUTMC | 4 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16
INPUTP | 5 | 68 | 78 | 101 | 107 | 148
EXPORTS | 1 | 2 | 3
EQ | 10 | 
   ld2.D = u_queue/ct<0> & busy<0>.PIN & !busy<1>.PIN
	# u_queue/ct<1> & busy<0>.PIN & !busy<1>.PIN;
   ld2.CLK = clk;	// GCK
   !ld2.AR = rst_n;	// GSR
    ld2_OBUF.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<11>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<11>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 13 | ld3_OBUF
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 1 | 1 | 12
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<16>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<8>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16
INPUTP | 6 | 68 | 78 | 147 | 142 | 144 | 148
EXPORTS | 1 | 1 | 12
EQ | 12 | 
   ld3.D = u_queue/ct<0> & busy<0>.PIN & busy<1>.PIN & 
	!busy<2>.PIN
	# u_queue/ct<1> & busy<0>.PIN & busy<1>.PIN & 
	!busy<2>.PIN;
   ld3.CLK = clk;	// GCK
   !ld3.AR = rst_n;	// GSR
    ld3_OBUF.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<16>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 12 | busy_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 6 | 4 | 12 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 10
INPUTS | 5 | clk3_1_OBUF.LFBK  | clk3_2_OBUF.LFBK  | clk3_3_OBUF.LFBK  | ld3.PIN  | busy_2_OBUF.LFBK
INPUTMC | 4 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 12
INPUTP | 1 | 13
EQ | 5 | 
   !busy<2>.D = !busy_2_OBUF.LFBK & !ld3.PIN
	# !clk3_1_OBUF.LFBK & !clk3_2_OBUF.LFBK & 
	!clk3_3_OBUF.LFBK & !ld3.PIN;
   busy<2>.CLK = clk;	// GCK
   !busy<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 0 | clk1_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 4 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8
INPUTS | 7 | busy_0_OBUF.LFBK  | clk1_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_2_OBUF.LFBK  | clk1_3_OBUF.LFBK  | dt1<0>.PIN  | ld1_OBUF.LFBK
INPUTMC | 6 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 12
INPUTP | 1 | 14
EQ | 9 | 
   !clk1<0>.D = ld1_OBUF.LFBK & !dt1<0>.PIN
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	clk1_0_OBUF.LFBK
	# !busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_0_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & !clk1_2_OBUF.LFBK & !clk1_3_OBUF.LFBK;
   clk1<0>.CLK = clk;	// GCK
   !clk1<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 16 | clk1_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 9 | 3 | 10
INPUTS | 7 | clk1_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | busy_0_OBUF.LFBK  | clk1_2_OBUF.LFBK  | clk1_3_OBUF.LFBK  | dt1<1>.PIN  | ld1_OBUF.LFBK
INPUTMC | 6 | 3 | 0 | 3 | 16 | 3 | 11 | 3 | 1 | 3 | 8 | 3 | 12
INPUTP | 1 | 53
EQ | 11 | 
   clk1<1>.D = ld1_OBUF.LFBK & dt1<1>.PIN
	# !busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	clk1_1_OBUF.LFBK
	# !ld1_OBUF.LFBK & clk1_1_OBUF.LFBK & 
	clk1_0_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & clk1_2_OBUF.LFBK & !clk1_0_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & clk1_3_OBUF.LFBK & !clk1_0_OBUF.LFBK;
   clk1<1>.CLK = clk;	// GCK
   !clk1<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 1 | clk1_2_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 7 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 9 | 3 | 10
INPUTS | 7 | ld1_OBUF.LFBK  | clk1_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_3_OBUF.LFBK  | clk1_2_OBUF.LFBK  | dt1<2>.PIN  | busy_0_OBUF.LFBK
INPUTMC | 6 | 3 | 12 | 3 | 0 | 3 | 16 | 3 | 8 | 3 | 1 | 3 | 11
INPUTP | 1 | 56
EQ | 8 | 
   clk1<2>.T = ld1_OBUF.LFBK & clk1_2_OBUF.LFBK & !dt1<2>.PIN
	# ld1_OBUF.LFBK & !clk1_2_OBUF.LFBK & dt1<2>.PIN
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & clk1_2_OBUF.LFBK & !clk1_0_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & clk1_3_OBUF.LFBK & !clk1_0_OBUF.LFBK;
   clk1<2>.CLK = clk;	// GCK
   !clk1<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 1 | clk2_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 4 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6
INPUTS | 7 | dt2<0>.PIN  | clk2_0_OBUF.LFBK  | clk2_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | clk2_3_OBUF.LFBK  | ld2.PIN  | busy_1_OBUF.LFBK
INPUTMC | 5 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 11
INPUTP | 2 | 15 | 36
EQ | 7 | 
   !clk2<0>.D = ld2.PIN & !dt2<0>.PIN
	# busy_1_OBUF.LFBK & clk2_0_OBUF.LFBK & !ld2.PIN
	# !busy_1_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	!clk2_2_OBUF.LFBK & !clk2_3_OBUF.LFBK & !ld2.PIN;
   clk2<0>.CLK = clk;	// GCK
   !clk2<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 16 | clk2_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 4 | 11 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 8 | 4 | 9
INPUTS | 7 | dt2<1>.PIN  | clk2_1_OBUF.LFBK  | busy_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | clk2_3_OBUF.LFBK  | ld2.PIN  | clk2_0_OBUF.LFBK
INPUTMC | 5 | 4 | 16 | 4 | 11 | 4 | 2 | 4 | 6 | 4 | 1
INPUTP | 2 | 9 | 36
EQ | 9 | 
   clk2<1>.D = ld2.PIN & dt2<1>.PIN
	# !busy_1_OBUF.LFBK & clk2_1_OBUF.LFBK & !ld2.PIN
	# clk2_1_OBUF.LFBK & clk2_0_OBUF.LFBK & !ld2.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	clk2_2_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	clk2_3_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN;
   clk2<1>.CLK = clk;	// GCK
   !clk2<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 2 | clk2_2_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 7 | 4 | 11 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 8 | 4 | 9
INPUTS | 7 | clk2_0_OBUF.LFBK  | dt2<2>.PIN  | clk2_1_OBUF.LFBK  | clk2_3_OBUF.LFBK  | clk2_2_OBUF.LFBK  | ld2.PIN  | busy_1_OBUF.LFBK
INPUTMC | 5 | 4 | 1 | 4 | 16 | 4 | 6 | 4 | 2 | 4 | 11
INPUTP | 2 | 44 | 36
EQ | 8 | 
   clk2<2>.T = clk2_2_OBUF.LFBK & ld2.PIN & !dt2<2>.PIN
	# !clk2_2_OBUF.LFBK & ld2.PIN & dt2<2>.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	clk2_2_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	clk2_3_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN;
   clk2<2>.CLK = clk;	// GCK
   !clk2<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 3 | clk3_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 4 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7
INPUTS | 7 | dt3<0>.PIN  | clk3_0_OBUF.LFBK  | clk3_1_OBUF.LFBK  | clk3_2_OBUF.LFBK  | clk3_3_OBUF.LFBK  | ld3.PIN  | busy_2_OBUF.LFBK
INPUTMC | 5 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 12
INPUTP | 2 | 3 | 13
EQ | 7 | 
   !clk3<0>.D = ld3.PIN & !dt3<0>.PIN
	# busy_2_OBUF.LFBK & clk3_0_OBUF.LFBK & !ld3.PIN
	# !busy_2_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	!clk3_2_OBUF.LFBK & !clk3_3_OBUF.LFBK & !ld3.PIN;
   clk3<0>.CLK = clk;	// GCK
   !clk3<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 0 | clk3_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 6 | 4 | 12 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 10
INPUTS | 7 | dt3<1>.PIN  | clk3_1_OBUF.LFBK  | busy_2_OBUF.LFBK  | clk3_2_OBUF.LFBK  | clk3_3_OBUF.LFBK  | ld3.PIN  | clk3_0_OBUF.LFBK
INPUTMC | 5 | 4 | 0 | 4 | 12 | 4 | 5 | 4 | 7 | 4 | 3
INPUTP | 2 | 5 | 13
EQ | 9 | 
   clk3<1>.D = ld3.PIN & dt3<1>.PIN
	# !busy_2_OBUF.LFBK & clk3_1_OBUF.LFBK & !ld3.PIN
	# clk3_1_OBUF.LFBK & clk3_0_OBUF.LFBK & !ld3.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	clk3_2_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	clk3_3_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN;
   clk3<1>.CLK = clk;	// GCK
   !clk3<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 5 | clk3_2_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 6 | 4 | 12 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 10
INPUTS | 7 | dt3<2>.PIN  | clk3_0_OBUF.LFBK  | clk3_1_OBUF.LFBK  | clk3_3_OBUF.LFBK  | clk3_2_OBUF.LFBK  | ld3.PIN  | busy_2_OBUF.LFBK
INPUTMC | 5 | 4 | 3 | 4 | 0 | 4 | 7 | 4 | 5 | 4 | 12
INPUTP | 2 | 57 | 13
EQ | 8 | 
   clk3<2>.T = clk3_2_OBUF.LFBK & ld3.PIN & !dt3<2>.PIN
	# !clk3_2_OBUF.LFBK & ld3.PIN & dt3<2>.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	clk3_2_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	clk3_3_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN;
   clk3<2>.CLK = clk;	// GCK
   !clk3<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 8 | clk1_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 9 | 3 | 10
INPUTS | 7 | clk1_3_OBUF.LFBK  | busy_0_OBUF.LFBK  | clk1_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_2_OBUF.LFBK  | dt1<3>.PIN  | ld1_OBUF.LFBK
INPUTMC | 6 | 3 | 8 | 3 | 11 | 3 | 0 | 3 | 16 | 3 | 1 | 3 | 12
INPUTP | 1 | 55
EQ | 6 | 
   !clk1<3>.D = ld1_OBUF.LFBK & !dt1<3>.PIN
	# !ld1_OBUF.LFBK & !clk1_3_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & !clk1_2_OBUF.LFBK & !clk1_0_OBUF.LFBK;
   clk1<3>.CLK = clk;	// GCK
   !clk1<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 6 | clk2_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 7 | 4 | 11 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 8 | 4 | 9
INPUTS | 7 | dt2<3>.PIN  | busy_1_OBUF.LFBK  | clk2_0_OBUF.LFBK  | clk2_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | ld2.PIN  | clk2_3_OBUF.LFBK
INPUTMC | 5 | 4 | 11 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 6
INPUTP | 2 | 114 | 36
EQ | 6 | 
   !clk2<3>.D = !clk2_3_OBUF.LFBK & !ld2.PIN
	# ld2.PIN & !dt2<3>.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	!clk2_2_OBUF.LFBK & !clk2_0_OBUF.LFBK & !ld2.PIN;
   clk2<3>.CLK = clk;	// GCK
   !clk2<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 7 | clk3_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 6 | 4 | 12 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 10
INPUTS | 7 | dt3<3>.PIN  | busy_2_OBUF.LFBK  | clk3_0_OBUF.LFBK  | clk3_1_OBUF.LFBK  | clk3_2_OBUF.LFBK  | ld3.PIN  | clk3_3_OBUF.LFBK
INPUTMC | 5 | 4 | 12 | 4 | 3 | 4 | 0 | 4 | 5 | 4 | 7
INPUTP | 2 | 48 | 13
EQ | 6 | 
   !clk3<3>.D = !clk3_3_OBUF.LFBK & !ld3.PIN
	# ld3.PIN & !dt3<3>.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	!clk3_2_OBUF.LFBK & !clk3_0_OBUF.LFBK & !ld3.PIN;
   clk3<3>.CLK = clk;	// GCK
   !clk3<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 3 | dn1_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 6 | 3
INPUTS | 10 | qdbg<12>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<4>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<20>.PIN  | EXP19_.EXP  | dn1_0_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 6 | 4 | 6 | 3
INPUTP | 4 | 117 | 148 | 128 | 124
IMPORTS | 1 | 6 | 4
EQ | 17 | 
   dn1<0>.D = dn1_0_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn1_0_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<4>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<12>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<20>.PIN
;Imported pterms FB7_5
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<4>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<12>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<20>.PIN;
   dn1<0>.CLK = clk;	// GCK
   !dn1<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 5 | dn1_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 2 | 0 | 4 | 0 | 5
INPUTS | 11 | busy<1>.PIN  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | qdbg<13>.PIN  | qdbg<21>.PIN  | u_queue/hd<0>.LFBK  | busy<0>.PIN  | qdbg<5>.PIN  | EXP1_.EXP  | dn1_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 6 | 0 | 5
INPUTP | 5 | 68 | 119 | 125 | 148 | 133
EXPORTS | 1 | 0 | 4
IMPORTS | 1 | 0 | 6
EQ | 25 | 
   dn1<1>.D = dn1_1_OBUF.LFBK & busy<0>.PIN
	# dn1_1_OBUF.LFBK & !u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK
;Imported pterms FB1_7
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<13>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<21>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<21>.PIN
;Imported pterms FB1_8
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<13>.PIN;
   dn1<1>.CLK = clk;	// GCK
   !dn1<1>.AR = rst_n;	// GSR
    dn1_1_OBUF.EXP  =  u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<21>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 10 | dn1_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 10
INPUTS | 10 | qdbg<14>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<6>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<22>.PIN  | EXP14_.EXP  | dn1_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 9 | 2 | 10
INPUTP | 4 | 123 | 148 | 134 | 126
IMPORTS | 1 | 2 | 9
EQ | 17 | 
   dn1<2>.D = dn1_2_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn1_2_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<22>.PIN
;Imported pterms FB3_10
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<22>.PIN;
   dn1<2>.CLK = clk;	// GCK
   !dn1<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 10 | dn1_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 10
INPUTS | 10 | qdbg<15>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<7>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<23>.PIN  | EXP8_.EXP  | dn1_3_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 11 | 1 | 10
INPUTP | 4 | 122 | 148 | 130 | 129
IMPORTS | 1 | 1 | 11
EQ | 17 | 
   dn1<3>.D = dn1_3_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn1_3_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<23>.PIN
;Imported pterms FB2_12
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<23>.PIN;
   dn1<3>.CLK = clk;	// GCK
   !dn1<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 2 | dn2_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 2 | 0 | 2 | 0 | 9
INPUTS | 10 | busy<1>.PIN  | u_queue/ct<0>.LFBK  | qdbg<20>.PIN  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | qdbg<4>.PIN  | u_queue/hd<0>.LFBK  | busy<0>.PIN  | dn2_1_OBUF.EXP  | dn2_0_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 3 | 0 | 2
INPUTP | 4 | 68 | 124 | 128 | 148
IMPORTS | 1 | 0 | 3
EQ | 19 | 
   dn2<0>.D = dn2_0_OBUF.LFBK & !busy<0>.PIN
	# dn2_0_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK & 
	dn2_0_OBUF.LFBK
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<4>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<20>.PIN
;Imported pterms FB1_4
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<12>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<4>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<12>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<20>.PIN;
   dn2<0>.CLK = clk;	// GCK
   !dn2<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 3 | dn2_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 4 | 0 | 2 | 0 | 3 | 0 | 10 | 0 | 4
INPUTS | 11 | busy<1>.PIN  | u_queue/hd<1>.LFBK  | qdbg<12>.PIN  | qdbg<20>.PIN  | u_queue/hd<0>.LFBK  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | busy<0>.PIN  | qdbg<4>.PIN  | EXP0_.EXP  | dn2_1_OBUF.LFBK
INPUTMC | 6 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0 | 0 | 4 | 0 | 3
INPUTP | 5 | 68 | 117 | 124 | 148 | 128
EXPORTS | 1 | 0 | 2
IMPORTS | 1 | 0 | 4
EQ | 28 | 
   dn2<1>.D = dn2_1_OBUF.LFBK & !busy<0>.PIN
;Imported pterms FB1_5
	# dn2_1_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK & 
	dn2_1_OBUF.LFBK
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<13>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<21>.PIN
;Imported pterms FB1_6
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<21>.PIN;
   dn2<1>.CLK = clk;	// GCK
   !dn2<1>.AR = rst_n;	// GSR
    dn2_1_OBUF.EXP  =  u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<12>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<4>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<12>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<20>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 6 | dn2_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 6
INPUTS | 10 | busy<1>.PIN  | busy<0>.PIN  | qdbg<22>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<6>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | EXP12_.EXP  | dn2_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 5 | 2 | 6
INPUTP | 4 | 68 | 148 | 126 | 134
IMPORTS | 1 | 2 | 5
EQ | 18 | 
   dn2<2>.D = dn2_2_OBUF.LFBK & !busy<0>.PIN
	# dn2_2_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn2_2_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<22>.PIN
;Imported pterms FB3_6
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<22>.PIN;
   dn2<2>.CLK = clk;	// GCK
   !dn2<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 6 | dn2_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 6
INPUTS | 11 | busy<1>.PIN  | busy<0>.PIN  | qdbg<23>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<7>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | EXP5_.EXP  | EXP6_.EXP  | dn2_3_OBUF.LFBK
INPUTMC | 7 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 5 | 1 | 7 | 1 | 6
INPUTP | 4 | 68 | 148 | 129 | 130
IMPORTS | 2 | 1 | 5 | 1 | 7
EQ | 19 | 
   dn2<3>.D = dn2_3_OBUF.LFBK & !busy<0>.PIN
	# dn2_3_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn2_3_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<23>.PIN
;Imported pterms FB2_6
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<23>.PIN
;Imported pterms FB2_8
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<15>.PIN;
   dn2<3>.CLK = clk;	// GCK
   !dn2<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 1 | dn3_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 6 | 1
INPUTS | 11 | qdbg<20>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | EXP18_.EXP  | num3_3_OBUF.EXP  | dn3_0_OBUF.LFBK
INPUTMC | 7 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 6 | 0 | 6 | 2 | 6 | 1
INPUTP | 4 | 124 | 148 | 68 | 78
IMPORTS | 2 | 6 | 0 | 6 | 2
EQ | 20 | 
   dn3<0>.D = dn3_0_OBUF.LFBK & !busy<0>.PIN
	# dn3_0_OBUF.LFBK & !busy<1>.PIN
	# dn3_0_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn3_0_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<20>.PIN
;Imported pterms FB7_1
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<4>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<4>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<12>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<20>.PIN
;Imported pterms FB7_3
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<12>.PIN;
   dn3<0>.CLK = clk;	// GCK
   !dn3<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 15 | dn3_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 10 | qdbg<21>.PIN  | u_queue/ct<0>.LFBK  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | u_queue/hd<0>.LFBK  | busy<0>.PIN  | EXP2_.EXP  | dn3_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 14 | 0 | 15
INPUTP | 4 | 125 | 68 | 78 | 148
IMPORTS | 1 | 0 | 14
EQ | 26 | 
   dn3<1>.D = dn3_1_OBUF.LFBK & !busy<0>.PIN
	# dn3_1_OBUF.LFBK & !busy<1>.PIN
	# dn3_1_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK & 
	dn3_1_OBUF.LFBK
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<21>.PIN
;Imported pterms FB1_15
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<21>.PIN;
   dn3<1>.CLK = clk;	// GCK
   !dn3<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 1 | dn3_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 0 | 1
INPUTS | 10 | qdbg<22>.PIN  | u_queue/ct<0>.LFBK  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | u_queue/hd<0>.LFBK  | busy<0>.PIN  | u_queue/ct<1>.EXP  | dn3_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 1
INPUTP | 4 | 126 | 68 | 78 | 148
IMPORTS | 1 | 0 | 0
EQ | 26 | 
   dn3<2>.D = dn3_2_OBUF.LFBK & !busy<0>.PIN
	# dn3_2_OBUF.LFBK & !busy<1>.PIN
	# dn3_2_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK & 
	dn3_2_OBUF.LFBK
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<22>.PIN
;Imported pterms FB1_1
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<6>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<14>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<6>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<14>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<22>.PIN;
   dn3<2>.CLK = clk;	// GCK
   !dn3<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 0 | dn3_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 0
INPUTS | 10 | qdbg<23>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | EXP10_.EXP  | dn3_3_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 17 | 1 | 0
INPUTP | 4 | 129 | 148 | 68 | 78
IMPORTS | 1 | 1 | 17
EQ | 19 | 
   dn3<3>.D = dn3_3_OBUF.LFBK & !busy<0>.PIN
	# dn3_3_OBUF.LFBK & !busy<1>.PIN
	# dn3_3_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dn3_3_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<23>.PIN
;Imported pterms FB2_18
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<7>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<23>.PIN;
   dn3<3>.CLK = clk;	// GCK
   !dn3<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 12 | dt1_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 12
INPUTS | 10 | qdbg<0>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<8>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<16>.PIN  | ld3_OBUF.EXP  | dt1_0_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 13 | 1 | 12
INPUTP | 4 | 147 | 148 | 144 | 142
IMPORTS | 1 | 1 | 13
EQ | 17 | 
   dt1<0>.D = dt1_0_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt1_0_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<16>.PIN
;Imported pterms FB2_14
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<16>.PIN;
   dt1<0>.CLK = clk;	// GCK
   !dt1<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 12 | dt1_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 12
INPUTS | 10 | qdbg<17>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<1>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<9>.PIN  | EXP15_.EXP  | dt1_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 11 | 2 | 12
INPUTP | 4 | 86 | 148 | 88 | 95
IMPORTS | 1 | 2 | 11
EQ | 17 | 
   dt1<1>.D = dt1_1_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt1_1_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<17>.PIN
;Imported pterms FB3_12
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<17>.PIN;
   dt1<1>.CLK = clk;	// GCK
   !dt1<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 14 | dt1_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 2 | 2 | 15 | 2 | 14
INPUTS | 10 | qdbg<18>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<19>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<3>.PIN  | EXP16_.EXP  | dt1_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 13 | 2 | 14
INPUTP | 4 | 150 | 148 | 105 | 107
EXPORTS | 1 | 2 | 15
IMPORTS | 1 | 2 | 13
EQ | 21 | 
   dt1<2>.D = dt1_2_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt1_2_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<18>.PIN
;Imported pterms FB3_14
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<2>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<18>.PIN;
   dt1<2>.CLK = clk;	// GCK
   !dt1<2>.AR = rst_n;	// GSR
    dt1_2_OBUF.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<19>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 15 | dt1_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 15
INPUTS | 11 | qdbg<11>.PIN  | busy<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<3>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<19>.PIN  | dt1_2_OBUF.EXP  | dt3_2_OBUF.EXP  | dt1_3_OBUF.LFBK
INPUTMC | 7 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 14 | 2 | 16 | 2 | 15
INPUTP | 4 | 101 | 148 | 107 | 105
IMPORTS | 2 | 2 | 14 | 2 | 16
EQ | 18 | 
   dt1<3>.D = dt1_3_OBUF.LFBK & busy<0>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt1_3_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<11>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<19>.PIN
;Imported pterms FB3_15
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<19>.PIN
;Imported pterms FB3_17
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<11>.PIN;
   dt1<3>.CLK = clk;	// GCK
   !dt1<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 14 | dt2_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 14
INPUTS | 10 | busy<1>.PIN  | busy<0>.PIN  | qdbg<0>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<16>.PIN  | EXP9_.EXP  | dt2_0_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 15 | 1 | 14
INPUTP | 4 | 68 | 148 | 147 | 142
IMPORTS | 1 | 1 | 15
EQ | 18 | 
   dt2<0>.D = dt2_0_OBUF.LFBK & !busy<0>.PIN
	# dt2_0_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt2_0_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<16>.PIN
;Imported pterms FB2_16
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<16>.PIN;
   dt2<0>.CLK = clk;	// GCK
   !dt2<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 9 | dt2_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 10 | busy<1>.PIN  | busy<0>.PIN  | qdbg<17>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<1>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | EXP7_.EXP  | dt2_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 8 | 1 | 9
INPUTP | 4 | 68 | 148 | 86 | 88
IMPORTS | 1 | 1 | 8
EQ | 18 | 
   dt2<1>.D = dt2_1_OBUF.LFBK & !busy<0>.PIN
	# dt2_1_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt2_1_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<17>.PIN
;Imported pterms FB2_9
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<17>.PIN;
   dt2<1>.CLK = clk;	// GCK
   !dt2<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 8 | dt2_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 8
INPUTS | 10 | busy<1>.PIN  | busy<0>.PIN  | qdbg<18>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<2>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | EXP13_.EXP  | dt2_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 7 | 2 | 8
INPUTP | 4 | 68 | 148 | 150 | 89
IMPORTS | 1 | 2 | 7
EQ | 18 | 
   dt2<2>.D = dt2_2_OBUF.LFBK & !busy<0>.PIN
	# dt2_2_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt2_2_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<18>.PIN
;Imported pterms FB3_8
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<18>.PIN;
   dt2<2>.CLK = clk;	// GCK
   !dt2<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 12 | dt2_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 7 | 12
INPUTS | 11 | busy<1>.PIN  | qdbg_19_OBUF.LFBK  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg_3_OBUF.LFBK  | u_queue/hd<1>  | u_queue/hd<0>  | busy<0>.PIN  | EXP20_.EXP  | EXP21_.EXP  | dt2_3_OBUF.LFBK
INPUTMC | 9 | 7 | 2 | 0 | 17 | 0 | 0 | 7 | 3 | 0 | 13 | 0 | 16 | 7 | 11 | 7 | 13 | 7 | 12
INPUTP | 2 | 68 | 148
IMPORTS | 2 | 7 | 11 | 7 | 13
EQ | 19 | 
   dt2<3>.D = dt2_3_OBUF.LFBK & !busy<0>.PIN
	# dt2_3_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt2_3_OBUF.LFBK
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	qdbg_3_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	qdbg_19_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
;Imported pterms FB8_12
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	qdbg_11_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_19_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
;Imported pterms FB8_14
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_3_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_11_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN;
   dt2<3>.CLK = clk;	// GCK
   !dt2<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 2 | dt3_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 2
INPUTS | 10 | qdbg<16>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | EXP3_.EXP  | dt3_0_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 1 | 1 | 2
INPUTP | 4 | 142 | 148 | 68 | 78
IMPORTS | 1 | 1 | 1
EQ | 19 | 
   dt3<0>.D = dt3_0_OBUF.LFBK & !busy<0>.PIN
	# dt3_0_OBUF.LFBK & !busy<1>.PIN
	# dt3_0_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt3_0_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<16>.PIN
;Imported pterms FB2_2
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<0>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<16>.PIN;
   dt3<0>.CLK = clk;	// GCK
   !dt3<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 1 | 3 | dt3_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 10 | qdbg<17>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | EXP4_.EXP  | dt3_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 1 | 4 | 1 | 3
INPUTP | 4 | 86 | 148 | 68 | 78
IMPORTS | 1 | 1 | 4
EQ | 19 | 
   dt3<1>.D = dt3_1_OBUF.LFBK & !busy<0>.PIN
	# dt3_1_OBUF.LFBK & !busy<1>.PIN
	# dt3_1_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt3_1_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<17>.PIN
;Imported pterms FB2_5
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<1>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<17>.PIN;
   dt3<1>.CLK = clk;	// GCK
   !dt3<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 16 | dt3_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 2 | 2 | 15 | 2 | 16
INPUTS | 10 | qdbg<11>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | EXP17_.EXP  | dt3_2_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 17 | 2 | 16
INPUTP | 4 | 101 | 148 | 68 | 78
EXPORTS | 1 | 2 | 15
IMPORTS | 1 | 2 | 17
EQ | 22 | 
   dt3<2>.D = dt3_2_OBUF.LFBK & !busy<0>.PIN
	# dt3_2_OBUF.LFBK & !busy<1>.PIN
	# dt3_2_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt3_2_OBUF.LFBK
;Imported pterms FB3_18
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<2>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<18>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<18>.PIN
;Imported pterms FB3_1
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<10>.PIN;
   dt3<2>.CLK = clk;	// GCK
   !dt3<2>.AR = rst_n;	// GSR
    dt3_2_OBUF.EXP  =  !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<11>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 2 | 3 | dt3_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 2 | 3
INPUTS | 11 | qdbg<19>.PIN  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/hd<1>  | u_queue/hd<0>  | fifo_tim_2_OBUF.EXP  | ld2_OBUF.EXP  | dt3_3_OBUF.LFBK
INPUTMC | 7 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 2 | 2 | 2 | 4 | 2 | 3
INPUTP | 4 | 105 | 148 | 68 | 78
IMPORTS | 2 | 2 | 2 | 2 | 4
EQ | 20 | 
   dt3<3>.D = dt3_3_OBUF.LFBK & !busy<0>.PIN
	# dt3_3_OBUF.LFBK & !busy<1>.PIN
	# dt3_3_OBUF.LFBK & busy<2>.PIN
	# !u_queue/ct<0> & !u_queue/ct<1> & dt3_3_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<19>.PIN
;Imported pterms FB3_3
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<19>.PIN
;Imported pterms FB3_5
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<11>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<11>.PIN;
   dt3<3>.CLK = clk;	// GCK
   !dt3<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 2 | qdbg_0_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 3 | 2
INPUTS | 7 | in_valid  | u_queue/tl<0>.LFBK  | u_queue/tl<1>.LFBK  | u_queue/ct<0>  | in_time<0>  | u_queue/ct<1>  | qdbg_0_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 3 | 2
INPUTP | 2 | 54 | 82
EQ | 10 | 
   qdbg<0>.T = in_valid & !u_queue/ct<0> & in_time<0> & 
	!qdbg_0_OBUF.LFBK & !u_queue/tl<0>.LFBK & u_queue/tl<1>.LFBK
	# in_valid & !u_queue/ct<0> & !in_time<0> & 
	qdbg_0_OBUF.LFBK & !u_queue/tl<0>.LFBK & u_queue/tl<1>.LFBK
	# in_valid & !u_queue/ct<1> & in_time<0> & 
	!qdbg_0_OBUF.LFBK & !u_queue/tl<0>.LFBK & u_queue/tl<1>.LFBK
	# in_valid & !u_queue/ct<1> & !in_time<0> & 
	qdbg_0_OBUF.LFBK & !u_queue/tl<0>.LFBK & u_queue/tl<1>.LFBK;
   qdbg<0>.CLK = clk;	// GCK
   !qdbg<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 3 | qdbg_10_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 3 | 3
INPUTS | 7 | in_valid  | u_queue/tl<0>.LFBK  | u_queue/tl<1>.LFBK  | u_queue/ct<0>  | in_time<2>  | u_queue/ct<1>  | qdbg_10_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 3 | 3
INPUTP | 2 | 54 | 92
EQ | 10 | 
   qdbg<10>.T = in_valid & !u_queue/ct<0> & in_time<2> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_10_OBUF.LFBK
	# in_valid & !u_queue/ct<0> & !in_time<2> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_10_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & in_time<2> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_10_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & !in_time<2> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_10_OBUF.LFBK;
   qdbg<10>.CLK = clk;	// GCK
   !qdbg<10>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 1 | qdbg_11_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 4 | 7 | 1 | 7 | 7 | 7 | 11 | 7 | 13
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<3>  | u_queue/ct<1>  | qdbg_11_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 7 | 1
INPUTP | 2 | 54 | 143
EQ | 10 | 
   qdbg<11>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<3> & !qdbg_11_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<3> & qdbg_11_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<3> & !qdbg_11_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<3> & qdbg_11_OBUF.LFBK;
   qdbg<11>.CLK = clk;	// GCK
   !qdbg<11>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 1 | qdbg_12_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 1
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<0>  | u_queue/ct<1>  | qdbg_12_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 1
INPUTP | 2 | 54 | 21
EQ | 10 | 
   qdbg<12>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<0> & !qdbg_12_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<0> & qdbg_12_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<0> & !qdbg_12_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<0> & qdbg_12_OBUF.LFBK;
   qdbg<12>.CLK = clk;	// GCK
   !qdbg<12>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 2 | qdbg_13_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 2
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<1>  | u_queue/ct<1>  | qdbg_13_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 2
INPUTP | 2 | 54 | 154
EQ | 10 | 
   qdbg<13>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<1> & !qdbg_13_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<1> & qdbg_13_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<1> & !qdbg_13_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<1> & qdbg_13_OBUF.LFBK;
   qdbg<13>.CLK = clk;	// GCK
   !qdbg<13>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 3 | qdbg_14_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 3
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<2>  | u_queue/ct<1>  | qdbg_14_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 3
INPUTP | 2 | 54 | 49
EQ | 10 | 
   qdbg<14>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<2> & !qdbg_14_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<2> & qdbg_14_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<2> & !qdbg_14_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<2> & qdbg_14_OBUF.LFBK;
   qdbg<14>.CLK = clk;	// GCK
   !qdbg<14>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 4 | qdbg_15_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 4
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<3>  | u_queue/ct<1>  | qdbg_15_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 4
INPUTP | 2 | 54 | 111
EQ | 10 | 
   qdbg<15>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<3> & !qdbg_15_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<3> & qdbg_15_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<3> & !qdbg_15_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<3> & qdbg_15_OBUF.LFBK;
   qdbg<15>.CLK = clk;	// GCK
   !qdbg<15>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 4 | qdbg_16_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 3 | 4
INPUTS | 7 | in_valid  | u_queue/tl<0>.LFBK  | u_queue/tl<1>.LFBK  | u_queue/ct<0>  | in_time<0>  | u_queue/ct<1>  | qdbg_16_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 3 | 4
INPUTP | 2 | 54 | 82
EQ | 10 | 
   qdbg<16>.T = in_valid & !u_queue/ct<0> & in_time<0> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_16_OBUF.LFBK
	# in_valid & !u_queue/ct<0> & !in_time<0> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_16_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & in_time<0> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_16_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & !in_time<0> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_16_OBUF.LFBK;
   qdbg<16>.CLK = clk;	// GCK
   !qdbg<16>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 5 | qdbg_17_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 2 | 6 | 5 | 6 | 13
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<1>  | u_queue/ct<1>  | qdbg_17_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 6 | 5
INPUTP | 2 | 54 | 152
EQ | 10 | 
   qdbg<17>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<1> & !qdbg_17_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<1> & qdbg_17_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<1> & !qdbg_17_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<1> & qdbg_17_OBUF.LFBK;
   qdbg<17>.CLK = clk;	// GCK
   !qdbg<17>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 6 | qdbg_18_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 3 | 6
INPUTS | 7 | in_valid  | u_queue/tl<0>.LFBK  | u_queue/tl<1>.LFBK  | u_queue/ct<0>  | in_time<2>  | u_queue/ct<1>  | qdbg_18_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 3 | 6
INPUTP | 2 | 54 | 92
EQ | 10 | 
   qdbg<18>.T = in_valid & !u_queue/ct<0> & in_time<2> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_18_OBUF.LFBK
	# in_valid & !u_queue/ct<0> & !in_time<2> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_18_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & in_time<2> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_18_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & !in_time<2> & 
	!u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_18_OBUF.LFBK;
   qdbg<18>.CLK = clk;	// GCK
   !qdbg<18>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 2 | qdbg_19_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 4 | 7 | 12 | 7 | 2 | 7 | 7 | 7 | 11
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<3>  | u_queue/ct<1>  | qdbg_19_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 7 | 2
INPUTP | 2 | 54 | 143
EQ | 10 | 
   qdbg<19>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<3> & !qdbg_19_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<3> & qdbg_19_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<3> & !qdbg_19_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<3> & qdbg_19_OBUF.LFBK;
   qdbg<19>.CLK = clk;	// GCK
   !qdbg<19>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 7 | qdbg_1_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 2 | 6 | 7 | 6 | 13
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<1>  | u_queue/ct<1>  | qdbg_1_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 6 | 7
INPUTP | 2 | 54 | 152
EQ | 10 | 
   qdbg<1>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<1> & !qdbg_1_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<1> & qdbg_1_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<1> & !qdbg_1_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<1> & qdbg_1_OBUF.LFBK;
   qdbg<1>.CLK = clk;	// GCK
   !qdbg<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 5 | qdbg_20_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 5
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<0>  | u_queue/ct<1>  | qdbg_20_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 5
INPUTP | 2 | 54 | 21
EQ | 10 | 
   qdbg<20>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<0> & !qdbg_20_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<0> & qdbg_20_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<0> & !qdbg_20_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<0> & qdbg_20_OBUF.LFBK;
   qdbg<20>.CLK = clk;	// GCK
   !qdbg<20>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 6 | qdbg_21_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 6
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<1>  | u_queue/ct<1>  | qdbg_21_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 6
INPUTP | 2 | 54 | 154
EQ | 10 | 
   qdbg<21>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<1> & !qdbg_21_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<1> & qdbg_21_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<1> & !qdbg_21_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<1> & qdbg_21_OBUF.LFBK;
   qdbg<21>.CLK = clk;	// GCK
   !qdbg<21>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 7 | qdbg_22_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 7
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<2>  | u_queue/ct<1>  | qdbg_22_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 7
INPUTP | 2 | 54 | 49
EQ | 10 | 
   qdbg<22>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<2> & !qdbg_22_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<2> & qdbg_22_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<2> & !qdbg_22_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<2> & qdbg_22_OBUF.LFBK;
   qdbg<22>.CLK = clk;	// GCK
   !qdbg<22>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 8 | qdbg_23_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 8
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<3>  | u_queue/ct<1>  | qdbg_23_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 8
INPUTP | 2 | 54 | 111
EQ | 10 | 
   qdbg<23>.T = in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<3> & !qdbg_23_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<3> & qdbg_23_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<3> & !qdbg_23_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<3> & qdbg_23_OBUF.LFBK;
   qdbg<23>.CLK = clk;	// GCK
   !qdbg<23>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 9 | qdbg_2_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 6 | 9
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<2>  | u_queue/ct<1>  | qdbg_2_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 6 | 9
INPUTP | 2 | 54 | 92
EQ | 10 | 
   qdbg<2>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<2> & !qdbg_2_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<2> & qdbg_2_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<2> & !qdbg_2_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<2> & qdbg_2_OBUF.LFBK;
   qdbg<2>.CLK = clk;	// GCK
   !qdbg<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 3 | qdbg_3_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 4 | 7 | 12 | 7 | 3 | 7 | 7 | 7 | 13
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<3>  | u_queue/ct<1>  | qdbg_3_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 7 | 3
INPUTP | 2 | 54 | 143
EQ | 10 | 
   qdbg<3>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<3> & !qdbg_3_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<3> & qdbg_3_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<3> & !qdbg_3_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<3> & qdbg_3_OBUF.LFBK;
   qdbg<3>.CLK = clk;	// GCK
   !qdbg<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 9 | qdbg_4_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 9
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<0>  | u_queue/ct<1>  | qdbg_4_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 9
INPUTP | 2 | 54 | 21
EQ | 10 | 
   qdbg<4>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<0> & !qdbg_4_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<0> & qdbg_4_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<0> & !qdbg_4_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<0> & qdbg_4_OBUF.LFBK;
   qdbg<4>.CLK = clk;	// GCK
   !qdbg<4>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 10 | qdbg_5_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 10
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<1>  | u_queue/ct<1>  | qdbg_5_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 10
INPUTP | 2 | 54 | 154
EQ | 10 | 
   qdbg<5>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<1> & !qdbg_5_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<1> & qdbg_5_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<1> & !qdbg_5_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<1> & qdbg_5_OBUF.LFBK;
   qdbg<5>.CLK = clk;	// GCK
   !qdbg<5>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 11 | qdbg_6_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 11
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<2>  | u_queue/ct<1>  | qdbg_6_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 11
INPUTP | 2 | 54 | 49
EQ | 10 | 
   qdbg<6>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<2> & !qdbg_6_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<2> & qdbg_6_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<2> & !qdbg_6_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<2> & qdbg_6_OBUF.LFBK;
   qdbg<6>.CLK = clk;	// GCK
   !qdbg<6>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 5 | 12 | qdbg_7_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 5 | 12
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_num<3>  | u_queue/ct<1>  | qdbg_7_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 5 | 12
INPUTP | 2 | 54 | 111
EQ | 10 | 
   qdbg<7>.T = in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & in_num<3> & !qdbg_7_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<0> & !in_num<3> & qdbg_7_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & in_num<3> & !qdbg_7_OBUF.LFBK
	# in_valid & !u_queue/tl<0> & u_queue/tl<1> & 
	!u_queue/ct<1> & !in_num<3> & qdbg_7_OBUF.LFBK;
   qdbg<7>.CLK = clk;	// GCK
   !qdbg<7>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 7 | qdbg_8_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 1 | 3 | 7
INPUTS | 7 | in_valid  | u_queue/tl<0>.LFBK  | u_queue/tl<1>.LFBK  | u_queue/ct<0>  | in_time<0>  | u_queue/ct<1>  | qdbg_8_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 3 | 7
INPUTP | 2 | 54 | 82
EQ | 10 | 
   qdbg<8>.T = in_valid & !u_queue/ct<0> & in_time<0> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_8_OBUF.LFBK
	# in_valid & !u_queue/ct<0> & !in_time<0> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_8_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & in_time<0> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & !qdbg_8_OBUF.LFBK
	# in_valid & !u_queue/ct<1> & !in_time<0> & 
	u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK & qdbg_8_OBUF.LFBK;
   qdbg<8>.CLK = clk;	// GCK
   !qdbg<8>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 11 | qdbg_9_OBUF
ATTRIBUTES | 4694786 | 0
OUTPUTMC | 2 | 6 | 11 | 6 | 13
INPUTS | 7 | in_valid  | u_queue/tl<0>  | u_queue/tl<1>  | u_queue/ct<0>  | in_time<1>  | u_queue/ct<1>  | qdbg_9_OBUF.LFBK
INPUTMC | 5 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0 | 6 | 11
INPUTP | 2 | 54 | 152
EQ | 10 | 
   qdbg<9>.T = in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & in_time<1> & !qdbg_9_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<0> & !in_time<1> & qdbg_9_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & in_time<1> & !qdbg_9_OBUF.LFBK
	# in_valid & u_queue/tl<0> & !u_queue/tl<1> & 
	!u_queue/ct<1> & !in_time<1> & qdbg_9_OBUF.LFBK;
   qdbg<9>.CLK = clk;	// GCK
   !qdbg<9>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 11 | fifo_re_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 17
INPUTS | 5 | u_queue/ct<1>.LFBK  | busy<0>.PIN  | busy<1>.PIN  | busy<2>.PIN  | u_queue/ct<0>.LFBK
INPUTMC | 2 | 0 | 0 | 0 | 17
INPUTP | 3 | 148 | 68 | 78
EQ | 4 | 
   !fifo_re.D = !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK
	# busy<0>.PIN & busy<1>.PIN & busy<2>.PIN;
   fifo_re.CLK = clk;	// GCK
   !fifo_re.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 8 | num1_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 7 | 8
INPUTS | 7 | clk1<1>.PIN  | busy<0>.PIN  | ld1.PIN  | clk1<2>.PIN  | clk1<3>.PIN  | dn1<0>.PIN  | num1_0_OBUF.LFBK
INPUTMC | 1 | 7 | 8
INPUTP | 6 | 156 | 148 | 153 | 140 | 145 | 85
EQ | 6 | 
   !num1<0>.D = !num1_0_OBUF.LFBK & !ld1.PIN
	# ld1.PIN & !dn1<0>.PIN
	# busy<0>.PIN & !ld1.PIN & !clk1<1>.PIN & 
	!clk1<2>.PIN & !clk1<3>.PIN;
   num1<0>.CLK = clk;	// GCK
   !num1<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 7 | 9 | num1_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 7 | 9
INPUTS | 7 | clk1<1>.PIN  | busy<0>.PIN  | ld1.PIN  | clk1<2>.PIN  | clk1<3>.PIN  | dn1<1>.PIN  | num1_1_OBUF.LFBK
INPUTMC | 1 | 7 | 9
INPUTP | 6 | 156 | 148 | 153 | 140 | 145 | 22
EQ | 6 | 
   !num1<1>.D = !num1_1_OBUF.LFBK & !ld1.PIN
	# ld1.PIN & !dn1<1>.PIN
	# busy<0>.PIN & !ld1.PIN & !clk1<1>.PIN & 
	!clk1<2>.PIN & !clk1<3>.PIN;
   num1<1>.CLK = clk;	// GCK
   !num1<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 9 | num1_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 3 | 9
INPUTS | 7 | num1_2_OBUF.LFBK  | busy_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_2_OBUF.LFBK  | clk1_3_OBUF.LFBK  | dn1<2>.PIN  | ld1_OBUF.LFBK
INPUTMC | 6 | 3 | 9 | 3 | 11 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 12
INPUTP | 1 | 47
EQ | 6 | 
   !num1<2>.D = ld1_OBUF.LFBK & !dn1<2>.PIN
	# !ld1_OBUF.LFBK & !num1_2_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & !clk1_2_OBUF.LFBK & !clk1_3_OBUF.LFBK;
   num1<2>.CLK = clk;	// GCK
   !num1<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 10 | num1_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 3 | 10
INPUTS | 7 | num1_3_OBUF.LFBK  | busy_0_OBUF.LFBK  | clk1_1_OBUF.LFBK  | clk1_2_OBUF.LFBK  | clk1_3_OBUF.LFBK  | dn1<3>.PIN  | ld1_OBUF.LFBK
INPUTMC | 6 | 3 | 10 | 3 | 11 | 3 | 16 | 3 | 1 | 3 | 8 | 3 | 12
INPUTP | 1 | 11
EQ | 6 | 
   !num1<3>.D = ld1_OBUF.LFBK & !dn1<3>.PIN
	# !ld1_OBUF.LFBK & !num1_3_OBUF.LFBK
	# busy_0_OBUF.LFBK & !ld1_OBUF.LFBK & 
	!clk1_1_OBUF.LFBK & !clk1_2_OBUF.LFBK & !clk1_3_OBUF.LFBK;
   num1<3>.CLK = clk;	// GCK
   !num1<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 9 | num2_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 0 | 9
INPUTS | 7 | clk2<1>.PIN  | dn2_0_OBUF.LFBK  | busy<1>.PIN  | ld2.PIN  | clk2<2>.PIN  | clk2<3>.PIN  | num2_0_OBUF.LFBK
INPUTMC | 2 | 0 | 2 | 0 | 9
INPUTP | 5 | 77 | 68 | 36 | 66 | 74
EQ | 6 | 
   !num2<0>.D = !dn2_0_OBUF.LFBK & ld2.PIN
	# !num2_0_OBUF.LFBK & !ld2.PIN
	# busy<1>.PIN & !ld2.PIN & !clk2<1>.PIN & 
	!clk2<2>.PIN & !clk2<3>.PIN;
   num2<0>.CLK = clk;	// GCK
   !num2<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 10 | num2_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 0 | 10
INPUTS | 7 | clk2<1>.PIN  | dn2_1_OBUF.LFBK  | busy<1>.PIN  | ld2.PIN  | clk2<2>.PIN  | clk2<3>.PIN  | num2_1_OBUF.LFBK
INPUTMC | 2 | 0 | 3 | 0 | 10
INPUTP | 5 | 77 | 68 | 36 | 66 | 74
EQ | 6 | 
   !num2<1>.D = !dn2_1_OBUF.LFBK & ld2.PIN
	# !num2_1_OBUF.LFBK & !ld2.PIN
	# busy<1>.PIN & !ld2.PIN & !clk2<1>.PIN & 
	!clk2<2>.PIN & !clk2<3>.PIN;
   num2<1>.CLK = clk;	// GCK
   !num2<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 8 | num2_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 4 | 8
INPUTS | 7 | dn2<2>.PIN  | busy_1_OBUF.LFBK  | clk2_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | clk2_3_OBUF.LFBK  | ld2.PIN  | num2_2_OBUF.LFBK
INPUTMC | 5 | 4 | 11 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 8
INPUTP | 2 | 50 | 36
EQ | 6 | 
   !num2<2>.D = !num2_2_OBUF.LFBK & !ld2.PIN
	# ld2.PIN & !dn2<2>.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	!clk2_2_OBUF.LFBK & !clk2_3_OBUF.LFBK & !ld2.PIN;
   num2<2>.CLK = clk;	// GCK
   !num2<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 9 | num2_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 4 | 9
INPUTS | 7 | dn2<3>.PIN  | busy_1_OBUF.LFBK  | clk2_1_OBUF.LFBK  | clk2_2_OBUF.LFBK  | clk2_3_OBUF.LFBK  | ld2.PIN  | num2_3_OBUF.LFBK
INPUTMC | 5 | 4 | 11 | 4 | 16 | 4 | 2 | 4 | 6 | 4 | 9
INPUTP | 2 | 7 | 36
EQ | 6 | 
   !num2<3>.D = !num2_3_OBUF.LFBK & !ld2.PIN
	# ld2.PIN & !dn2<3>.PIN
	# busy_1_OBUF.LFBK & !clk2_1_OBUF.LFBK & 
	!clk2_2_OBUF.LFBK & !clk2_3_OBUF.LFBK & !ld2.PIN;
   num2<3>.CLK = clk;	// GCK
   !num2<3>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 4 | 10 | num3_0_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 4 | 10
INPUTS | 7 | dn3<0>.PIN  | busy_2_OBUF.LFBK  | clk3_1_OBUF.LFBK  | clk3_2_OBUF.LFBK  | clk3_3_OBUF.LFBK  | ld3.PIN  | num3_0_OBUF.LFBK
INPUTMC | 5 | 4 | 12 | 4 | 0 | 4 | 5 | 4 | 7 | 4 | 10
INPUTP | 2 | 79 | 13
EQ | 6 | 
   !num3<0>.D = !num3_0_OBUF.LFBK & !ld3.PIN
	# ld3.PIN & !dn3<0>.PIN
	# busy_2_OBUF.LFBK & !clk3_1_OBUF.LFBK & 
	!clk3_2_OBUF.LFBK & !clk3_3_OBUF.LFBK & !ld3.PIN;
   num3<0>.CLK = clk;	// GCK
   !num3<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 15 | num3_1_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 6 | 15
INPUTS | 7 | busy<2>.PIN  | ld3.PIN  | clk3<1>.PIN  | clk3<2>.PIN  | clk3<3>.PIN  | dn3<1>.PIN  | num3_1_OBUF.LFBK
INPUTMC | 1 | 6 | 15
INPUTP | 6 | 78 | 13 | 65 | 60 | 62 | 39
EQ | 6 | 
   !num3<1>.D = !num3_1_OBUF.LFBK & !ld3.PIN
	# ld3.PIN & !dn3<1>.PIN
	# !ld3.PIN & busy<2>.PIN & !clk3<1>.PIN & 
	!clk3<2>.PIN & !clk3<3>.PIN;
   num3<1>.CLK = clk;	// GCK
   !num3<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 16 | num3_2_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 1 | 6 | 16
INPUTS | 7 | busy<2>.PIN  | ld3.PIN  | clk3<1>.PIN  | clk3<2>.PIN  | clk3<3>.PIN  | dn3<2>.PIN  | num3_2_OBUF.LFBK
INPUTMC | 1 | 6 | 16
INPUTP | 6 | 78 | 13 | 65 | 60 | 62 | 18
EQ | 6 | 
   !num3<2>.D = !num3_2_OBUF.LFBK & !ld3.PIN
	# ld3.PIN & !dn3<2>.PIN
	# !ld3.PIN & busy<2>.PIN & !clk3<1>.PIN & 
	!clk3<2>.PIN & !clk3<3>.PIN;
   num3<2>.CLK = clk;	// GCK
   !num3<2>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 6 | 2 | num3_3_OBUF
ATTRIBUTES | 8889090 | 0
OUTPUTMC | 2 | 6 | 1 | 6 | 2
INPUTS | 13 | busy<2>.PIN  | busy<0>.PIN  | qdbg<12>.PIN  | clk3<1>.PIN  | clk3<2>.PIN  | clk3<3>.PIN  | dn3<3>.PIN  | busy<1>.PIN  | ld3.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | num3_3_OBUF.LFBK
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 0 | 6 | 2
INPUTP | 9 | 78 | 148 | 117 | 65 | 60 | 62 | 158 | 68 | 13
EXPORTS | 1 | 6 | 1
EQ | 8 | 
   !num3<3>.D = !num3_3_OBUF.LFBK & !ld3.PIN
	# ld3.PIN & !dn3<3>.PIN
	# !ld3.PIN & busy<2>.PIN & !clk3<1>.PIN & 
	!clk3<2>.PIN & !clk3<3>.PIN;
   num3<3>.CLK = clk;	// GCK
   !num3<3>.AR = rst_n;	// GSR
    num3_3_OBUF.EXP  =  !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<12>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 13 | u_queue/hd<1>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 60 | 6 | 3 | 2 | 5 | 2 | 10 | 1 | 10 | 7 | 11 | 2 | 11 | 2 | 6 | 1 | 6 | 6 | 1 | 6 | 2 | 6 | 0 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 13 | 2 | 3 | 2 | 17 | 2 | 16 | 2 | 9 | 2 | 7 | 7 | 4 | 7 | 5 | 7 | 6 | 6 | 13 | 2 | 2 | 7 | 7 | 6 | 4 | 7 | 13 | 2 | 4 | 2 | 0 | 1 | 1 | 1 | 4 | 1 | 5 | 1 | 7 | 1 | 8 | 1 | 11 | 1 | 13 | 1 | 15 | 1 | 17 | 0 | 5 | 0 | 2 | 0 | 3 | 0 | 15 | 0 | 1 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 7 | 0 | 8 | 0 | 4 | 0 | 6 | 0 | 14
INPUTS | 5 | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | u_queue/hd<0>.LFBK  | fifo_re_OBUF.LFBK
INPUTMC | 5 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 11
EQ | 5 | 
   !u_queue/hd<1>.T = !fifo_re_OBUF.LFBK
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK
	# !u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK;
   u_queue/hd<1>.CLK = clk;	// GCK
   !u_queue/hd<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 16 | u_queue/hd<0>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 61 | 6 | 3 | 2 | 5 | 2 | 10 | 1 | 10 | 7 | 11 | 2 | 11 | 2 | 6 | 1 | 6 | 6 | 1 | 6 | 2 | 6 | 0 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 13 | 2 | 3 | 2 | 17 | 2 | 16 | 2 | 9 | 2 | 7 | 7 | 4 | 7 | 5 | 7 | 6 | 6 | 13 | 2 | 2 | 7 | 7 | 6 | 4 | 7 | 13 | 2 | 4 | 2 | 0 | 1 | 1 | 1 | 4 | 1 | 5 | 1 | 7 | 1 | 8 | 1 | 11 | 1 | 13 | 1 | 15 | 1 | 17 | 0 | 17 | 0 | 5 | 0 | 2 | 0 | 3 | 0 | 15 | 0 | 1 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 7 | 0 | 8 | 0 | 4 | 0 | 6 | 0 | 14
INPUTS | 6 | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | u_queue/hd<0>.LFBK  | in_valid  | fifo_re_OBUF.LFBK
INPUTMC | 5 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 11
INPUTP | 1 | 54
EXPORTS | 1 | 0 | 17
EQ | 9 | 
   !u_queue/hd<0>.T = !fifo_re_OBUF.LFBK
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK
	# u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK;
   u_queue/hd<0>.CLK = clk;	// GCK
   !u_queue/hd<0>.AR = rst_n;	// GSR
    u_queue/hd<0>.EXP  =  in_valid & u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK
	# in_valid & !u_queue/ct<0>.LFBK & 
	u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 17 | u_queue/tl<0>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 26 | 5 | 10 | 5 | 11 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 6 | 11 | 6 | 5 | 5 | 12 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 17 | 3 | 15
INPUTS | 5 | in_valid  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/tl<1>.LFBK  | u_queue/tl<0>.LFBK
INPUTMC | 4 | 0 | 17 | 0 | 0 | 3 | 15 | 3 | 17
INPUTP | 1 | 54
EQ | 5 | 
   !u_queue/tl<0>.T = !in_valid
	# u_queue/ct<0> & u_queue/ct<1>
	# !u_queue/tl<0>.LFBK & u_queue/tl<1>.LFBK;
   u_queue/tl<0>.CLK = clk;	// GCK
   !u_queue/tl<0>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 3 | 15 | u_queue/tl<1>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 26 | 5 | 10 | 5 | 11 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 6 | 11 | 6 | 5 | 5 | 12 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 3 | 2 | 3 | 3 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 17 | 3 | 15
INPUTS | 5 | in_valid  | u_queue/ct<0>  | u_queue/ct<1>  | u_queue/tl<1>.LFBK  | u_queue/tl<0>.LFBK
INPUTMC | 4 | 0 | 17 | 0 | 0 | 3 | 15 | 3 | 17
INPUTP | 1 | 54
EQ | 5 | 
   !u_queue/tl<1>.T = !in_valid
	# u_queue/ct<0> & u_queue/ct<1>
	# !u_queue/tl<0>.LFBK & !u_queue/tl<1>.LFBK;
   u_queue/tl<1>.CLK = clk;	// GCK
   !u_queue/tl<1>.AR = rst_n;	// GSR
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 17 | u_queue/ct<0>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 76 | 3 | 12 | 2 | 4 | 1 | 13 | 6 | 3 | 7 | 11 | 2 | 10 | 1 | 10 | 6 | 0 | 1 | 8 | 2 | 6 | 1 | 6 | 6 | 1 | 2 | 13 | 2 | 7 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 16 | 2 | 3 | 3 | 2 | 3 | 3 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 3 | 4 | 6 | 5 | 3 | 6 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 5 | 10 | 5 | 11 | 5 | 12 | 3 | 7 | 6 | 11 | 2 | 5 | 2 | 2 | 1 | 17 | 3 | 17 | 3 | 15 | 1 | 15 | 7 | 10 | 1 | 5 | 2 | 17 | 1 | 4 | 1 | 1 | 0 | 0 | 0 | 5 | 0 | 2 | 0 | 3 | 0 | 15 | 0 | 1 | 0 | 11 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 12 | 0 | 4 | 0 | 6 | 0 | 14
INPUTS | 5 | in_valid  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | u_queue/hd<0>.EXP  | fifo_re_OBUF.LFBK
INPUTMC | 4 | 0 | 17 | 0 | 0 | 0 | 16 | 0 | 11
INPUTP | 1 | 54
EXPORTS | 1 | 0 | 0
IMPORTS | 1 | 0 | 16
EQ | 16 | 
   !u_queue/ct<0>.T = !in_valid & !fifo_re_OBUF.LFBK
	# !in_valid & !u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK
	# u_queue/ct<0>.LFBK & u_queue/ct<1>.LFBK & 
	!fifo_re_OBUF.LFBK
;Imported pterms FB1_17
	# in_valid & u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK
	# in_valid & !u_queue/ct<0>.LFBK & 
	u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK;
   u_queue/ct<0>.CLK = clk;	// GCK
   !u_queue/ct<0>.AR = rst_n;	// GSR
    u_queue/ct<0>.EXP  =  in_valid & u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK & !fifo_re_OBUF.LFBK
	# !in_valid & !u_queue/ct<0>.LFBK & 
	u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 0 | u_queue/ct<1>
ATTRIBUTES | 4432640 | 0
OUTPUTMC | 85 | 3 | 12 | 2 | 4 | 1 | 13 | 6 | 3 | 7 | 13 | 2 | 10 | 1 | 10 | 7 | 11 | 2 | 7 | 2 | 6 | 1 | 6 | 6 | 1 | 6 | 2 | 6 | 0 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 16 | 2 | 3 | 3 | 2 | 3 | 3 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 3 | 4 | 6 | 5 | 3 | 6 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 5 | 10 | 5 | 11 | 5 | 12 | 3 | 7 | 6 | 11 | 2 | 17 | 2 | 13 | 2 | 11 | 3 | 17 | 3 | 15 | 2 | 9 | 7 | 10 | 2 | 5 | 6 | 4 | 2 | 0 | 1 | 17 | 2 | 2 | 1 | 15 | 1 | 1 | 1 | 4 | 1 | 5 | 1 | 7 | 1 | 8 | 1 | 11 | 0 | 1 | 0 | 5 | 0 | 2 | 0 | 3 | 0 | 15 | 0 | 11 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0 | 0 | 12 | 0 | 7 | 0 | 4 | 0 | 6 | 0 | 14
INPUTS | 11 | busy<1>.PIN  | busy<2>.PIN  | qdbg<14>.PIN  | qdbg<22>.PIN  | u_queue/hd<0>.LFBK  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | busy<0>.PIN  | qdbg<6>.PIN  | u_queue/ct<0>.EXP  | u_queue/hd<1>.LFBK
INPUTMC | 5 | 0 | 16 | 0 | 17 | 0 | 0 | 0 | 17 | 0 | 13
INPUTP | 6 | 68 | 78 | 123 | 126 | 148 | 134
EXPORTS | 1 | 0 | 1
IMPORTS | 1 | 0 | 17
EQ | 22 | 
   u_queue/ct<1>.T = ;Imported pterms FB1_18
	  in_valid & u_queue/ct<0>.LFBK & 
	!u_queue/ct<1>.LFBK & !fifo_re_OBUF.LFBK
	# !in_valid & !u_queue/ct<0>.LFBK & 
	u_queue/ct<1>.LFBK & fifo_re_OBUF.LFBK;
   u_queue/ct<1>.CLK = clk;	// GCK
   !u_queue/ct<1>.AR = rst_n;	// GSR
    u_queue/ct<1>.EXP  =  u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<6>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<14>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<6>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<14>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<22>.PIN
GLOBALS | 2 | 2 | clk | 4 | rst_n

MACROCELL | 0 | 12 | fifo_emp_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 2 | u_queue/ct<1>.LFBK  | u_queue/ct<0>.LFBK
INPUTMC | 2 | 0 | 0 | 0 | 17
EQ | 1 | 
   fifo_emp = !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK;

MACROCELL | 7 | 10 | fifo_full_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 2 | u_queue/ct<0>  | u_queue/ct<1>
INPUTMC | 2 | 0 | 17 | 0 | 0
EQ | 1 | 
   fifo_full = u_queue/ct<0> & u_queue/ct<1>;

MACROCELL | 0 | 7 | fifo_num_0_OBUF
ATTRIBUTES | 396034 | 0
OUTPUTMC | 1 | 0 | 6
INPUTS | 8 | qdbg<4>.PIN  | u_queue/hd<0>.LFBK  | u_queue/ct<1>.LFBK  | qdbg<13>.PIN  | qdbg<12>.PIN  | qdbg<20>.PIN  | busy<0>.PIN  | u_queue/hd<1>.LFBK
INPUTMC | 3 | 0 | 16 | 0 | 0 | 0 | 13
INPUTP | 5 | 128 | 119 | 117 | 124 | 148
EXPORTS | 1 | 0 | 6
EQ | 8 | 
   fifo_num<0> = u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK & 
	qdbg<4>.PIN
	# !u_queue/hd<1>.LFBK & u_queue/hd<0>.LFBK & 
	qdbg<12>.PIN
	# !u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK & 
	qdbg<20>.PIN;
    fifo_num_0_OBUF.EXP  =  u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<13>.PIN

MACROCELL | 0 | 8 | fifo_num_1_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg<5>.PIN  | u_queue/hd<0>.LFBK  | qdbg<13>.PIN  | qdbg<21>.PIN  | u_queue/hd<1>.LFBK
INPUTMC | 2 | 0 | 16 | 0 | 13
INPUTP | 3 | 133 | 119 | 125
EQ | 6 | 
   fifo_num<1> = u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK & 
	qdbg<5>.PIN
	# !u_queue/hd<1>.LFBK & u_queue/hd<0>.LFBK & 
	qdbg<13>.PIN
	# !u_queue/hd<1>.LFBK & !u_queue/hd<0>.LFBK & 
	qdbg<21>.PIN;

MACROCELL | 7 | 4 | fifo_num_2_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg<6>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<22>.PIN  | qdbg<14>.PIN
INPUTMC | 2 | 0 | 13 | 0 | 16
INPUTP | 3 | 134 | 126 | 123
EQ | 3 | 
   fifo_num<2> = u_queue/hd<1> & !u_queue/hd<0> & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & qdbg<22>.PIN;

MACROCELL | 7 | 5 | fifo_num_3_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg<7>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<23>.PIN  | qdbg<15>.PIN
INPUTMC | 2 | 0 | 13 | 0 | 16
INPUTP | 3 | 130 | 129 | 122
EQ | 3 | 
   fifo_num<3> = u_queue/hd<1> & !u_queue/hd<0> & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & qdbg<23>.PIN;

MACROCELL | 7 | 6 | fifo_tim_0_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg<8>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<16>.PIN  | qdbg<0>.PIN
INPUTMC | 2 | 0 | 13 | 0 | 16
INPUTP | 3 | 144 | 142 | 147
EQ | 3 | 
   fifo_tim<0> = u_queue/hd<1> & !u_queue/hd<0> & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & qdbg<16>.PIN;

MACROCELL | 6 | 13 | fifo_tim_1_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg_1_OBUF.LFBK  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg_9_OBUF.LFBK  | qdbg_17_OBUF.LFBK
INPUTMC | 5 | 6 | 7 | 0 | 13 | 0 | 16 | 6 | 11 | 6 | 5
EQ | 4 | 
   fifo_tim<1> = u_queue/hd<1> & !u_queue/hd<0> & qdbg_1_OBUF.LFBK
	# !u_queue/hd<1> & u_queue/hd<0> & qdbg_9_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & 
	qdbg_17_OBUF.LFBK;

MACROCELL | 2 | 2 | fifo_tim_2_OBUF
ATTRIBUTES | 396034 | 0
OUTPUTMC | 1 | 2 | 3
INPUTS | 12 | qdbg<19>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg<3>.PIN  | qdbg<18>.PIN  | busy<1>.PIN  | busy<2>.PIN  | qdbg<10>.PIN  | qdbg<2>.PIN  | u_queue/ct<1>  | u_queue/ct<0>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 17
INPUTP | 8 | 105 | 107 | 150 | 68 | 78 | 149 | 89 | 148
EXPORTS | 1 | 2 | 3
EQ | 7 | 
   fifo_tim<2> = u_queue/hd<1> & !u_queue/hd<0> & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & qdbg<18>.PIN;
    fifo_tim_2_OBUF.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<3>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<19>.PIN

MACROCELL | 7 | 7 | fifo_tim_3_OBUF
ATTRIBUTES | 396034 | 0
INPUTS | 5 | qdbg_3_OBUF.LFBK  | u_queue/hd<1>  | u_queue/hd<0>  | qdbg_11_OBUF.LFBK  | qdbg_19_OBUF.LFBK
INPUTMC | 5 | 7 | 3 | 0 | 13 | 0 | 16 | 7 | 1 | 7 | 2
EQ | 5 | 
   fifo_tim<3> = u_queue/hd<1> & !u_queue/hd<0> & qdbg_3_OBUF.LFBK
	# !u_queue/hd<1> & u_queue/hd<0> & 
	qdbg_11_OBUF.LFBK
	# !u_queue/hd<1> & !u_queue/hd<0> & 
	qdbg_19_OBUF.LFBK;

MACROCELL | 0 | 4 | EXP0_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 3
INPUTS | 11 | qdbg<13>.PIN  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | u_queue/hd<1>.LFBK  | busy<1>.PIN  | qdbg<21>.PIN  | u_queue/hd<0>.LFBK  | busy<0>.PIN  | qdbg<5>.PIN  | dn1_1_OBUF.EXP  | dn2_1_OBUF.LFBK
INPUTMC | 6 | 0 | 17 | 0 | 0 | 0 | 13 | 0 | 16 | 0 | 5 | 0 | 3
INPUTP | 5 | 119 | 68 | 125 | 148 | 133
EXPORTS | 1 | 0 | 3
IMPORTS | 1 | 0 | 5
EQ | 16 | 
       EXP0_.EXP  =  dn2_1_OBUF.LFBK & busy<1>.PIN
	# !u_queue/ct<0>.LFBK & !u_queue/ct<1>.LFBK & 
	dn2_1_OBUF.LFBK
	# u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<13>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<21>.PIN
;Imported pterms FB1_6
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & !busy<1>.PIN & qdbg<21>.PIN

MACROCELL | 0 | 6 | EXP1_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 5
INPUTS | 9 | qdbg<13>.PIN  | qdbg<21>.PIN  | u_queue/hd<0>.LFBK  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | qdbg<5>.PIN  | busy<0>.PIN  | fifo_num_0_OBUF.EXP  | u_queue/hd<1>.LFBK
INPUTMC | 5 | 0 | 16 | 0 | 17 | 0 | 0 | 0 | 7 | 0 | 13
INPUTP | 4 | 119 | 125 | 133 | 148
EXPORTS | 1 | 0 | 5
IMPORTS | 1 | 0 | 7
EQ | 13 | 
       EXP1_.EXP  =  u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<13>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<21>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<21>.PIN
;Imported pterms FB1_8
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & !busy<0>.PIN & qdbg<13>.PIN

MACROCELL | 0 | 14 | EXP2_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<13>.PIN  | qdbg<21>.PIN  | u_queue/hd<0>.LFBK  | u_queue/ct<0>.LFBK  | u_queue/ct<1>.LFBK  | busy<0>.PIN  | qdbg<5>.PIN  | u_queue/hd<1>.LFBK
INPUTMC | 4 | 0 | 16 | 0 | 17 | 0 | 0 | 0 | 13
INPUTP | 6 | 68 | 78 | 119 | 125 | 148 | 133
EXPORTS | 1 | 0 | 15
EQ | 15 | 
       EXP2_.EXP  =  u_queue/ct<0>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<5>.PIN
	# u_queue/ct<0>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<5>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<13>.PIN
	# u_queue/ct<1>.LFBK & !u_queue/hd<1>.LFBK & 
	!u_queue/hd<0>.LFBK & busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & 
	qdbg<21>.PIN

MACROCELL | 1 | 1 | EXP3_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 2
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<0>.PIN  | qdbg<16>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<8>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 6 | 68 | 78 | 147 | 142 | 144 | 148
EXPORTS | 1 | 1 | 2
EQ | 10 | 
       EXP3_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<0>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<16>.PIN

MACROCELL | 1 | 4 | EXP4_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<17>.PIN  | qdbg<1>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<9>.PIN  | u_queue/ct<0>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 17
INPUTP | 6 | 68 | 78 | 86 | 88 | 95 | 148
EXPORTS | 1 | 1 | 3
EQ | 10 | 
       EXP4_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<1>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<17>.PIN

MACROCELL | 1 | 5 | EXP5_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 6
INPUTS | 8 | busy<1>.PIN  | qdbg<15>.PIN  | qdbg<23>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 4 | 68 | 122 | 129 | 148
EXPORTS | 1 | 1 | 6
EQ | 4 | 
       EXP5_.EXP  =  !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<23>.PIN

MACROCELL | 1 | 7 | EXP6_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 6
INPUTS | 7 | busy<1>.PIN  | qdbg<15>.PIN  | qdbg<7>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 68 | 122 | 130 | 148
EXPORTS | 1 | 1 | 6
EQ | 4 | 
       EXP6_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<15>.PIN

MACROCELL | 1 | 8 | EXP7_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 9 | busy<1>.PIN  | qdbg<17>.PIN  | qdbg<1>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<9>.PIN  | u_queue/ct<0>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 17
INPUTP | 5 | 68 | 86 | 88 | 95 | 148
EXPORTS | 1 | 1 | 9
EQ | 8 | 
       EXP7_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<17>.PIN

MACROCELL | 1 | 11 | EXP8_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 10
INPUTS | 7 | qdbg<15>.PIN  | qdbg<23>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<7>.PIN  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 122 | 129 | 130 | 148
EXPORTS | 1 | 1 | 10
EQ | 6 | 
       EXP8_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<23>.PIN

MACROCELL | 1 | 15 | EXP9_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 14
INPUTS | 9 | busy<1>.PIN  | qdbg<0>.PIN  | qdbg<16>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<8>.PIN  | u_queue/ct<0>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 0 | 0 | 17
INPUTP | 5 | 68 | 147 | 142 | 144 | 148
EXPORTS | 1 | 1 | 14
EQ | 8 | 
       EXP9_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<0>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<8>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<16>.PIN

MACROCELL | 1 | 17 | EXP10_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 0
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<15>.PIN  | qdbg<23>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<7>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 6 | 68 | 78 | 122 | 129 | 130 | 148
EXPORTS | 1 | 1 | 0
EQ | 10 | 
       EXP10_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<7>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<7>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<15>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<23>.PIN

MACROCELL | 2 | 0 | EXP11_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 17
INPUTS | 7 | busy<1>.PIN  | busy<2>.PIN  | qdbg<10>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 68 | 78 | 149 | 148
EXPORTS | 1 | 2 | 17
EQ | 2 | 
       EXP11_.EXP  =  !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<10>.PIN

MACROCELL | 2 | 5 | EXP12_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 6
INPUTS | 9 | busy<1>.PIN  | qdbg<14>.PIN  | qdbg<22>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<6>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 5 | 68 | 123 | 126 | 134 | 148
EXPORTS | 1 | 2 | 6
EQ | 8 | 
       EXP12_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<22>.PIN

MACROCELL | 2 | 7 | EXP13_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 8
INPUTS | 9 | busy<1>.PIN  | qdbg<10>.PIN  | qdbg<18>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<2>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 5 | 68 | 149 | 150 | 89 | 148
EXPORTS | 1 | 2 | 8
EQ | 8 | 
       EXP13_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & !busy<1>.PIN & qdbg<18>.PIN

MACROCELL | 2 | 9 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 10
INPUTS | 7 | qdbg<14>.PIN  | qdbg<22>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<6>.PIN  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 123 | 126 | 134 | 148
EXPORTS | 1 | 2 | 10
EQ | 6 | 
       EXP14_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<6>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<14>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<22>.PIN

MACROCELL | 2 | 11 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 12
INPUTS | 7 | qdbg<17>.PIN  | qdbg<1>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<9>.PIN  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 86 | 88 | 95 | 148
EXPORTS | 1 | 2 | 12
EQ | 6 | 
       EXP15_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<9>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<17>.PIN

MACROCELL | 2 | 13 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 14
INPUTS | 8 | qdbg<10>.PIN  | qdbg<18>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | u_queue/ct<1>  | qdbg<2>.PIN  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 4 | 149 | 150 | 89 | 148
EXPORTS | 1 | 2 | 14
EQ | 10 | 
       EXP16_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<2>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	!busy<0>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<18>.PIN

MACROCELL | 2 | 17 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 16
INPUTS | 11 | busy<1>.PIN  | busy<2>.PIN  | qdbg<10>.PIN  | qdbg<18>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | qdbg<2>.PIN  | u_queue/ct<1>  | EXP11_.EXP  | busy<0>.PIN
INPUTMC | 5 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0 | 2 | 0
INPUTP | 6 | 68 | 78 | 149 | 150 | 89 | 148
EXPORTS | 1 | 2 | 16
IMPORTS | 1 | 2 | 0
EQ | 13 | 
       EXP17_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<2>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<2>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<10>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<18>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<18>.PIN
;Imported pterms FB3_1
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<10>.PIN

MACROCELL | 6 | 0 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 1
INPUTS | 10 | busy<1>.PIN  | busy<2>.PIN  | qdbg<12>.PIN  | qdbg<20>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | qdbg<4>.PIN  | u_queue/ct<1>  | busy<0>.PIN
INPUTMC | 4 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0
INPUTP | 6 | 68 | 78 | 117 | 124 | 128 | 148
EXPORTS | 1 | 6 | 1
EQ | 8 | 
       EXP18_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<4>.PIN
	# u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<4>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<12>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	busy<0>.PIN & busy<1>.PIN & !busy<2>.PIN & qdbg<20>.PIN

MACROCELL | 6 | 4 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 3
INPUTS | 7 | qdbg<12>.PIN  | qdbg<20>.PIN  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | qdbg<4>.PIN  | busy<0>.PIN
INPUTMC | 3 | 0 | 13 | 0 | 16 | 0 | 0
INPUTP | 4 | 117 | 124 | 128 | 148
EXPORTS | 1 | 6 | 3
EQ | 6 | 
       EXP19_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<4>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<12>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	!busy<0>.PIN & qdbg<20>.PIN

MACROCELL | 7 | 11 | EXP20_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 12
INPUTS | 8 | busy<1>.PIN  | qdbg_19_OBUF.LFBK  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<0>  | busy<0>.PIN  | u_queue/ct<1>  | qdbg_11_OBUF.LFBK
INPUTMC | 6 | 7 | 2 | 0 | 13 | 0 | 16 | 0 | 17 | 0 | 0 | 7 | 1
INPUTP | 2 | 68 | 148
EXPORTS | 1 | 7 | 12
EQ | 4 | 
       EXP20_.EXP  =  !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<0> & 
	qdbg_11_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
	# !u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_19_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN

MACROCELL | 7 | 13 | EXP21_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 12
INPUTS | 7 | busy<1>.PIN  | qdbg_3_OBUF.LFBK  | u_queue/hd<1>  | u_queue/hd<0>  | u_queue/ct<1>  | busy<0>.PIN  | qdbg_11_OBUF.LFBK
INPUTMC | 5 | 7 | 3 | 0 | 13 | 0 | 16 | 0 | 0 | 7 | 1
INPUTP | 2 | 68 | 148
EXPORTS | 1 | 7 | 12
EQ | 4 | 
       EXP21_.EXP  =  u_queue/hd<1> & !u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_3_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN
	# !u_queue/hd<1> & u_queue/hd<0> & u_queue/ct<1> & 
	qdbg_11_OBUF.LFBK & busy<0>.PIN & !busy<1>.PIN

PIN | in_valid | 64 | 0 | N/A | 54 | 28 | 3 | 2 | 3 | 3 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 3 | 4 | 6 | 5 | 3 | 6 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 5 | 10 | 5 | 11 | 5 | 12 | 3 | 7 | 6 | 11 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 16
PIN | clk | 4096 | 0 | N/A | 33 | 85 | 3 | 11 | 4 | 11 | 3 | 12 | 2 | 4 | 1 | 13 | 4 | 12 | 3 | 0 | 3 | 16 | 3 | 1 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 3 | 4 | 0 | 4 | 5 | 3 | 8 | 4 | 6 | 4 | 7 | 6 | 3 | 0 | 5 | 2 | 10 | 1 | 10 | 0 | 2 | 0 | 3 | 2 | 6 | 1 | 6 | 6 | 1 | 0 | 15 | 0 | 1 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 16 | 2 | 3 | 3 | 2 | 3 | 3 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 3 | 4 | 6 | 5 | 3 | 6 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 5 | 10 | 5 | 11 | 5 | 12 | 3 | 7 | 6 | 11 | 0 | 11 | 7 | 8 | 7 | 9 | 3 | 9 | 3 | 10 | 0 | 9 | 0 | 10 | 4 | 8 | 4 | 9 | 4 | 10 | 6 | 15 | 6 | 16 | 6 | 2 | 0 | 13 | 0 | 16 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0
PIN | rst_n | 65536 | 0 | N/A | 159 | 85 | 3 | 11 | 4 | 11 | 3 | 12 | 2 | 4 | 1 | 13 | 4 | 12 | 3 | 0 | 3 | 16 | 3 | 1 | 4 | 1 | 4 | 16 | 4 | 2 | 4 | 3 | 4 | 0 | 4 | 5 | 3 | 8 | 4 | 6 | 4 | 7 | 6 | 3 | 0 | 5 | 2 | 10 | 1 | 10 | 0 | 2 | 0 | 3 | 2 | 6 | 1 | 6 | 6 | 1 | 0 | 15 | 0 | 1 | 1 | 0 | 1 | 12 | 2 | 12 | 2 | 14 | 2 | 15 | 1 | 14 | 1 | 9 | 2 | 8 | 7 | 12 | 1 | 2 | 1 | 3 | 2 | 16 | 2 | 3 | 3 | 2 | 3 | 3 | 7 | 1 | 5 | 1 | 5 | 2 | 5 | 3 | 5 | 4 | 3 | 4 | 6 | 5 | 3 | 6 | 7 | 2 | 6 | 7 | 5 | 5 | 5 | 6 | 5 | 7 | 5 | 8 | 6 | 9 | 7 | 3 | 5 | 9 | 5 | 10 | 5 | 11 | 5 | 12 | 3 | 7 | 6 | 11 | 0 | 11 | 7 | 8 | 7 | 9 | 3 | 9 | 3 | 10 | 0 | 9 | 0 | 10 | 4 | 8 | 4 | 9 | 4 | 10 | 6 | 15 | 6 | 16 | 6 | 2 | 0 | 13 | 0 | 16 | 3 | 17 | 3 | 15 | 0 | 17 | 0 | 0
PIN | in_time<0> | 64 | 0 | N/A | 82 | 3 | 3 | 2 | 3 | 4 | 3 | 7
PIN | in_time<2> | 64 | 0 | N/A | 92 | 3 | 3 | 3 | 3 | 6 | 6 | 9
PIN | in_time<3> | 64 | 0 | N/A | 143 | 3 | 7 | 1 | 7 | 2 | 7 | 3
PIN | in_num<0> | 64 | 0 | N/A | 21 | 3 | 5 | 1 | 5 | 5 | 5 | 9
PIN | in_num<1> | 64 | 0 | N/A | 154 | 3 | 5 | 2 | 5 | 6 | 5 | 10
PIN | in_num<2> | 64 | 0 | N/A | 49 | 3 | 5 | 3 | 5 | 7 | 5 | 11
PIN | in_num<3> | 64 | 0 | N/A | 111 | 3 | 5 | 4 | 5 | 8 | 5 | 12
PIN | in_time<1> | 64 | 0 | N/A | 152 | 3 | 6 | 5 | 6 | 7 | 6 | 11
PIN | clk1<0> | 536871040 | 0 | N/A | 132
PIN | clk2<0> | 536871040 | 0 | N/A | 58
PIN | clk3<0> | 536871040 | 0 | N/A | 67
PIN | dn2<0> | 536871040 | 0 | N/A | 19
PIN | dn2<1> | 536871040 | 0 | N/A | 27
PIN | fifo_re | 536871040 | 0 | N/A | 28
PIN | num1<0> | 536871040 | 0 | N/A | 106
PIN | num1<1> | 536871040 | 0 | N/A | 112
PIN | num1<2> | 536871040 | 0 | N/A | 151
PIN | num1<3> | 536871040 | 0 | N/A | 146
PIN | num2<0> | 536871040 | 0 | N/A | 34
PIN | num2<1> | 536871040 | 0 | N/A | 26
PIN | num2<2> | 536871040 | 0 | N/A | 63
PIN | num2<3> | 536871040 | 0 | N/A | 76
PIN | num3<0> | 536871040 | 0 | N/A | 64
PIN | num3<1> | 536871040 | 0 | N/A | 93
PIN | num3<2> | 536871040 | 0 | N/A | 98
PIN | num3<3> | 536871040 | 0 | N/A | 84
PIN | fifo_emp | 536871040 | 0 | N/A | 38
PIN | fifo_full | 536871040 | 0 | N/A | 108
PIN | fifo_num<0> | 536871040 | 0 | N/A | 23
PIN | fifo_num<1> | 536871040 | 0 | N/A | 24
PIN | fifo_num<2> | 536871040 | 0 | N/A | 102
PIN | fifo_num<3> | 536871040 | 0 | N/A | 103
PIN | fifo_tim<0> | 536871040 | 0 | N/A | 109
PIN | fifo_tim<1> | 536871040 | 0 | N/A | 96
PIN | fifo_tim<2> | 536871040 | 0 | N/A | 45
PIN | fifo_tim<3> | 536871040 | 0 | N/A | 104
PIN | busy<0> | 536870976 | 0 | N/A | 148 | 55 | 7 | 13 | 2 | 9 | 2 | 7 | 2 | 5 | 2 | 2 | 2 | 0 | 1 | 17 | 1 | 15 | 1 | 11 | 1 | 8 | 1 | 7 | 1 | 5 | 1 | 4 | 1 | 1 | 0 | 14 | 0 | 7 | 0 | 6 | 0 | 4 | 0 | 0 | 2 | 11 | 2 | 13 | 7 | 9 | 7 | 8 | 0 | 11 | 2 | 3 | 2 | 16 | 1 | 3 | 1 | 2 | 7 | 12 | 2 | 8 | 1 | 9 | 1 | 14 | 2 | 15 | 2 | 14 | 2 | 12 | 1 | 12 | 1 | 0 | 0 | 1 | 0 | 15 | 6 | 1 | 1 | 6 | 2 | 6 | 0 | 3 | 0 | 2 | 1 | 10 | 2 | 10 | 0 | 5 | 6 | 3 | 2 | 17 | 6 | 0 | 6 | 2 | 6 | 4 | 1 | 13 | 2 | 4 | 7 | 11
PIN | busy<1> | 536870976 | 0 | N/A | 68 | 41 | 7 | 13 | 2 | 2 | 2 | 0 | 1 | 17 | 1 | 15 | 1 | 8 | 1 | 7 | 1 | 5 | 1 | 4 | 1 | 1 | 0 | 14 | 0 | 5 | 0 | 4 | 0 | 3 | 2 | 5 | 2 | 7 | 0 | 10 | 0 | 9 | 0 | 11 | 2 | 3 | 2 | 16 | 1 | 3 | 1 | 2 | 7 | 12 | 2 | 8 | 1 | 9 | 1 | 14 | 1 | 0 | 0 | 1 | 0 | 15 | 6 | 1 | 1 | 6 | 2 | 6 | 0 | 0 | 0 | 2 | 2 | 17 | 6 | 0 | 6 | 2 | 7 | 11 | 1 | 13 | 2 | 4
PIN | ld1 | 536870976 | 0 | N/A | 153 | 2 | 7 | 9 | 7 | 8
PIN | ld2 | 536870976 | 0 | N/A | 36 | 9 | 4 | 11 | 4 | 9 | 4 | 8 | 0 | 10 | 0 | 9 | 4 | 6 | 4 | 2 | 4 | 16 | 4 | 1
PIN | ld3 | 536870976 | 0 | N/A | 13 | 9 | 4 | 12 | 6 | 2 | 6 | 16 | 6 | 15 | 4 | 10 | 4 | 7 | 4 | 5 | 4 | 0 | 4 | 3
PIN | busy<2> | 536870976 | 0 | N/A | 78 | 23 | 1 | 13 | 1 | 4 | 1 | 1 | 0 | 14 | 0 | 0 | 6 | 2 | 6 | 16 | 6 | 15 | 1 | 17 | 0 | 11 | 2 | 3 | 2 | 16 | 1 | 3 | 1 | 2 | 1 | 0 | 0 | 1 | 0 | 15 | 6 | 1 | 2 | 0 | 2 | 2 | 2 | 4 | 2 | 17 | 6 | 0
PIN | clk1<1> | 536870976 | 0 | N/A | 156 | 2 | 7 | 9 | 7 | 8
PIN | clk1<2> | 536870976 | 0 | N/A | 140 | 2 | 7 | 9 | 7 | 8
PIN | clk2<1> | 536870976 | 0 | N/A | 77 | 2 | 0 | 10 | 0 | 9
PIN | clk2<2> | 536870976 | 0 | N/A | 66 | 2 | 0 | 10 | 0 | 9
PIN | clk3<1> | 536870976 | 0 | N/A | 65 | 3 | 6 | 2 | 6 | 15 | 6 | 16
PIN | clk3<2> | 536870976 | 0 | N/A | 60 | 3 | 6 | 2 | 6 | 15 | 6 | 16
PIN | clk1<3> | 536870976 | 0 | N/A | 145 | 2 | 7 | 9 | 7 | 8
PIN | clk2<3> | 536870976 | 0 | N/A | 74 | 2 | 0 | 10 | 0 | 9
PIN | clk3<3> | 536870976 | 0 | N/A | 62 | 3 | 6 | 2 | 6 | 15 | 6 | 16
PIN | dn1<0> | 536870976 | 0 | N/A | 85 | 1 | 7 | 8
PIN | dn1<1> | 536870976 | 0 | N/A | 22 | 1 | 7 | 9
PIN | dn1<2> | 536870976 | 0 | N/A | 47 | 1 | 3 | 9
PIN | dn1<3> | 536870976 | 0 | N/A | 11 | 1 | 3 | 10
PIN | dn2<2> | 536870976 | 0 | N/A | 50 | 1 | 4 | 8
PIN | dn2<3> | 536870976 | 0 | N/A | 7 | 1 | 4 | 9
PIN | dn3<0> | 536870976 | 0 | N/A | 79 | 1 | 4 | 10
PIN | dn3<1> | 536870976 | 0 | N/A | 39 | 1 | 6 | 15
PIN | dn3<2> | 536870976 | 0 | N/A | 18 | 1 | 6 | 16
PIN | dn3<3> | 536870976 | 0 | N/A | 158 | 1 | 6 | 2
PIN | dt1<0> | 536870976 | 0 | N/A | 14 | 1 | 3 | 0
PIN | dt1<1> | 536870976 | 0 | N/A | 53 | 1 | 3 | 16
PIN | dt1<2> | 536870976 | 0 | N/A | 56 | 1 | 3 | 1
PIN | dt1<3> | 536870976 | 0 | N/A | 55 | 1 | 3 | 8
PIN | dt2<0> | 536870976 | 0 | N/A | 15 | 1 | 4 | 1
PIN | dt2<1> | 536870976 | 0 | N/A | 9 | 1 | 4 | 16
PIN | dt2<2> | 536870976 | 0 | N/A | 44 | 1 | 4 | 2
PIN | dt2<3> | 536870976 | 0 | N/A | 114 | 1 | 4 | 6
PIN | dt3<0> | 536870976 | 0 | N/A | 3 | 1 | 4 | 3
PIN | dt3<1> | 536870976 | 0 | N/A | 5 | 1 | 4 | 0
PIN | dt3<2> | 536870976 | 0 | N/A | 57 | 1 | 4 | 5
PIN | dt3<3> | 536870976 | 0 | N/A | 48 | 1 | 4 | 7
PIN | qdbg<0> | 536870976 | 0 | N/A | 147 | 6 | 1 | 12 | 1 | 13 | 7 | 6 | 1 | 15 | 1 | 1 | 1 | 14
PIN | qdbg<10> | 536870976 | 0 | N/A | 149 | 5 | 2 | 13 | 2 | 2 | 2 | 17 | 2 | 0 | 2 | 7
PIN | qdbg<11> | 536870976 | 0 | N/A | 101 | 3 | 2 | 15 | 2 | 16 | 2 | 4
PIN | qdbg<12> | 536870976 | 0 | N/A | 117 | 6 | 6 | 3 | 6 | 2 | 0 | 3 | 6 | 4 | 6 | 0 | 0 | 7
PIN | qdbg<13> | 536870976 | 0 | N/A | 119 | 6 | 0 | 4 | 0 | 6 | 0 | 5 | 0 | 7 | 0 | 14 | 0 | 8
PIN | qdbg<14> | 536870976 | 0 | N/A | 123 | 5 | 2 | 10 | 7 | 4 | 2 | 9 | 0 | 0 | 2 | 5
PIN | qdbg<15> | 536870976 | 0 | N/A | 122 | 6 | 1 | 10 | 1 | 11 | 1 | 7 | 1 | 17 | 7 | 5 | 1 | 5
PIN | qdbg<16> | 536870976 | 0 | N/A | 142 | 7 | 1 | 12 | 1 | 13 | 1 | 1 | 7 | 6 | 1 | 15 | 1 | 2 | 1 | 14
PIN | qdbg<17> | 536870976 | 0 | N/A | 86 | 6 | 2 | 12 | 1 | 4 | 1 | 8 | 2 | 11 | 1 | 3 | 1 | 9
PIN | qdbg<18> | 536870976 | 0 | N/A | 150 | 6 | 2 | 14 | 2 | 7 | 2 | 2 | 2 | 17 | 2 | 13 | 2 | 8
PIN | qdbg<19> | 536870976 | 0 | N/A | 105 | 4 | 2 | 15 | 2 | 14 | 2 | 3 | 2 | 2
PIN | qdbg<1> | 536870976 | 0 | N/A | 88 | 5 | 2 | 12 | 1 | 4 | 2 | 11 | 1 | 8 | 1 | 9
PIN | qdbg<20> | 536870976 | 0 | N/A | 124 | 7 | 6 | 3 | 6 | 0 | 0 | 3 | 0 | 7 | 6 | 4 | 6 | 1 | 0 | 2
PIN | qdbg<21> | 536870976 | 0 | N/A | 125 | 6 | 0 | 4 | 0 | 6 | 0 | 5 | 0 | 14 | 0 | 15 | 0 | 8
PIN | qdbg<22> | 536870976 | 0 | N/A | 126 | 7 | 2 | 10 | 2 | 5 | 0 | 0 | 7 | 4 | 2 | 9 | 0 | 1 | 2 | 6
PIN | qdbg<23> | 536870976 | 0 | N/A | 129 | 7 | 1 | 10 | 1 | 11 | 1 | 5 | 7 | 5 | 1 | 17 | 1 | 0 | 1 | 6
PIN | qdbg<2> | 536870976 | 0 | N/A | 89 | 5 | 2 | 13 | 2 | 2 | 2 | 17 | 2 | 7 | 2 | 8
PIN | qdbg<3> | 536870976 | 0 | N/A | 107 | 4 | 2 | 15 | 2 | 14 | 2 | 2 | 2 | 4
PIN | qdbg<4> | 536870976 | 0 | N/A | 128 | 6 | 6 | 3 | 0 | 3 | 0 | 7 | 6 | 4 | 6 | 0 | 0 | 2
PIN | qdbg<5> | 536870976 | 0 | N/A | 133 | 5 | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 14 | 0 | 8
PIN | qdbg<6> | 536870976 | 0 | N/A | 134 | 6 | 2 | 10 | 2 | 5 | 7 | 4 | 2 | 9 | 0 | 0 | 2 | 6
PIN | qdbg<7> | 536870976 | 0 | N/A | 130 | 6 | 1 | 10 | 1 | 11 | 1 | 7 | 1 | 17 | 7 | 5 | 1 | 6
PIN | qdbg<8> | 536870976 | 0 | N/A | 144 | 5 | 1 | 12 | 7 | 6 | 1 | 15 | 1 | 1 | 1 | 13
PIN | qdbg<9> | 536870976 | 0 | N/A | 95 | 4 | 2 | 12 | 2 | 11 | 1 | 4 | 1 | 8
