#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Mar 17 18:32:53 2020
# Process ID: 15204
# Current directory: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1
# Command line: vivado.exe -log system_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_smartconnect_0_0.tcl
# Log file: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/system_smartconnect_0_0.vds
# Journal file: D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_smartconnect_0_0.tcl -notrace
Command: synth_design -top system_smartconnect_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 476.941 ; gain = 114.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_smartconnect_0_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/synth/system_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1ESA9AA' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2370]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_one_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_919a_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_one_0' (2#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_919a_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_919a_psr_aclk_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_919a_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_919a_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_919a_psr_aclk_0' (9#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_919a_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_919a_psr_aclk_0' requires 10 connections, but only 6 given [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2429]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1ESA9AA does not have driver. [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2402]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1ESA9AA' (10#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2370]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_M3NP7D' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2734]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00e_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_919a_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00e_0' (32#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_919a_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_M3NP7D' (33#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2734]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_8RDJLH' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3035]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00arn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_919a_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00arn_0' (43#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_919a_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00awn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_919a_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00awn_0' (44#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_919a_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00bn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_919a_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00bn_0' (45#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_919a_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00rn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_919a_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00rn_0' (46#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_919a_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00wn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_919a_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00wn_0' (47#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_919a_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_8RDJLH' (48#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3035]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m00s2a_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_919a_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m00s2a_0' (50#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_919a_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_OKM6JD' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3331]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01e_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_919a_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01e_0' (51#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_919a_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_OKM6JD' (52#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3331]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_108O9HF' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3632]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01arn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_919a_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01arn_0' (53#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_919a_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01awn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_919a_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01awn_0' (54#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_919a_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01bn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_919a_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01bn_0' (55#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_919a_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01rn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_919a_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01rn_0' (56#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_919a_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01wn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_919a_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01wn_0' (57#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_919a_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_108O9HF' (58#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3632]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m01s2a_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_919a_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m01s2a_0' (59#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_919a_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_R6JOBD' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3928]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02e_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_919a_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02e_0' (60#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_919a_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_R6JOBD' (61#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:3928]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1YQZIS8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4229]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02arn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_919a_m02arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02arn_0' (62#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_919a_m02arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02awn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_919a_m02awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02awn_0' (63#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_919a_m02awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02bn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_919a_m02bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02bn_0' (64#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_919a_m02bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02rn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_919a_m02rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02rn_0' (65#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_919a_m02rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02wn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_919a_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02wn_0' (66#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_919a_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1YQZIS8' (67#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4229]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m02s2a_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_919a_m02s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m02s2a_0' (68#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_919a_m02s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_WZDZBT' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4525]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03e_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_919a_m03e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03e_0' (69#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_919a_m03e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_WZDZBT' (70#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4525]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_RQDZFY' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4826]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03arn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_919a_m03arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03arn_0' (71#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_919a_m03arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03awn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_919a_m03awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03awn_0' (72#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_919a_m03awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03bn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_919a_m03bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03bn_0' (73#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_919a_m03bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03rn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_919a_m03rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03rn_0' (74#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_919a_m03rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03wn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_919a_m03wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03wn_0' (75#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_919a_m03wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_RQDZFY' (76#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:4826]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m03s2a_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_919a_m03s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m03s2a_0' (77#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_919a_m03s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_5A1461' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5122]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04e_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_919a_m04e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04e_0' (78#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_919a_m04e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_5A1461' (79#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5122]
INFO: [Synth 8-6157] synthesizing module 'm04_nodes_imp_1QCX2M' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5423]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04arn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_919a_m04arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04arn_0' (80#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_919a_m04arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04awn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_919a_m04awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04awn_0' (81#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_919a_m04awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04bn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_919a_m04bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04bn_0' (82#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_919a_m04bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04rn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_919a_m04rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04rn_0' (83#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_919a_m04rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04wn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_919a_m04wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04wn_0' (84#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_919a_m04wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_nodes_imp_1QCX2M' (85#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5423]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_m04s2a_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_919a_m04s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_m04s2a_0' (86#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_919a_m04s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_s00a2s_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_919a_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_s00a2s_0' (88#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_919a_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1KR8Y8Q' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5719]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_s00mmu_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_919a_s00mmu_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_s00mmu_0' (93#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_919a_s00mmu_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_s00sic_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_919a_s00sic_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_s00sic_0' (100#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_919a_s00sic_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_s00tr_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_919a_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_s00tr_0' (103#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_919a_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_919a_s00tr_0' requires 86 connections, but only 84 given [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:6280]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1KR8Y8Q' (104#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:5719]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1O9PSU8' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:6367]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_sarn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_919a_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_sarn_0' (105#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_919a_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_sawn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_919a_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_sawn_0' (106#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_919a_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_sbn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_919a_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_sbn_0' (107#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_919a_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_srn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_919a_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_srn_0' (108#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_919a_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_swn_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_919a_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_swn_0' (109#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_919a_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1O9PSU8' (110#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:6367]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1DLISLW' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:6663]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_arinsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_919a_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_arinsw_0' (113#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_919a_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_aroutsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_919a_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_aroutsw_0' (114#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_919a_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_awinsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_919a_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_awinsw_0' (115#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_919a_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_awoutsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_919a_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_awoutsw_0' (116#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_919a_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_binsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_919a_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_binsw_0' (117#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_919a_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_boutsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_919a_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_boutsw_0' (118#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_919a_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_WZNN8S' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2438]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_arni_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_919a_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_arni_0' (124#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_919a_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_awni_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_919a_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_awni_0' (125#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_919a_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_bni_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_919a_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_bni_0' (127#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_919a_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_rni_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_919a_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_rni_0' (128#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_919a_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_wni_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_919a_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_wni_0' (129#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_919a_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_WZNN8S' (130#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:2438]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_rinsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_919a_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_rinsw_0' (131#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_919a_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_routsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_919a_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_routsw_0' (132#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_919a_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_winsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_919a_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_winsw_0' (133#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_919a_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_919a_woutsw_0' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_919a_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a_woutsw_0' (134#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_919a_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1DLISLW' (135#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:6663]
INFO: [Synth 8-6155] done synthesizing module 'bd_919a' (136#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/bd_919a.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_smartconnect_0_0' (137#1) [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/synth/system_smartconnect_0_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized15 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized15 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized15 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized5 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized5 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized6 has unconnected port connectivity[4]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized6 has unconnected port connectivity[3]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized6 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized6 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized6 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized5 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized14 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized14 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized14 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized7 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized7 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_onehot_to_binary__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized4 has unconnected port connectivity[4]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized4 has unconnected port connectivity[3]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized4 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized4 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized4 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_5_top__parameterized3 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_sample_cycle_ratio has unconnected port slow_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_sample_cycle_ratio has unconnected port fast_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized13 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized13 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized13 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_fi_regulator has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized8 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_util_v1_0_3_axic_register_slice has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_axic_register_slice has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_axic_register_slice has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_9_top__parameterized13 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_9_top__parameterized13 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_9_top__parameterized13 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_util_v1_0_3_onehot_to_binary__parameterized2 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized10 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized10 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized10 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_ingress__parameterized7 has unconnected port s_sc_payld[54]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_ingress__parameterized7 has unconnected port s_sc_payld[53]
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized12 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized12 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized12 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_9_reg_slice3__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized2 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized2 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_3_pipeline__parameterized2 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_sc_info[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_sc_info[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_sc_info[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_sc_info[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_9_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 719.980 ; gain = 357.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 719.980 ; gain = 357.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 719.980 ; gain = 357.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2396.418 ; gain = 176.656
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/dont_touch.xdc, line 195).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_7_null_bt_supress'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_7_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_6_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_7_null_bt_supress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_7_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_6_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |sc_exit_v1_0_7_b2s                           |           3|      9736|
|2     |sc_exit_v1_0_7_splitter__GC0                 |           1|        34|
|3     |sc_exit_v1_0_7_top__GC0                      |           1|       163|
|4     |sc_exit_v1_0_7_splitter__parameterized0__GC0 |           1|        34|
|5     |sc_exit_v1_0_7_top__parameterized0__GC0      |           1|       163|
|6     |sc_exit_v1_0_7_splitter__parameterized1__GC0 |           1|        34|
|7     |sc_exit_v1_0_7_top__parameterized1__GC0      |           1|       163|
|8     |sc_mmu_v1_0_6_top__GB0                       |           1|     27660|
|9     |sc_mmu_v1_0_6_top__GB1                       |           1|     16322|
|10    |s00_entry_pipeline_imp_1KR8Y8Q__GC0          |           1|     17343|
|11    |bd_919a__GC0                                 |           1|      5855|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 30    
	   2 Input      9 Bit       Adders := 25    
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 38    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 13    
	   3 Input      1 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 62    
+---Registers : 
	             2178 Bit    Registers := 6     
	             1066 Bit    Registers := 10    
	             1060 Bit    Registers := 5     
	             1027 Bit    Registers := 5     
	             1024 Bit    Registers := 10    
	              166 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 21    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 67    
	                1 Bit    Registers := 440   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 4     
	   2 Input   1024 Bit        Muxes := 5     
	   2 Input    148 Bit        Muxes := 12    
	   2 Input     58 Bit        Muxes := 6     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 29    
	   2 Input      9 Bit        Muxes := 21    
	   2 Input      8 Bit        Muxes := 48    
	   6 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 27    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 45    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 70    
	   5 Input      3 Bit        Muxes := 14    
	   4 Input      3 Bit        Muxes := 22    
	   6 Input      3 Bit        Muxes := 15    
	  23 Input      3 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 133   
	   4 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 345   
	   6 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_exit_v1_0_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_7_null_bt_supress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_7_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1027 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	             1066 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1060 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_7_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_7_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_7_splitter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_exit_v1_0_7_exit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_6_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module sc_mmu_v1_0_6_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module sc_mmu_v1_0_6_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_3_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_6_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_6_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_3_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_6_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_6_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_6_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_6_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_7_singleorder__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_7_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_3_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    148 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_3_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_3_pipeline__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_9_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_3_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_reg_slice3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_9_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_3_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_3_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_9_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_3_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_9_reg_slice3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_3_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_3_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_9_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_9_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_9_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_3_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
Module sc_util_v1_0_3_mux__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '32' to '1' bits.
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/ar_pipe/aresetn_d_reg[1]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_b2s:/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'sc_exit_v1_0_7_b2s:/SI_REG/aw_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[39]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[38]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[32]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[19]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[18]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/aw_pipe/m_payload_i_reg[17]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[39]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[38]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[32]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[19]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[18]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3332] Sequential element (SI_REG/ar_pipe/m_payload_i_reg[17]) is unused and will be removed from module sc_exit_v1_0_7_b2s.
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]' (FDR) to 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/i_0/B[0]__0' (FDE) to 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/m00_exit_pipeline/m00_exit/inst/i_0/B[0]' (FDE) to 'inst/m00_exit_pipeline/m00_exit/inst/i_0/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]' (FDR) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/B[0]__0' (FDE) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[0]' (FDE) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[5]' (FDE) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[6]' (FDE) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_7_top__parameterized0:/i_0/\exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized0:/i_0/B[0]' (FDE) to 'sc_exit_v1_0_7_top__parameterized0:/i_0/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]' (FDR) to 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized1:/i_0/B[0]__0' (FDE) to 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_7_top__parameterized1:/i_0/B[0]' (FDE) to 'sc_exit_v1_0_7_top__parameterized1:/i_0/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_mmu/inst /i_0/ar_reg_stall/\m_vector_i_reg[110] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[136]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[137]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[138]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[147]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1029]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[148]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1030]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[149]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1031]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[150]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1032]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[151]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1033]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[152]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1034]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[153]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1035]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[154]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1036]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[155]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1037]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[156]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1038]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[157]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1039]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[158]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/ar_reg_stall/m_vector_i_reg[1040]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[136]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[137]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[138]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[147]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1029]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[148]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1030]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[149]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1031]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[150]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1032]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[151]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1033]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[152]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1034]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[153]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1035]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[154]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1036]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[155]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1037]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[156]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1038]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[157]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1039]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[158]' (FDE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/aw_reg_stall/m_vector_i_reg[1040]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2177]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2176]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2175]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2174]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2173]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2172]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2171]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2170]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2169]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2168]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2167]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2166]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2165]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2164]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2163]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2162]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2161]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2160]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2159]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2158]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2157]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2156]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2155]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2154]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2153]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2152]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2151]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2150]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2149]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2148]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2147]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2146]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2145]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2144]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2143]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2142]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2141]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2140]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2139]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2138]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2137]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2136]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2135]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2134]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2133]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2132]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2131]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2130]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2129]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2128]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2127]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2126]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2125]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2124]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2123]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2122]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2121]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2120]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2119]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2118]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2117]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2116]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2115]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2114]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2113]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2112]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2111]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2110]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2109]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2108]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2107]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2106]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2105]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2104]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2103]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2102]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2101]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2100]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2099]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2098]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2097]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2096]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2095]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (m_vector_i_reg[2094]) is unused and will be removed from module sc_util_v1_0_3_axi_reg_stall__parameterized0__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:50 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |sc_exit_v1_0_7_b2s                           |           1|       852|
|2     |sc_exit_v1_0_7_splitter__GC0                 |           1|         1|
|3     |sc_exit_v1_0_7_top__GC0                      |           1|        32|
|4     |sc_exit_v1_0_7_splitter__parameterized0__GC0 |           2|         1|
|5     |sc_exit_v1_0_7_top__parameterized0__GC0      |           2|        32|
|6     |sc_exit_v1_0_7_splitter__parameterized1__GC0 |           2|         1|
|7     |sc_exit_v1_0_7_top__parameterized1__GC0      |           2|        32|
|8     |sc_mmu_v1_0_6_top__GB0                       |           1|       703|
|9     |sc_mmu_v1_0_6_top__GB1                       |           1|        11|
|10    |s00_entry_pipeline_imp_1KR8Y8Q__GC0          |           1|      2616|
|11    |bd_919a__GC0                                 |           1|      1685|
|12    |sc_exit_v1_0_7_b2s__1                        |           2|       767|
|13    |sc_exit_v1_0_7_b2s__2                        |           2|       824|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:04:01 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:50 ; elapsed = 00:04:06 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |sc_exit_v1_0_7_b2s                           |           1|       852|
|2     |sc_exit_v1_0_7_splitter__GC0                 |           1|         1|
|3     |sc_exit_v1_0_7_top__GC0                      |           1|        32|
|4     |sc_exit_v1_0_7_splitter__parameterized0__GC0 |           2|         1|
|5     |sc_exit_v1_0_7_top__parameterized0__GC0      |           2|        32|
|6     |sc_exit_v1_0_7_splitter__parameterized1__GC0 |           2|         1|
|7     |sc_exit_v1_0_7_top__parameterized1__GC0      |           2|        32|
|8     |sc_mmu_v1_0_6_top__GB0                       |           1|       703|
|9     |sc_mmu_v1_0_6_top__GB1                       |           1|        11|
|10    |s00_entry_pipeline_imp_1KR8Y8Q__GC0          |           1|      2581|
|11    |bd_919a__GC0                                 |           1|      1628|
|12    |sc_exit_v1_0_7_b2s__1                        |           2|       767|
|13    |sc_exit_v1_0_7_b2s__2                        |           2|       824|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:53 ; elapsed = 00:04:10 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:11 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:11 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:04:12 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:55 ; elapsed = 00:04:12 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:04:12 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:56 ; elapsed = 00:04:12 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[31] | 1058   | 1058       | 0      | 1058    | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    50|
|2     |LUT1    |   145|
|3     |LUT2    |   900|
|4     |LUT3    |   469|
|5     |LUT4    |   404|
|6     |LUT5    |   393|
|7     |LUT6    |   627|
|8     |MUXF7   |    42|
|9     |SRL16   |     1|
|10    |SRLC32E |   275|
|11    |FDR     |     4|
|12    |FDRE    |  1696|
|13    |FDSE    |   123|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                     |                                                       |  5129|
|2     |  inst                                                                                  |bd_919a                                                |  5129|
|3     |    clk_map                                                                             |clk_map_imp_1ESA9AA                                    |    41|
|4     |      psr_aclk                                                                          |bd_919a_psr_aclk_0                                     |    41|
|5     |        U0                                                                              |proc_sys_reset                                         |    41|
|6     |          EXT_LPF                                                                       |lpf                                                    |     9|
|7     |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                               |     5|
|8     |          SEQ                                                                           |sequence_psr                                           |    31|
|9     |            SEQ_COUNTER                                                                 |upcnt_n                                                |    13|
|10    |    m00_exit_pipeline                                                                   |m00_exit_pipeline_imp_M3NP7D                           |   518|
|11    |      m00_exit                                                                          |bd_919a_m00e_0                                         |   518|
|12    |        inst                                                                            |sc_exit_v1_0_7_top                                     |   518|
|13    |          exit_inst                                                                     |sc_exit_v1_0_7_exit                                    |    13|
|14    |          splitter_inst                                                                 |sc_exit_v1_0_7_splitter                                |   502|
|15    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_7_b2s_215                                 |   502|
|16    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_7_b2s_ar_channel_216                      |    69|
|17    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_rd_cmd_fsm_231                      |    14|
|18    |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_232                  |    55|
|19    |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_233                        |    54|
|20    |              \RD.r_channel_0                                                           |sc_exit_v1_0_7_b2s_r_channel_217                       |    66|
|21    |                rd_data_fifo_0                                                          |sc_exit_v1_0_7_b2s_simple_fifo_229                     |    50|
|22    |                transaction_fifo_0                                                      |sc_exit_v1_0_7_b2s_simple_fifo__parameterized0_230     |    15|
|23    |              SI_REG                                                                    |sc_exit_v1_0_7_axi_register_slice_218                  |    90|
|24    |                ar_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_225                 |    22|
|25    |                aw_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_226                 |    23|
|26    |                b_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized1_227 |     6|
|27    |                r_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized2_228 |    39|
|28    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_7_b2s_aw_channel_219                      |   200|
|29    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_wr_cmd_fsm_221                      |    16|
|30    |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_222                  |    55|
|31    |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_224                        |    55|
|32    |                null_beat_supress_0                                                     |sc_exit_v1_0_7_null_bt_supress_223                     |   129|
|33    |              \WR.b_channel_0                                                           |sc_exit_v1_0_7_b2s_b_channel_220                       |    66|
|34    |    m00_nodes                                                                           |m00_nodes_imp_8RDJLH                                   |    21|
|35    |      m00_ar_node                                                                       |bd_919a_m00arn_0                                       |     3|
|36    |        inst                                                                            |sc_node_v1_0_9_top                                     |     3|
|37    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler_214                          |     3|
|38    |      m00_aw_node                                                                       |bd_919a_m00awn_0                                       |     3|
|39    |        inst                                                                            |sc_node_v1_0_9_top__parameterized0                     |     3|
|40    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized0_213          |     3|
|41    |      m00_b_node                                                                        |bd_919a_m00bn_0                                        |     6|
|42    |        inst                                                                            |sc_node_v1_0_9_top__parameterized1                     |     6|
|43    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized1_212          |     6|
|44    |      m00_r_node                                                                        |bd_919a_m00rn_0                                        |     6|
|45    |        inst                                                                            |sc_node_v1_0_9_top__parameterized2                     |     6|
|46    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized2_211          |     6|
|47    |      m00_w_node                                                                        |bd_919a_m00wn_0                                        |     3|
|48    |        inst                                                                            |sc_node_v1_0_9_top__parameterized3                     |     3|
|49    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized3_210          |     3|
|50    |    m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_OKM6JD                           |   435|
|51    |      m01_exit                                                                          |bd_919a_m01e_0                                         |   435|
|52    |        inst                                                                            |sc_exit_v1_0_7_top__parameterized0__1                  |   435|
|53    |          exit_inst                                                                     |sc_exit_v1_0_7_exit__parameterized0_189                |    13|
|54    |          splitter_inst                                                                 |sc_exit_v1_0_7_splitter__parameterized0_190            |   419|
|55    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_7_b2s_191                                 |   419|
|56    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_7_b2s_ar_channel_192                      |    45|
|57    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_rd_cmd_fsm_207                      |    13|
|58    |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_208                  |    32|
|59    |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_209                        |    31|
|60    |              \RD.r_channel_0                                                           |sc_exit_v1_0_7_b2s_r_channel_193                       |    66|
|61    |                rd_data_fifo_0                                                          |sc_exit_v1_0_7_b2s_simple_fifo_205                     |    50|
|62    |                transaction_fifo_0                                                      |sc_exit_v1_0_7_b2s_simple_fifo__parameterized0_206     |    15|
|63    |              SI_REG                                                                    |sc_exit_v1_0_7_axi_register_slice_194                  |    77|
|64    |                ar_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_201                 |    15|
|65    |                aw_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_202                 |    17|
|66    |                b_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized1_203 |     6|
|67    |                r_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized2_204 |    39|
|68    |              \WR.aw_channel_0                                                          |sc_exit_v1_0_7_b2s_aw_channel_195                      |   156|
|69    |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_wr_cmd_fsm_197                      |    15|
|70    |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_198                  |    32|
|71    |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_200                        |    32|
|72    |                null_beat_supress_0                                                     |sc_exit_v1_0_7_null_bt_supress_199                     |   109|
|73    |              \WR.b_channel_0                                                           |sc_exit_v1_0_7_b2s_b_channel_196                       |    68|
|74    |    m01_nodes                                                                           |m01_nodes_imp_108O9HF                                  |    21|
|75    |      m01_ar_node                                                                       |bd_919a_m01arn_0                                       |     3|
|76    |        inst                                                                            |sc_node_v1_0_9_top__4                                  |     3|
|77    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler_188                          |     3|
|78    |      m01_aw_node                                                                       |bd_919a_m01awn_0                                       |     3|
|79    |        inst                                                                            |sc_node_v1_0_9_top__parameterized0__4                  |     3|
|80    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized0_187          |     3|
|81    |      m01_b_node                                                                        |bd_919a_m01bn_0                                        |     6|
|82    |        inst                                                                            |sc_node_v1_0_9_top__parameterized1__4                  |     6|
|83    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized1_186          |     6|
|84    |      m01_r_node                                                                        |bd_919a_m01rn_0                                        |     6|
|85    |        inst                                                                            |sc_node_v1_0_9_top__parameterized2__4                  |     6|
|86    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized2_185          |     6|
|87    |      m01_w_node                                                                        |bd_919a_m01wn_0                                        |     3|
|88    |        inst                                                                            |sc_node_v1_0_9_top__parameterized3__4                  |     3|
|89    |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized3_184          |     3|
|90    |    m02_exit_pipeline                                                                   |m02_exit_pipeline_imp_R6JOBD                           |   502|
|91    |      m02_exit                                                                          |bd_919a_m02e_0                                         |   502|
|92    |        inst                                                                            |sc_exit_v1_0_7_top__parameterized1__1                  |   502|
|93    |          exit_inst                                                                     |sc_exit_v1_0_7_exit__parameterized1_163                |    12|
|94    |          splitter_inst                                                                 |sc_exit_v1_0_7_splitter__parameterized1_164            |   487|
|95    |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_7_b2s_165                                 |   487|
|96    |              \RD.ar_channel_0                                                          |sc_exit_v1_0_7_b2s_ar_channel_166                      |    62|
|97    |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_rd_cmd_fsm_181                      |    13|
|98    |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_182                  |    49|
|99    |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_183                        |    48|
|100   |              \RD.r_channel_0                                                           |sc_exit_v1_0_7_b2s_r_channel_167                       |    69|
|101   |                rd_data_fifo_0                                                          |sc_exit_v1_0_7_b2s_simple_fifo_179                     |    49|
|102   |                transaction_fifo_0                                                      |sc_exit_v1_0_7_b2s_simple_fifo__parameterized0_180     |    19|
|103   |              SI_REG                                                                    |sc_exit_v1_0_7_axi_register_slice_168                  |    83|
|104   |                ar_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_175                 |    20|
|105   |                aw_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_176                 |    20|
|106   |                b_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized1_177 |     6|
|107   |                r_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized2_178 |    37|
|108   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_7_b2s_aw_channel_169                      |   193|
|109   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_wr_cmd_fsm_171                      |    18|
|110   |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_172                  |    49|
|111   |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_174                        |    49|
|112   |                null_beat_supress_0                                                     |sc_exit_v1_0_7_null_bt_supress_173                     |   126|
|113   |              \WR.b_channel_0                                                           |sc_exit_v1_0_7_b2s_b_channel_170                       |    71|
|114   |    m02_nodes                                                                           |m02_nodes_imp_1YQZIS8                                  |    21|
|115   |      m02_ar_node                                                                       |bd_919a_m02arn_0                                       |     3|
|116   |        inst                                                                            |sc_node_v1_0_9_top__3                                  |     3|
|117   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler_162                          |     3|
|118   |      m02_aw_node                                                                       |bd_919a_m02awn_0                                       |     3|
|119   |        inst                                                                            |sc_node_v1_0_9_top__parameterized0__3                  |     3|
|120   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized0_161          |     3|
|121   |      m02_b_node                                                                        |bd_919a_m02bn_0                                        |     6|
|122   |        inst                                                                            |sc_node_v1_0_9_top__parameterized1__3                  |     6|
|123   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized1_160          |     6|
|124   |      m02_r_node                                                                        |bd_919a_m02rn_0                                        |     6|
|125   |        inst                                                                            |sc_node_v1_0_9_top__parameterized2__3                  |     6|
|126   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized2_159          |     6|
|127   |      m02_w_node                                                                        |bd_919a_m02wn_0                                        |     3|
|128   |        inst                                                                            |sc_node_v1_0_9_top__parameterized3__3                  |     3|
|129   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized3_158          |     3|
|130   |    m03_exit_pipeline                                                                   |m03_exit_pipeline_imp_WZDZBT                           |   502|
|131   |      m03_exit                                                                          |bd_919a_m03e_0                                         |   502|
|132   |        inst                                                                            |sc_exit_v1_0_7_top__parameterized1                     |   502|
|133   |          exit_inst                                                                     |sc_exit_v1_0_7_exit__parameterized1                    |    12|
|134   |          splitter_inst                                                                 |sc_exit_v1_0_7_splitter__parameterized1                |   487|
|135   |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_7_b2s_139                                 |   487|
|136   |              \RD.ar_channel_0                                                          |sc_exit_v1_0_7_b2s_ar_channel_140                      |    62|
|137   |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_rd_cmd_fsm_155                      |    13|
|138   |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_156                  |    49|
|139   |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_157                        |    48|
|140   |              \RD.r_channel_0                                                           |sc_exit_v1_0_7_b2s_r_channel_141                       |    69|
|141   |                rd_data_fifo_0                                                          |sc_exit_v1_0_7_b2s_simple_fifo_153                     |    49|
|142   |                transaction_fifo_0                                                      |sc_exit_v1_0_7_b2s_simple_fifo__parameterized0_154     |    19|
|143   |              SI_REG                                                                    |sc_exit_v1_0_7_axi_register_slice_142                  |    83|
|144   |                ar_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_149                 |    20|
|145   |                aw_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_150                 |    20|
|146   |                b_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized1_151 |     6|
|147   |                r_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized2_152 |    37|
|148   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_7_b2s_aw_channel_143                      |   193|
|149   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_wr_cmd_fsm_145                      |    18|
|150   |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_146                  |    49|
|151   |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_148                        |    49|
|152   |                null_beat_supress_0                                                     |sc_exit_v1_0_7_null_bt_supress_147                     |   126|
|153   |              \WR.b_channel_0                                                           |sc_exit_v1_0_7_b2s_b_channel_144                       |    71|
|154   |    m03_nodes                                                                           |m03_nodes_imp_RQDZFY                                   |    21|
|155   |      m03_ar_node                                                                       |bd_919a_m03arn_0                                       |     3|
|156   |        inst                                                                            |sc_node_v1_0_9_top__2                                  |     3|
|157   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler_138                          |     3|
|158   |      m03_aw_node                                                                       |bd_919a_m03awn_0                                       |     3|
|159   |        inst                                                                            |sc_node_v1_0_9_top__parameterized0__2                  |     3|
|160   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized0_137          |     3|
|161   |      m03_b_node                                                                        |bd_919a_m03bn_0                                        |     6|
|162   |        inst                                                                            |sc_node_v1_0_9_top__parameterized1__2                  |     6|
|163   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized1_136          |     6|
|164   |      m03_r_node                                                                        |bd_919a_m03rn_0                                        |     6|
|165   |        inst                                                                            |sc_node_v1_0_9_top__parameterized2__2                  |     6|
|166   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized2_135          |     6|
|167   |      m03_w_node                                                                        |bd_919a_m03wn_0                                        |     3|
|168   |        inst                                                                            |sc_node_v1_0_9_top__parameterized3__2                  |     3|
|169   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized3_134          |     3|
|170   |    m04_exit_pipeline                                                                   |m04_exit_pipeline_imp_5A1461                           |   435|
|171   |      m04_exit                                                                          |bd_919a_m04e_0                                         |   435|
|172   |        inst                                                                            |sc_exit_v1_0_7_top__parameterized0                     |   435|
|173   |          exit_inst                                                                     |sc_exit_v1_0_7_exit__parameterized0                    |    13|
|174   |          splitter_inst                                                                 |sc_exit_v1_0_7_splitter__parameterized0                |   419|
|175   |            \gen_axi4lite.axilite_b2s                                                   |sc_exit_v1_0_7_b2s                                     |   419|
|176   |              \RD.ar_channel_0                                                          |sc_exit_v1_0_7_b2s_ar_channel                          |    45|
|177   |                ar_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_rd_cmd_fsm                          |    13|
|178   |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator_132                  |    32|
|179   |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd_133                        |    31|
|180   |              \RD.r_channel_0                                                           |sc_exit_v1_0_7_b2s_r_channel                           |    66|
|181   |                rd_data_fifo_0                                                          |sc_exit_v1_0_7_b2s_simple_fifo                         |    50|
|182   |                transaction_fifo_0                                                      |sc_exit_v1_0_7_b2s_simple_fifo__parameterized0         |    15|
|183   |              SI_REG                                                                    |sc_exit_v1_0_7_axi_register_slice                      |    77|
|184   |                ar_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice                     |    15|
|185   |                aw_pipe                                                                 |sc_exit_v1_0_7_axic_register_slice_131                 |    17|
|186   |                b_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized1     |     6|
|187   |                r_pipe                                                                  |sc_exit_v1_0_7_axic_register_slice__parameterized2     |    39|
|188   |              \WR.aw_channel_0                                                          |sc_exit_v1_0_7_b2s_aw_channel                          |   156|
|189   |                aw_cmd_fsm_0                                                            |sc_exit_v1_0_7_b2s_wr_cmd_fsm                          |    15|
|190   |                cmd_translator_0                                                        |sc_exit_v1_0_7_b2s_cmd_translator                      |    32|
|191   |                  incr_cmd_0                                                            |sc_exit_v1_0_7_b2s_incr_cmd                            |    32|
|192   |                null_beat_supress_0                                                     |sc_exit_v1_0_7_null_bt_supress                         |   109|
|193   |              \WR.b_channel_0                                                           |sc_exit_v1_0_7_b2s_b_channel                           |    68|
|194   |    m04_nodes                                                                           |m04_nodes_imp_1QCX2M                                   |    21|
|195   |      m04_ar_node                                                                       |bd_919a_m04arn_0                                       |     3|
|196   |        inst                                                                            |sc_node_v1_0_9_top__1                                  |     3|
|197   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler                              |     3|
|198   |      m04_aw_node                                                                       |bd_919a_m04awn_0                                       |     3|
|199   |        inst                                                                            |sc_node_v1_0_9_top__parameterized0__1                  |     3|
|200   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized0              |     3|
|201   |      m04_b_node                                                                        |bd_919a_m04bn_0                                        |     6|
|202   |        inst                                                                            |sc_node_v1_0_9_top__parameterized1__1                  |     6|
|203   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized1              |     6|
|204   |      m04_r_node                                                                        |bd_919a_m04rn_0                                        |     6|
|205   |        inst                                                                            |sc_node_v1_0_9_top__parameterized2__1                  |     6|
|206   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized2              |     6|
|207   |      m04_w_node                                                                        |bd_919a_m04wn_0                                        |     3|
|208   |        inst                                                                            |sc_node_v1_0_9_top__parameterized3__1                  |     3|
|209   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized3              |     3|
|210   |    s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_1KR8Y8Q                         |  1640|
|211   |      s00_mmu                                                                           |bd_919a_s00mmu_0                                       |   457|
|212   |        inst                                                                            |sc_mmu_v1_0_6_top                                      |   457|
|213   |          ar_reg_stall                                                                  |sc_util_v1_0_3_axi_reg_stall__parameterized0           |   124|
|214   |          aw_reg_stall                                                                  |sc_util_v1_0_3_axi_reg_stall__parameterized0_130       |   111|
|215   |          \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_6_decerr_slave                             |   101|
|216   |          \gen_wroute_reg.wroute_split                                                  |sc_util_v1_0_3_axi_splitter                            |    33|
|217   |      s00_si_converter                                                                  |bd_919a_s00sic_0                                       |  1141|
|218   |        inst                                                                            |sc_si_converter_v1_0_6_top                             |  1141|
|219   |          \converter.wrap_narrow_inst                                                   |sc_si_converter_v1_0_6_wrap_narrow                     |  1123|
|220   |            ar_reg_slice                                                                |sc_util_v1_0_3_axi_reg_stall__parameterized1           |    90|
|221   |            aw_reg_slice                                                                |sc_util_v1_0_3_axi_reg_stall__parameterized1_24        |    93|
|222   |            \gen_thread_loop[0].r_cmd_fifo                                              |sc_util_v1_0_3_axic_reg_srl_fifo                       |    63|
|223   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_122                             |     2|
|224   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_123                             |     2|
|225   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_124                             |     3|
|226   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_125                             |     2|
|227   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_126                             |     2|
|228   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_127                             |     2|
|229   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_128                             |     2|
|230   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_129                             |     2|
|231   |            \gen_thread_loop[0].r_payld_fifo                                            |sc_si_converter_v1_0_6_offset_fifo                     |   274|
|232   |              cmd_fifo                                                                  |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0_79    |    82|
|233   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_114                             |     2|
|234   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_3_srl_rtl_115                             |     3|
|235   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_3_srl_rtl_116                             |     4|
|236   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_117                             |     2|
|237   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_118                             |     2|
|238   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_119                             |     2|
|239   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_120                             |     3|
|240   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_121                             |     3|
|241   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_80                              |     1|
|242   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_81                              |     1|
|243   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_82                              |     1|
|244   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_83                              |     1|
|245   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_84                              |     1|
|246   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_85                              |     1|
|247   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_86                              |     1|
|248   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_87                              |     1|
|249   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_88                              |     1|
|250   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_89                              |     1|
|251   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_90                              |     1|
|252   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_91                              |     1|
|253   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_92                              |     1|
|254   |              \gen_srls[23].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_93                              |     1|
|255   |              \gen_srls[24].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_94                              |     1|
|256   |              \gen_srls[25].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_95                              |     1|
|257   |              \gen_srls[26].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_96                              |     1|
|258   |              \gen_srls[27].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_97                              |     1|
|259   |              \gen_srls[28].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_98                              |     1|
|260   |              \gen_srls[29].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_99                              |     1|
|261   |              \gen_srls[30].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_100                             |     1|
|262   |              \gen_srls[31].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_101                             |     1|
|263   |              \gen_srls[32].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_102                             |     1|
|264   |              \gen_srls[33].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_103                             |     1|
|265   |              \gen_srls[34].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_104                             |     1|
|266   |              \gen_srls[35].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_105                             |     1|
|267   |              \gen_srls[37].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_106                             |     1|
|268   |              \gen_srls[38].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_107                             |     6|
|269   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_108                             |     3|
|270   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_109                             |     1|
|271   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_110                             |     1|
|272   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_111                             |     1|
|273   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_112                             |     1|
|274   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_113                             |     1|
|275   |            w_cmd_fifo                                                                  |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized1       |    88|
|276   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_73                              |     2|
|277   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_74                              |     3|
|278   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_75                              |     2|
|279   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_76                              |     2|
|280   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_77                              |     2|
|281   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_78                              |     2|
|282   |            w_payld_fifo                                                                |sc_si_converter_v1_0_6_offset_fifo__parameterized0     |   259|
|283   |              cmd_fifo                                                                  |sc_util_v1_0_3_axic_reg_srl_fifo__parameterized0       |    89|
|284   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_65                              |     2|
|285   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_3_srl_rtl_66                              |     4|
|286   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_3_srl_rtl_67                              |     9|
|287   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_68                              |     2|
|288   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_69                              |     2|
|289   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_70                              |     2|
|290   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_71                              |     3|
|291   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_72                              |     3|
|292   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl                                 |     1|
|293   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_25                              |     1|
|294   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_26                              |     1|
|295   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_3_srl_rtl_27                              |     6|
|296   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_28                              |     3|
|297   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_29                              |     1|
|298   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_30                              |     1|
|299   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_31                              |     1|
|300   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_3_srl_rtl_32                              |     1|
|301   |              \gen_srls[68].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_33                              |     1|
|302   |              \gen_srls[69].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_34                              |     1|
|303   |              \gen_srls[70].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_35                              |     1|
|304   |              \gen_srls[71].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_36                              |     1|
|305   |              \gen_srls[72].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_37                              |     1|
|306   |              \gen_srls[73].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_38                              |     1|
|307   |              \gen_srls[74].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_39                              |     1|
|308   |              \gen_srls[75].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_40                              |     1|
|309   |              \gen_srls[76].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_41                              |     1|
|310   |              \gen_srls[77].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_42                              |     1|
|311   |              \gen_srls[78].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_43                              |     1|
|312   |              \gen_srls[79].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_44                              |     1|
|313   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_45                              |     1|
|314   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_46                              |     1|
|315   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_47                              |     1|
|316   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_48                              |     1|
|317   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_49                              |     1|
|318   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_50                              |     1|
|319   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_51                              |     1|
|320   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_52                              |     1|
|321   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_53                              |     1|
|322   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_54                              |     1|
|323   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_55                              |     1|
|324   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_56                              |     1|
|325   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_57                              |     1|
|326   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_58                              |     1|
|327   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_59                              |     1|
|328   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_60                              |     1|
|329   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_61                              |     1|
|330   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_62                              |     1|
|331   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_63                              |     1|
|332   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_3_srl_rtl_64                              |     1|
|333   |          splitter_inst                                                                 |sc_si_converter_v1_0_6_splitter                        |    16|
|334   |      s00_transaction_regulator                                                         |bd_919a_s00tr_0                                        |    42|
|335   |        inst                                                                            |sc_transaction_regulator_v1_0_7_top                    |    42|
|336   |          \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_7_singleorder            |    19|
|337   |          \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_7_singleorder_23         |    21|
|338   |    s00_nodes                                                                           |s00_nodes_imp_1O9PSU8                                  |    15|
|339   |      s00_ar_node                                                                       |bd_919a_sarn_0                                         |     3|
|340   |        inst                                                                            |sc_node_v1_0_9_top__parameterized4                     |     3|
|341   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized4              |     3|
|342   |      s00_aw_node                                                                       |bd_919a_sawn_0                                         |     3|
|343   |        inst                                                                            |sc_node_v1_0_9_top__parameterized5                     |     3|
|344   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized5              |     3|
|345   |      s00_b_node                                                                        |bd_919a_sbn_0                                          |     3|
|346   |        inst                                                                            |sc_node_v1_0_9_top__parameterized6                     |     3|
|347   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized6              |     3|
|348   |      s00_r_node                                                                        |bd_919a_srn_0                                          |     3|
|349   |        inst                                                                            |sc_node_v1_0_9_top__parameterized7                     |     3|
|350   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized7              |     3|
|351   |      s00_w_node                                                                        |bd_919a_swn_0                                          |     3|
|352   |        inst                                                                            |sc_node_v1_0_9_top__parameterized8                     |     3|
|353   |          inst_mi_handler                                                               |sc_node_v1_0_9_mi_handler__parameterized8              |     3|
|354   |    switchboards                                                                        |switchboards_imp_1DLISLW                               |   936|
|355   |      ar_la_in_swbd                                                                     |bd_919a_arinsw_0                                       |    24|
|356   |        inst                                                                            |sc_switchboard_v1_0_5_top                              |    24|
|357   |      ar_la_out_swbd                                                                    |bd_919a_aroutsw_0                                      |    77|
|358   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized0              |    77|
|359   |      aw_la_in_swbd                                                                     |bd_919a_awinsw_0                                       |    24|
|360   |        inst                                                                            |sc_switchboard_v1_0_5_top__1                           |    24|
|361   |      aw_la_out_swbd                                                                    |bd_919a_awoutsw_0                                      |    77|
|362   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized0__1           |    77|
|363   |      b_la_in_swbd                                                                      |bd_919a_binsw_0                                        |     3|
|364   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized1              |     3|
|365   |      b_la_out_swbd                                                                     |bd_919a_boutsw_0                                       |     8|
|366   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized2              |     8|
|367   |          \gen_mi[0].inst_onehot_to_binary_encoder                                      |sc_util_v1_0_3_onehot_to_binary__parameterized1_22     |     8|
|368   |      i_nodes                                                                           |i_nodes_imp_WZNN8S                                     |   351|
|369   |        i_ar_node                                                                       |bd_919a_arni_0                                         |    50|
|370   |          inst                                                                          |sc_node_v1_0_9_top__parameterized9                     |    50|
|371   |            inst_mi_handler                                                             |sc_node_v1_0_9_mi_handler__parameterized9              |    45|
|372   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_9_fi_regulator_18                         |     4|
|373   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_9_fifo_19                                 |    38|
|374   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_9_reg_fifo_20                             |    38|
|375   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_3_counter__parameterized0_21              |     8|
|376   |            inst_si_handler                                                             |sc_node_v1_0_9_si_handler__parameterized4              |     4|
|377   |              inst_arb_stall_late                                                       |sc_util_v1_0_3_pipeline__parameterized8_17             |     4|
|378   |        i_aw_node                                                                       |bd_919a_awni_0                                         |    50|
|379   |          inst                                                                          |sc_node_v1_0_9_top__parameterized10                    |    50|
|380   |            inst_mi_handler                                                             |sc_node_v1_0_9_mi_handler__parameterized10             |    45|
|381   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_9_fi_regulator_15                         |     4|
|382   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_9_fifo                                    |    38|
|383   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_9_reg_fifo                                |    38|
|384   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_3_counter__parameterized0_16              |     8|
|385   |            inst_si_handler                                                             |sc_node_v1_0_9_si_handler__parameterized5              |     4|
|386   |              inst_arb_stall_late                                                       |sc_util_v1_0_3_pipeline__parameterized8_14             |     4|
|387   |        i_b_node                                                                        |bd_919a_bni_0                                          |    76|
|388   |          inst                                                                          |sc_node_v1_0_9_top__parameterized11                    |    76|
|389   |            inst_mi_handler                                                             |sc_node_v1_0_9_mi_handler__parameterized11             |    17|
|390   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_9_fi_regulator_12                         |     3|
|391   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_9_fifo__parameterized0                    |    12|
|392   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_9_reg_fifo__parameterized0                |    12|
|393   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_3_counter__parameterized0_13              |     5|
|394   |            inst_si_handler                                                             |sc_node_v1_0_9_si_handler__parameterized6              |    58|
|395   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_9_arb_alg_rr_6                            |    23|
|396   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_7               |     6|
|397   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_8               |     7|
|398   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_9               |     6|
|399   |              \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_10              |     6|
|400   |              \gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_11              |     9|
|401   |        i_r_node                                                                        |bd_919a_rni_0                                          |   106|
|402   |          inst                                                                          |sc_node_v1_0_9_top__parameterized12                    |   106|
|403   |            inst_mi_handler                                                             |sc_node_v1_0_9_mi_handler__parameterized12             |    47|
|404   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_9_fi_regulator_4                          |     3|
|405   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_9_fifo__parameterized1                    |    42|
|406   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_9_reg_fifo__parameterized1                |    42|
|407   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_3_counter__parameterized0_5               |     5|
|408   |            inst_si_handler                                                             |sc_node_v1_0_9_si_handler__parameterized7              |    58|
|409   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_9_arb_alg_rr                              |    23|
|410   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1                 |     6|
|411   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_0               |     7|
|412   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_1               |     6|
|413   |              \gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_2               |     6|
|414   |              \gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter  |sc_util_v1_0_3_counter__parameterized1_3               |     9|
|415   |        i_w_node                                                                        |bd_919a_wni_0                                          |    69|
|416   |          inst                                                                          |sc_node_v1_0_9_top__parameterized13                    |    69|
|417   |            inst_mi_handler                                                             |sc_node_v1_0_9_mi_handler__parameterized13             |    64|
|418   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_9_fi_regulator                            |     4|
|419   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_9_fifo__parameterized2                    |    57|
|420   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_9_reg_fifo__parameterized2                |    57|
|421   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_3_counter__parameterized0                 |     8|
|422   |            inst_si_handler                                                             |sc_node_v1_0_9_si_handler__parameterized8              |     4|
|423   |              inst_arb_stall_late                                                       |sc_util_v1_0_3_pipeline__parameterized8                |     4|
|424   |      r_la_in_swbd                                                                      |bd_919a_rinsw_0                                        |    35|
|425   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized3              |    35|
|426   |      r_la_out_swbd                                                                     |bd_919a_routsw_0                                       |   104|
|427   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized4              |   104|
|428   |          \gen_mi[0].inst_onehot_to_binary_encoder                                      |sc_util_v1_0_3_onehot_to_binary__parameterized1        |   104|
|429   |      w_la_in_swbd                                                                      |bd_919a_winsw_0                                        |    43|
|430   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized5              |    43|
|431   |      w_la_out_swbd                                                                     |bd_919a_woutsw_0                                       |   190|
|432   |        inst                                                                            |sc_switchboard_v1_0_5_top__parameterized6              |   190|
+------+----------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:04:12 . Memory (MB): peak = 2396.418 ; gain = 2034.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2561 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:02:30 . Memory (MB): peak = 2396.418 ; gain = 357.578
Synthesis Optimization Complete : Time (s): cpu = 00:03:56 ; elapsed = 00:04:13 . Memory (MB): peak = 2396.418 ; gain = 2034.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
552 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:01 ; elapsed = 00:04:19 . Memory (MB): peak = 2396.418 ; gain = 2045.480
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/system_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.xci
INFO: [Coretcl 2-1174] Renamed 431 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Weed_Detection/WD_FPGA/Weed_detection_FPGA.runs/system_smartconnect_0_0_synth_1/system_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_smartconnect_0_0_utilization_synth.rpt -pb system_smartconnect_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2396.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 18:37:35 2020...
