Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  3 21:45:01 2021
| Host         : DESKTOP-98G2N7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             137 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                           |                  |                1 |              1 |
|  clock_IBUF_BUFG | my_tx/t_data_next         | reset_IBUF       |                1 |              1 |
|  clock_IBUF_BUFG | my_rx/r_ticks_next        | reset_IBUF       |                2 |              4 |
|  clock_IBUF_BUFG | my_tx/t_ticks_next        | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG | interfaz/state[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |
|  clock_IBUF_BUFG | my_rx/r_state[4]_i_1_n_0  | reset_IBUF       |                3 |              5 |
|  clock_IBUF_BUFG | my_tx/t_state[4]_i_1_n_0  | reset_IBUF       |                2 |              5 |
|  clock_IBUF_BUFG | interfaz/op_next          | reset_IBUF       |                3 |              8 |
|  clock_IBUF_BUFG | interfaz/a[7]_i_1_n_0     | reset_IBUF       |                3 |              8 |
|  clock_IBUF_BUFG | interfaz/b_next           | reset_IBUF       |                2 |              8 |
|  clock_IBUF_BUFG | my_rx/r_data_next         | reset_IBUF       |                1 |              8 |
|  clock_IBUF_BUFG | my_tx/t_din_next          | reset_IBUF       |                2 |              8 |
|  clock_IBUF_BUFG | interfaz/write_next       | reset_IBUF       |                6 |              9 |
|  clock_IBUF_BUFG | interfaz/t_write_enable   |                  |                2 |             16 |
|  clock_IBUF_BUFG | my_rx/r_write_enable      |                  |                2 |             16 |
|  clock_IBUF_BUFG | my_rx/r_cont_unos_next_0  | reset_IBUF       |                9 |             32 |
|  clock_IBUF_BUFG | my_tx/t_cont_unos_next_0  | reset_IBUF       |                6 |             32 |
|  clock_IBUF_BUFG |                           | reset_IBUF       |               17 |             45 |
+------------------+---------------------------+------------------+------------------+----------------+


