// Seed: 888665383
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output supply1 id_1;
  assign id_1 = (id_3) === 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd32
) (
    output uwire id_0,
    input  tri1  _id_1,
    output logic id_2
);
  for (id_4 = 1; id_4; id_2 = {id_4, (id_1)}) begin : LABEL_0
    assign id_2 = id_4;
    logic [7:0] id_5, id_6 = ~(id_6[id_1]);
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
