<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64InstructionSelector.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64InstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64InstructionSelector.cpp ----------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AArch64.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelectorImpl_8h.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   39</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-isel&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a9aa5a7608a0e489065b260a1ec245b82">   45</a></span>&#160;<span class="preprocessor">#define GET_GLOBALISEL_PREDICATE_BITSET</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#undef GET_GLOBALISEL_PREDICATE_BITSET</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span>AArch64InstructionSelector : <span class="keyword">public</span> <a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  AArch64InstructionSelector(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">bool</span> select(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>() { <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">void</span> setupMF(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;KB,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;               <a class="code" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo)<span class="keyword"> override </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="classllvm_1_1InstructionSelector.html#a9bb1c3042ce2fe54dc9cf0c40d54b887">InstructionSelector::setupMF</a>(MF, KB, CoverageInfo);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// hasFnAttribute() is expensive to call on every BRCOND selection, so</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// cache it here for each run of the selector.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    ProduceNonFlagSettingCondBr =</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  }</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// tblgen-erated &#39;select&#39; implementation, used as the initial selector for</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// the patterns that don&#39;t require complex C++.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1mca.html#a9daeae4f77bbf637d7f5ed46c92ed5c5">selectImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// A lowering phase that runs before any selection attempts.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">void</span> preISelLower(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) <span class="keyword">const</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// An early selection function that runs before the selectImpl() call.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> earlySelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> earlySelectSHL(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// Eliminate same-sized cross-bank copies into stores before selectImpl().</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> contractCrossBankCopyIntoStore(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> selectVaStartAAPCS(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                          <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> selectVaStartDarwin(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> selectCompareBranch(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> selectVectorASHR(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> selectVectorSHL(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Helper to generate an equivalent of scalar_to_vector into a new register,</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// returned via &#39;Dst&#39;.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitScalarToVector(<span class="keywordtype">unsigned</span> EltSize,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                   <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">Scalar</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                   <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// Emit a lane insert into \p DstReg, or a new vector register if None is</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// provided.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// The lane inserted into is defined by \p LaneIdx. The vector source</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// register is given by \p SrcReg. The register containing the element is</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// given by \p EltReg.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitLaneInsert(<a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> DstReg, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                               <a class="code" href="classllvm_1_1Register.html">Register</a> EltReg, <span class="keywordtype">unsigned</span> LaneIdx,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">bool</span> selectInsertElt(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">bool</span> selectBuildVector(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">bool</span> selectShuffleVector(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">bool</span> selectExtractElt(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordtype">bool</span> selectConcatVectors(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span> selectSplitVectorUnmerge(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">bool</span> selectIntrinsicWithSideEffects(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> selectIntrinsic(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> selectVectorICmp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> selectIntrinsicTrunc(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">bool</span> selectIntrinsicRound(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">bool</span> selectJumpTable(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">bool</span> selectBrJT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> selectTLSGlobalValue(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> emitConstantPoolEntry(<a class="code" href="classllvm_1_1Constant.html">Constant</a> *CPVal, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitLoadFromConstantPool(<a class="code" href="classllvm_1_1Constant.html">Constant</a> *CPVal,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// Emit a vector concat operation.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitVectorConcat(<a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> Dst, <a class="code" href="classllvm_1_1Register.html">Register</a> Op1,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                 <a class="code" href="classllvm_1_1Register.html">Register</a> Op2,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitIntegerCompare(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                   <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classPredicate.html">Predicate</a>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                   <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitADD(<a class="code" href="classllvm_1_1Register.html">Register</a> DefReg, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitCMN(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitTST(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;LHS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;RHS,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitExtractVectorElt(<a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> DstReg,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB, <a class="code" href="classllvm_1_1LLT.html">LLT</a> ScalarTy,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> VecReg, <span class="keywordtype">unsigned</span> LaneIdx,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// Helper function for selecting G_FCONSTANT. If the G_FCONSTANT can be</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// materialized using a FMOV instruction, then update MI and return it.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// Otherwise, do nothing and return a nullptr.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitFMovForFConstant(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// Emit a CSet for a compare.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *emitCSetForICMP(<a class="code" href="classllvm_1_1Register.html">Register</a> DefReg, <span class="keywordtype">unsigned</span> Pred,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// Equivalent to the i32shift_a and friends from AArch64InstrInfo.td.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// We use these manually instead of using the importer since it doesn&#39;t</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// support SDNodeXForm.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  ComplexRendererFns selectShiftA_32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  ComplexRendererFns selectShiftB_32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  ComplexRendererFns selectShiftA_64(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  ComplexRendererFns selectShiftB_64(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  ComplexRendererFns select12BitValueWithLeftShift(uint64_t Immed) <span class="keyword">const</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  ComplexRendererFns selectArithImmed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  ComplexRendererFns selectNegArithImmed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  ComplexRendererFns selectAddrModeUnscaled(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  ComplexRendererFns selectAddrModeUnscaled8(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">return</span> selectAddrModeUnscaled(Root, 1);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  ComplexRendererFns selectAddrModeUnscaled16(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> selectAddrModeUnscaled(Root, 2);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  ComplexRendererFns selectAddrModeUnscaled32(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> selectAddrModeUnscaled(Root, 4);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  ComplexRendererFns selectAddrModeUnscaled64(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> selectAddrModeUnscaled(Root, 8);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  ComplexRendererFns selectAddrModeUnscaled128(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span> selectAddrModeUnscaled(Root, 16);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  ComplexRendererFns selectAddrModeIndexed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                           <span class="keywordtype">unsigned</span> Size) <span class="keyword">const</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  ComplexRendererFns selectAddrModeIndexed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">return</span> selectAddrModeIndexed(Root, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> / 8);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">bool</span> isWorthFoldingIntoExtendedReg(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  ComplexRendererFns</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  selectAddrModeShiftedExtendXReg(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                  <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// Returns a \p ComplexRendererFns which contains a base, offset, and whether</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// or not a shift + extend should be folded into an addressing mode. Returns</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// None when this is not profitable or possible.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  ComplexRendererFns</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  selectExtendedSHL(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> SizeInBytes,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                    <span class="keywordtype">bool</span> WantsExt) <span class="keyword">const</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  ComplexRendererFns selectAddrModeRegisterOffset(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  ComplexRendererFns selectAddrModeXRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                       <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  ComplexRendererFns selectAddrModeXRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">return</span> selectAddrModeXRO(Root, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> / 8);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  ComplexRendererFns selectAddrModeWRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                       <span class="keywordtype">unsigned</span> SizeInBytes) <span class="keyword">const</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">int</span> W<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  ComplexRendererFns selectAddrModeWRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> selectAddrModeWRO(Root, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> / 8);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  ComplexRendererFns selectShiftedRegister(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  ComplexRendererFns selectArithShiftedRegister(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">return</span> selectShiftedRegister(Root);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  ComplexRendererFns selectLogicalShiftedRegister(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// TODO: selectShiftedRegister should allow for rotates on logical shifts.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// For now, make them the same. The only difference between the two is that</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// logical shifts are allowed to fold in rotates. Otherwise, these are</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// functionally the same.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> selectShiftedRegister(Root);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// Given an extend instruction, determine the correct shift-extend type for</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// that instruction.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// If the instruction is going to be used in a load or store, pass</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// \p IsLoadStore = true.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  getExtendTypeForInst(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                       <span class="keywordtype">bool</span> IsLoadStore = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// Instructions that accept extend modifiers like UXTW expect the register</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// being extended to be a GPR32. Narrow ExtReg to a 32-bit register using a</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// subregister copy if necessary. Return either ExtReg, or the result of the</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// new copy.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> narrowExtendRegIfNeeded(<a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                             <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  ComplexRendererFns selectArithExtendedRegister(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">void</span> renderTruncImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                      <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> renderLogicalImm32(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                          <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">void</span> renderLogicalImm64(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                          <span class="keywordtype">int</span> OpIdx = -1) <span class="keyword">const</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// Materialize a GlobalValue or BlockAddress using a movz+movk sequence.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordtype">void</span> materializeLargeCMVal(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                             <span class="keywordtype">unsigned</span> OpFlags) <span class="keyword">const</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// Optimization methods.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">bool</span> tryOptVectorShuffle(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) <span class="keyword">const</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordtype">bool</span> tryOptVectorDup(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordtype">bool</span> tryOptSelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *tryFoldIntegerCompare(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) <span class="keyword">const</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// Return true if \p MI is a load or store of \p NumBytes bytes.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isLoadStoreOfNumBytes(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// Returns true if \p MI is guaranteed to have the high-half of a 64-bit</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// register zeroed out. In other words, the result of MI has been explicitly</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// zero extended.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isDef32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordtype">bool</span> ProduceNonFlagSettingCondBr = <span class="keyword">false</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a2e198bb37135fbb2ecffb49ce588dfaa">  298</a></span>&#160;<span class="preprocessor">#define GET_GLOBALISEL_PREDICATES_DECL</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#undef GET_GLOBALISEL_PREDICATES_DECL</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// We declare the temporaries used by selectImpl() in the class to minimize the</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// cost of constructing placeholder values.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a7ae8a4d3c9110554465fec97831b1dfd">  304</a></span>&#160;<span class="preprocessor">#define GET_GLOBALISEL_TEMPORARIES_DECL</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#undef GET_GLOBALISEL_TEMPORARIES_DECL</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;};</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">  311</a></span>&#160;<span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#include &quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;AArch64InstructionSelector::AArch64InstructionSelector(</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    : <a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a>(), TM(TM), STI(STI), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()),</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()), RBI(RBI),</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;#define <a class="code" href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;#include <span class="stringliteral">&quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;#undef <a class="code" href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;#define <a class="code" href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;#include <span class="stringliteral">&quot;AArch64GenGlobalISel.inc&quot;</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;#undef <a class="code" href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// FIXME: This should be target-independent, inferred from the types declared</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// for each class in the bank.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;getRegClassForTypeOnBank(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                         <span class="keywordtype">bool</span> GetAllRegSet = <span class="keyword">false</span>) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 32)</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">return</span> GetAllRegSet ? &amp;AArch64::GPR32allRegClass</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                          : &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">return</span> GetAllRegSet ? &amp;AArch64::GPR64allRegClass</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                          : &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 16)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// Given a register bank, and size in bits, return the smallest register class</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// that can represent that combination.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">  363</a></span>&#160;<a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB, <span class="keywordtype">unsigned</span> SizeInBits,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                      <span class="keywordtype">bool</span> GetAllRegSet = <span class="keyword">false</span>) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">unsigned</span> RegBankID = RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">if</span> (RegBankID == AArch64::GPRRegBankID) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">if</span> (SizeInBits &lt;= 32)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordflow">return</span> GetAllRegSet ? &amp;AArch64::GPR32allRegClass</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                          : &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> (SizeInBits == 64)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">return</span> GetAllRegSet ? &amp;AArch64::GPR64allRegClass</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                          : &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">if</span> (RegBankID == AArch64::FPRRegBankID) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">switch</span> (SizeInBits) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR8RegClass;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">return</span> &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/// Returns the correct subregister to use for a given register class.</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">  397</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">switch</span> (TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC)) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    SubReg = AArch64::bsub;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    SubReg = AArch64::hsub;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      SubReg = AArch64::sub_32;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      SubReg = AArch64::ssub;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    SubReg = AArch64::dsub;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t find appropriate subregister for register class.&quot;</span>);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/// Check whether \p I is a currently unsupported binary operation:</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/// - it has an unsized type</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/// - an operand is not a vreg</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/// - all operands are not in the same bank</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/// These are checks that should someday live in the verifier, but right now,</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// these are mostly limitations of the aarch64 selector.</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">  430</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic binop register should be typed\n&quot;</span>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *PrevOpBank = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MO : I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// FIXME: Support non-register operands.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg()) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst non-reg operands are unsupported\n&quot;</span>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// FIXME: Can generic operations have physical registers operands? If</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">// so, this will need to be taught about that, and we&#39;ll need to get the</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="comment">// bank out of the minimal class for the register.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// Either way, this needs to be documented (and possibly verified).</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">if</span> (!Register::isVirtualRegister(MO.getReg())) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst has physical register operand\n&quot;</span>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(MO.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">if</span> (!OpBank) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic register has no bank or class\n&quot;</span>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    }</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">if</span> (PrevOpBank &amp;&amp; OpBank != PrevOpBank) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic inst operands have different banks\n&quot;</span>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    PrevOpBank = OpBank;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  }</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/// Select the AArch64 opcode for the basic binary operation \p GenericOpc</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/// (such as G_OR or G_SDIV), appropriate for the register bank \p RegBankID</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/// and of size \p OpSize.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/// \returns \p GenericOpc if the combination is unsupported.</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">  476</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a>(<span class="keywordtype">unsigned</span> GenericOpc, <span class="keywordtype">unsigned</span> RegBankID,</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                               <span class="keywordtype">unsigned</span> OpSize) {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">switch</span> (RegBankID) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> AArch64::GPRRegBankID:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (OpSize == 32) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <span class="keywordflow">return</span> AArch64::LSLVWr;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="keywordflow">return</span> AArch64::LSRVWr;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="keywordflow">return</span> AArch64::ASRVWr;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpSize == 64) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="keywordflow">return</span> AArch64::ADDXrr;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="keywordflow">return</span> AArch64::LSLVXr;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <span class="keywordflow">return</span> AArch64::LSRVXr;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">return</span> AArch64::ASRVXr;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    }</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> AArch64::FPRRegBankID:</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">switch</span> (OpSize) {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordflow">return</span> AArch64::FADDSrr;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <span class="keywordflow">return</span> AArch64::FSUBSrr;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">return</span> AArch64::FMULSrr;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <span class="keywordflow">return</span> AArch64::FDIVSrr;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      }</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <span class="keywordflow">return</span> AArch64::FADDDrr;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <span class="keywordflow">return</span> AArch64::FSUBDrr;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="keywordflow">return</span> AArch64::FMULDrr;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">return</span> AArch64::FDIVDrr;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">return</span> AArch64::ORRv8i8;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  }</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/// Select the AArch64 opcode for the G_LOAD or G_STORE operation \p GenericOpc,</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/// appropriate for the (value) register bank \p RegBankID and of memory access</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/// size \p OpSize.  This returns the variant with the base+unsigned-immediate</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/// addressing mode (e.g., LDRXui).</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/// \returns \p GenericOpc if the combination is unsupported.</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">  547</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a>(<span class="keywordtype">unsigned</span> GenericOpc, <span class="keywordtype">unsigned</span> RegBankID,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                    <span class="keywordtype">unsigned</span> OpSize) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a> = GenericOpc == TargetOpcode::G_STORE;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">switch</span> (RegBankID) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> AArch64::GPRRegBankID:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">switch</span> (OpSize) {</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRBBui : AArch64::LDRBBui;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRHHui : AArch64::LDRHHui;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRWui : AArch64::LDRWui;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRXui : AArch64::LDRXui;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">case</span> AArch64::FPRRegBankID:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">switch</span> (OpSize) {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRBui : AArch64::LDRBui;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRHui : AArch64::LDRHui;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRSui : AArch64::LDRSui;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <span class="keywordflow">return</span> isStore ? AArch64::STRDui : AArch64::LDRDui;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    }</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/// Helper function that verifies that we have a valid copy at the end of</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span><span class="comment">/// selectCopy. Verifies that the source and dest have the expected sizes and</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"></span><span class="comment">/// then returns true.</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">  583</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">isValidCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstBank,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = RBI.getSizeInBits(DstReg, MRI, TRI);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = RBI.getSizeInBits(SrcReg, MRI, TRI);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="comment">// Make sure the size of the source and dest line up.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      (DstSize == SrcSize ||</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;       <span class="comment">// Copies are a mean to setup initial types, the number of</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;       <span class="comment">// bits may not exactly match.</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;       (Register::isPhysicalRegister(SrcReg) &amp;&amp; DstSize &lt;= SrcSize) ||</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;       <span class="comment">// Copies are a mean to copy bits around, as long as we are</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;       <span class="comment">// on the same register class, that&#39;s fine. Otherwise, that</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;       <span class="comment">// means we need some SUBREG_TO_REG or AND &amp; co.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;       (((DstSize + 31) / 32 == (SrcSize + 31) / 32) &amp;&amp; DstSize &gt; SrcSize)) &amp;&amp;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="stringliteral">&quot;Copy with different width?!&quot;</span>);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// Check the size of the destination.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((DstSize &lt;= 64 || DstBank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID) &amp;&amp;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;         <span class="stringliteral">&quot;GPRs cannot get more than 64-bit width values&quot;</span>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/// Helper function for selectCopy. Inserts a subregister copy from</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/// \p *From to \p *To, linking it up to \p I.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/// e.g, given I = &quot;Dst = COPY SrcReg&quot;, we&#39;ll transform that into</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/// CopyReg (From class) = COPY SrcReg</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/// SubRegCopy (To class) = COPY CopyReg:SubReg</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/// Dst = COPY SubRegCopy</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a6fab083bad03e33ae5a0e7e9e87c460c">  620</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a6fab083bad03e33ae5a0e7e9e87c460c">selectSubregisterCopy</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *To,</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                  <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keyword">auto</span> Copy = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({From}, {SrcReg});</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keyword">auto</span> SubRegCopy = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {To}, {})</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                        .addReg(Copy.getReg(0), 0, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SubRegCopy.getReg(0));</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="comment">// It&#39;s possible that the destination register won&#39;t be constrained. Make</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="comment">// sure that happens.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">if</span> (!Register::isPhysicalRegister(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *To, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;}</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/// Helper function to get the source and destination register classes for a</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/// copy. Returns a std::pair containing the source register class for the</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/// copy, and the destination register class for the copy. If a register class</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/// cannot be determined, then it will be nullptr.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt;</div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">  645</a></span>&#160;<a class="code" href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">getRegClassesForCopy</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRegBank = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, TRI);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRegBank = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, TRI);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = RBI.getSizeInBits(DstReg, MRI, TRI);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordtype">unsigned</span> SrcSize = RBI.getSizeInBits(SrcReg, MRI, TRI);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">// Special casing for cross-bank copies of s1s. We can technically represent</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="comment">// a 1-bit value with any size of register. The minimum size for a GPR is 32</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// bits. So, we need to put the FPR on 32 bits as well.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="comment">// FIXME: I&#39;m not sure if this case holds true outside of copies. If it does,</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">// then we can pull it into the helpers that get the appropriate class for a</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// register bank. Or make a new helper that carries along some constraint</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="comment">// information.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">if</span> (SrcRegBank != DstRegBank &amp;&amp; (DstSize == 1 &amp;&amp; SrcSize == 1))</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    SrcSize = DstSize = 32;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">return</span> {<a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(SrcRegBank, SrcSize, <span class="keyword">true</span>),</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;          <a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(DstRegBank, DstSize, <span class="keyword">true</span>)};</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">  670</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                       <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRegBank = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, TRI);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRegBank = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, TRI);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">// Find the correct register classes for the source and destination registers.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  std::tie(SrcRC, DstRC) = <a class="code" href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">getRegClassesForCopy</a>(I, TII, MRI, TRI, RBI);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">if</span> (!DstRC) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unexpected dest size &quot;</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                      &lt;&lt; RBI.getSizeInBits(DstReg, MRI, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  }</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="comment">// A couple helpers below, for making sure that the copy we produce is valid.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// Set to true if we insert a SUBREG_TO_REG. If we do this, then we don&#39;t want</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// to verify that the src and dst are the same size, since that&#39;s handled by</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">// the SUBREG_TO_REG.</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordtype">bool</span> KnownValid = <span class="keyword">false</span>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// Returns true, or asserts if something we don&#39;t expect happens. Instead of</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// returning true, we return isValidCopy() to ensure that we verify the</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// result.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keyword">auto</span> CheckCopy = [&amp;]() {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// If we have a bitcast or something, we can&#39;t have physical registers.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((I.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() ||</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;            (!Register::isPhysicalRegister(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;             !Register::isPhysicalRegister(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))) &amp;&amp;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;           <span class="stringliteral">&quot;No phys reg on generic operator!&quot;</span>);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(KnownValid || <a class="code" href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">isValidCopy</a>(I, DstRegBank, MRI, TRI, RBI));</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    (void)KnownValid;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  };</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="comment">// Is this a copy? If so, then we may need to insert a subregister copy, or</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="comment">// a SUBREG_TO_REG.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">// Yes. Check if there&#39;s anything to fix up.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">if</span> (!SrcRC) {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t determine source register class\n&quot;</span>);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    }</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*SrcRC);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*DstRC);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="comment">// If we&#39;re doing a cross-bank copy on different-sized registers, we need</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">// to do a bit more work.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="keywordflow">if</span> (SrcSize &gt; DstSize) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      <span class="comment">// We&#39;re doing a cross-bank copy into a smaller register. We need a</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="comment">// subregister copy. First, get a register class that&#39;s on the same bank</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="comment">// as the destination, but the same size as the source.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubregRC =</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(DstRegBank, SrcSize, <span class="keyword">true</span>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubregRC &amp;&amp; <span class="stringliteral">&quot;Didn&#39;t get a register class for subreg?&quot;</span>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="comment">// Get the appropriate subregister for the destination.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(DstRC, TRI, SubReg)) {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t determine subregister for copy.\n&quot;</span>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="comment">// Now, insert a subregister copy using the new register class.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <a class="code" href="AArch64InstructionSelector_8cpp.html#a6fab083bad03e33ae5a0e7e9e87c460c">selectSubregisterCopy</a>(I, MRI, RBI, SrcReg, SubregRC, DstRC, SubReg);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      <span class="keywordflow">return</span> CheckCopy();</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    }</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="comment">// Is this a cross-bank copy?</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">if</span> (DstRegBank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != SrcRegBank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      <span class="keywordflow">if</span> (DstRegBank.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID &amp;&amp; DstSize == 32 &amp;&amp;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;          SrcSize == 16) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <span class="comment">// Special case for FPR16 to GPR32.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <span class="comment">// FIXME: This can probably be generalized like the above case.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> PromoteReg =</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::SUBREG_TO_REG), PromoteReg)</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            .addImm(0)</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64::hsub);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(PromoteReg);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <span class="comment">// Promise that the copy is implicitly validated by the SUBREG_TO_REG.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        KnownValid = <span class="keyword">true</span>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      }</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    }</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">// If the destination is a physical register, then there&#39;s nothing to</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="comment">// change, so we&#39;re done.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">if</span> (Register::isPhysicalRegister(DstReg))</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <span class="keywordflow">return</span> CheckCopy();</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// No need to constrain SrcReg. It will get constrained when we hit another</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">// of its use or its defs. Copies do not have constraints.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, MRI)) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">getName</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::COPY));</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">return</span> CheckCopy();</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">  783</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a>(<span class="keywordtype">unsigned</span> GenericOpc, <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy, <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() || !SrcTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">switch</span> (DstSize) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">switch</span> (SrcSize) {</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        <span class="keywordflow">return</span> AArch64::SCVTFUWSri;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <span class="keywordflow">return</span> AArch64::UCVTFUWSri;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZSUWSr;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZUUWSr;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <span class="keywordflow">return</span> AArch64::SCVTFUXSri;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <span class="keywordflow">return</span> AArch64::UCVTFUXSri;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZSUWDr;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZUUWDr;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      }</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">switch</span> (SrcSize) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <span class="keywordflow">return</span> AArch64::SCVTFUWDri;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        <span class="keywordflow">return</span> AArch64::UCVTFUWDri;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZSUXSr;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZUUXSr;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="keywordflow">switch</span> (GenericOpc) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        <span class="keywordflow">return</span> AArch64::SCVTFUXDri;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <span class="keywordflow">return</span> AArch64::UCVTFUXDri;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZSUXDr;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <span class="keywordflow">return</span> AArch64::FCVTZUUXDr;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      }</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;      <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    }</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  };</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">return</span> GenericOpc;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;}</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a316a1e1ca1a7ee6413c57d350a2fe2ca">  859</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a316a1e1ca1a7ee6413c57d350a2fe2ca">selectSelectOpc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordtype">bool</span> IsFP = (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() !=</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;               AArch64::GPRRegBankID);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span> (Ty == LLT::scalar(32))</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">return</span> IsFP ? AArch64::FCSELSrrr : AArch64::CSELWr;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == LLT::scalar(64) || Ty == LLT::pointer(0, 64))</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> IsFP ? AArch64::FCSELDrrr : AArch64::CSELXr;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;}</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/// Helper function to select the opcode for a G_FCMP.</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ac2d93582353f652e4c84f5ec14de5882">  873</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#ac2d93582353f652e4c84f5ec14de5882">selectFCMPOpc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="comment">// If this is a compare against +0.0, then we don&#39;t have to explicitly</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="comment">// materialize a constant.</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *FPImm = <a class="code" href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">getConstantFPVRegVal</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordtype">bool</span> ShouldUseImm = FPImm &amp;&amp; (FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#ae46c23ed39de6de6cf9ec6e57755e4c5">isZero</a>() &amp;&amp; !FPImm-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a684130a8a53c04cbd92881243d6a5ae1">isNegative</a>());</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">unsigned</span> OpSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">if</span> (OpSize != 32 &amp;&amp; OpSize != 64)</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keywordtype">unsigned</span> CmpOpcTbl[2][2] = {{AArch64::FCMPSrr, AArch64::FCMPDrr},</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                              {AArch64::FCMPSri, AArch64::FCMPDri}};</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">return</span> CmpOpcTbl[ShouldUseImm][OpSize == 64];</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/// Returns true if \p P is an unsigned integer comparison predicate.</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a1a50380e2baa836e29a4bc25295dab92">  887</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a1a50380e2baa836e29a4bc25295dab92">isUnsignedICMPPred</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">switch</span> (P) {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGT:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGE:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULT:</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULE:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">  899</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">switch</span> (P) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_NE:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_EQ:</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">AArch64CC::EQ</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SGT:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SGE:</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SLT:</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SLE:</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGT:</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGE:</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULT:</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULE:</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#aa4186b7a1f5e354c92874d4864fe5bf7">  926</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#aa4186b7a1f5e354c92874d4864fe5bf7">changeFCMPPredToAArch64CC</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2) {</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">switch</span> (P) {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown FP condition!&quot;</span>);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_OEQ:</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    CondCode = <a class="code" href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">AArch64CC::EQ</a>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_OGT:</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_OGE:</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_OLT:</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    CondCode = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">AArch64CC::MI</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_OLE:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_ONE:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    CondCode = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">AArch64CC::MI</a>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_ORD:</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_UNO:</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_UEQ:</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    CondCode = <a class="code" href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">AArch64CC::EQ</a>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_UGT:</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_UGE:</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_ULT:</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_ULE:</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> CmpInst::FCMP_UNE:</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  }</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;}</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectCompareBranch(</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestMBB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CCMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CondReg);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">if</span> (CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_TRUNC)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    CCMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">if</span> (CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_ICMP)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keyword">auto</span> VRegAndVal = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(RHS, MRI);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">if</span> (!VRegAndVal)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RHS, LHS);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  VRegAndVal = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(RHS, MRI);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordflow">if</span> (!VRegAndVal || VRegAndVal-&gt;Value != 0) {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="comment">// If we can&#39;t select a CBZ then emit a cmp + Bcc.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">if</span> (!emitIntegerCompare(CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3),</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                            CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), MIB))</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = <a class="code" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        (<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>());</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::Bcc, {}, {}).addImm(CC).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(DestMBB);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  }</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(LHS, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">CmpInst::Predicate</a>)CCMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>();</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">if</span> (Pred != CmpInst::ICMP_NE &amp;&amp; Pred != CmpInst::ICMP_EQ)</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> CmpWidth = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(LHS).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordtype">unsigned</span> CBOpc = 0;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">if</span> (CmpWidth &lt;= 32)</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    CBOpc = (Pred == CmpInst::ICMP_EQ ? AArch64::CBZW : AArch64::CBNZW);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CmpWidth == 64)</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    CBOpc = (Pred == CmpInst::ICMP_EQ ? AArch64::CBZX : AArch64::CBNZX);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(CBOpc))</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      .addUse(LHS)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(DestMBB)</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa238cd5a6fee2e66e4b5bd3fc2040c19">constrainAllUses</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">/// Returns the element immediate value of a vector shift operand if found.</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/// This needs to detect a splat-like operation, e.g. a G_BUILD_VECTOR.</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc"> 1039</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc">getVectorShiftImm</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg).<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a *vector* shift operand&quot;</span>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OpMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Reg);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpMI &amp;&amp; <span class="stringliteral">&quot;Expected to find a vreg def for vector shift operand&quot;</span>);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">if</span> (OpMI-&gt;getOpcode() != TargetOpcode::G_BUILD_VECTOR)</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">// Check all operands are identical immediates.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  int64_t ImmVal = 0;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 1; Idx &lt; OpMI-&gt;getNumOperands(); ++Idx) {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keyword">auto</span> VRegAndVal = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(OpMI-&gt;getOperand(Idx).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keywordflow">if</span> (!VRegAndVal)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">if</span> (Idx == 1)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      ImmVal = VRegAndVal-&gt;Value;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">if</span> (ImmVal != VRegAndVal-&gt;Value)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  }</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">return</span> ImmVal;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;}</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/// Matches and returns the shift immediate value for a SHL instruction given</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/// a shift operand.</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb"> 1065</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb">getVectorSHLImm</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> ShiftImm = <a class="code" href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc">getVectorShiftImm</a>(Reg, MRI);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">if</span> (!ShiftImm)</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="comment">// Check the immediate is in range for a SHL.</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  int64_t Imm = *ShiftImm;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">if</span> (Imm &lt; 0)</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled element type for vector shift&quot;</span>);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">if</span> (Imm &gt; 7)</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">if</span> (Imm &gt; 15)</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">if</span> (Imm &gt; 31)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">if</span> (Imm &gt; 63)</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  }</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;}</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorSHL(</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SHL);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="comment">// Check if we have a vector of constants on RHS that we can select as the</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="comment">// immediate form.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> ImmVal = <a class="code" href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb">getVectorSHLImm</a>(Ty, Src2Reg, MRI);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">if</span> (Ty == LLT::vector(2, 64)) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    Opc = ImmVal ? AArch64::SHLv2i64_shift : AArch64::USHLv2i64;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == LLT::vector(4, 32)) {</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    Opc = ImmVal ? AArch64::SHLv4i32_shift : AArch64::USHLv4i32;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == LLT::vector(2, 32)) {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    Opc = ImmVal ? AArch64::SHLv2i32_shift : AArch64::USHLv2i32;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled G_SHL type&quot;</span>);</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keyword">auto</span> Shl = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {DstReg}, {Src1Reg});</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">if</span> (ImmVal)</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    Shl.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(*ImmVal);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    Shl.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src2Reg);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Shl, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;}</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorASHR(</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ASHR);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="comment">// There is not a shift right register instruction, but the shift left</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="comment">// register instruction takes a signed value, where negative numbers specify a</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="comment">// right shift.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordtype">unsigned</span> NegOpc = 0;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keywordflow">if</span> (Ty == LLT::vector(2, 64)) {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    Opc = AArch64::SSHLv2i64;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    NegOpc = AArch64::NEGv2i64;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == LLT::vector(4, 32)) {</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    Opc = AArch64::SSHLv4i32;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    NegOpc = AArch64::NEGv4i32;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == LLT::vector(2, 32)) {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    Opc = AArch64::SSHLv2i32;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    NegOpc = AArch64::NEGv2i32;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled G_ASHR type&quot;</span>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keyword">auto</span> Neg = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(NegOpc, {RC}, {Src2Reg});</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Neg, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keyword">auto</span> SShl = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {DstReg}, {Src1Reg, Neg});</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*SShl, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;}</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectVaStartAAPCS(</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectVaStartDarwin(</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ListReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ArgsAddrReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keyword">auto</span> MIB =</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADDXri))</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;          .addDef(ArgsAddrReg)</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">getVarArgsStackIndex</a>())</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;          .addImm(0)</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::STRXui))</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;            .addUse(ArgsAddrReg)</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(ListReg)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>());</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::materializeLargeCMVal(</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V, <span class="keywordtype">unsigned</span> OpFlags)<span class="keyword"> const </span>{</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keyword">auto</span> MovZ = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::MOVZXi, {&amp;AArch64::GPR64RegClass}, {});</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  MovZ-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MF, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1));</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  MovZ-&gt;getOperand(1).setTargetFlags(OpFlags | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> |</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;                                     <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  MovZ-&gt;addOperand(MF, MachineOperand::CreateImm(0));</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MovZ, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keyword">auto</span> BuildMovK = [&amp;](<a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> Flags, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a> ForceDstReg) {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = ForceDstReg</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                          ? ForceDstReg</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                          : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keyword">auto</span> MovI = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::MOVKXi).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> *GV = dyn_cast&lt;GlobalValue&gt;(V)) {</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      MovI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MF, MachineOperand::CreateGA(</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                               GV, MovZ-&gt;getOperand(1).getOffset(), Flags));</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;      MovI-&gt;addOperand(</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;          MF, MachineOperand::CreateBA(cast&lt;BlockAddress&gt;(V),</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                                       MovZ-&gt;getOperand(1).getOffset(), Flags));</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    }</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    MovI-&gt;addOperand(MF, MachineOperand::CreateImm(Offset));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MovI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keywordflow">return</span> DstReg;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  };</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = BuildMovK(MovZ.getReg(0),</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                              <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>, 16, 0);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  DstReg = BuildMovK(DstReg, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>, 32, 0);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  BuildMovK(DstReg, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">AArch64II::MO_G3</a>, 48, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">return</span>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::preISelLower(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">switch</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR: {</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="comment">// These shifts are legalized to have 64 bit shift amounts because we want</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="comment">// to take advantage of the existing imported selection patterns that assume</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="comment">// the immediates are s64s. However, if the shifted type is 32 bits and for</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="comment">// some reason we receive input GMIR that has an s64 shift amount that&#39;s not</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="comment">// a G_CONSTANT, insert a truncate so that we can still select the s32</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="comment">// register-register variant.</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> ShiftTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ShiftReg);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ShiftTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;unexpected vector shift ty&quot;</span>);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 || ShiftTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keyword">auto</span> *AmtMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(ShiftReg);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AmtMI &amp;&amp; <span class="stringliteral">&quot;could not find a vreg definition for shift amount&quot;</span>);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">if</span> (AmtMI-&gt;getOpcode() != TargetOpcode::G_CONSTANT) {</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      <span class="comment">// Insert a subregister copy to implement a 64-&gt;32 trunc</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;      <span class="keyword">auto</span> Trunc = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {SrcTy}, {})</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                       .addReg(ShiftReg, 0, AArch64::sub_32);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(Trunc.getReg(0), RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::GPRRegBankID));</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Trunc.getReg(0));</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    }</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  }</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    contractCrossBankCopyIntoStore(I, MRI);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  }</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;}</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::earlySelectSHL(</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">// We try to match the immediate variant of LSL, which is actually an alias</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="comment">// for a special case of UBFM. Otherwise, we fall back to the imported</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">// selector which will match the register variant.</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SHL &amp;&amp; <span class="stringliteral">&quot;unexpected op&quot;</span>);</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;MO = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keyword">auto</span> VRegAndVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(MO.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">if</span> (!VRegAndVal)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keyword">auto</span> Imm1Fn = Is64Bit ? selectShiftA_64(MO) : selectShiftA_32(MO);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keyword">auto</span> Imm2Fn = Is64Bit ? selectShiftB_64(MO) : selectShiftB_32(MO);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">if</span> (!Imm1Fn || !Imm2Fn)</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keyword">auto</span> NewI =</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Is64Bit ? AArch64::UBFMXri : AArch64::UBFMWri,</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                     {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()}, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RenderFn : *Imm1Fn)</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    RenderFn(NewI);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RenderFn : *Imm2Fn)</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    RenderFn(NewI);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*NewI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::contractCrossBankCopyIntoStore(</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_STORE &amp;&amp; <span class="stringliteral">&quot;Expected G_STORE&quot;</span>);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="comment">// If we&#39;re storing a scalar, it doesn&#39;t matter what register bank that</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="comment">// scalar is on. All that matters is the size.</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="comment">// So, if we see something like this (with a 32-bit scalar as an example):</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// %x:gpr(s32) = ... something ...</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="comment">// %y:fpr(s32) = COPY %x:gpr(s32)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="comment">// G_STORE %y:fpr(s32)</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// We can fix this up into something like this:</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="comment">// G_STORE %x:gpr(s32)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="comment">// And then continue the selection process normally.</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">if</span> (!Def)</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DefDstReg = Def-&gt;getOperand(0).getReg();</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DefDstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefDstReg);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> StoreSrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> StoreSrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(StoreSrcReg);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="comment">// If we get something strange like a physical register, then we shouldn&#39;t</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">// go any further.</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">if</span> (!DefDstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="comment">// Are the source and dst types the same size?</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">if</span> (DefDstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != StoreSrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(StoreSrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) ==</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DefDstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="comment">// We have a cross-bank copy, which is entering a store. Let&#39;s fold it.</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DefDstReg);</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;}</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::earlySelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a basic block!&quot;</span>);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a function!&quot;</span>);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.getParent();</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordflow">switch</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">return</span> earlySelectSHL(I, MRI);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordtype">bool</span> IsZero = <span class="keyword">false</span>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>())</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      IsZero = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>() == 0;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      IsZero = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">if</span> (!IsZero)</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefReg);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">if</span> (Ty != LLT::scalar(64) &amp;&amp; Ty != LLT::scalar(32))</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">if</span> (Ty == LLT::scalar(64)) {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(AArch64::XZR, <span class="keyword">false</span>);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, AArch64::GPR64RegClass, MRI);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">ChangeToRegister</a>(AArch64::WZR, <span class="keyword">false</span>);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, AArch64::GPR32RegClass, MRI);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    }</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::COPY));</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  }</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  }</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;}</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::select(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) {</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a basic block!&quot;</span>);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction should be in a function!&quot;</span>);</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.getParent();</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="comment">// G_PHI requires same handling as PHI</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opcode) || Opcode == TargetOpcode::G_PHI) {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="comment">// Certain non-generic instructions also need some special handling.</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">if</span> (Opcode ==  TargetOpcode::LOAD_STACK_GUARD)</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">if</span> (Opcode == TargetOpcode::PHI || Opcode == TargetOpcode::G_PHI) {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DefTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefReg);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RegClassOrBank =</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(DefReg);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        = RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">if</span> (!DefRC) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        <span class="keywordflow">if</span> (!DefTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        }</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RegClassOrBank.<a class="code" href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">get</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        DefRC = getRegClassForTypeOnBank(DefTy, RB, RBI);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        <span class="keywordflow">if</span> (!DefRC) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;      }</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::PHI));</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, *DefRC, MRI);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  }</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != I.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>()) {</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Generic instruction has unexpected implicit operands\n&quot;</span>);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  }</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="comment">// Try to do some lowering before we start instruction selecting. These</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="comment">// lowerings are purely transformations on the input G_MIR and so selection</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="comment">// must continue after any modification of the instruction.</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  preISelLower(I);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="comment">// There may be patterns where the importer can&#39;t deal with them optimally,</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="comment">// but does select it to a suboptimal sequence so our custom C++ selection</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="comment">// code later never has a chance to work on it. Therefore, we have an early</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="comment">// selection attempt here to give priority to certain selection routines</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="comment">// over the imported ones.</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keywordflow">if</span> (earlySelect(I))</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1mca.html#a9daeae4f77bbf637d7f5ed46c92ed5c5">selectImpl</a>(I, *CoverageInfo))</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty =</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() ? MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) : <a class="code" href="classllvm_1_1LLT.html">LLT</a>{};</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND: {</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 32) {</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <span class="comment">// We shouldn&#39;t need this on AArch64, but it would be implemented as an</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      <span class="comment">// EXTRACT_SUBREG followed by a TBNZW because TBNZX has no encoding if the</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="comment">// bit being tested is &lt; 32.</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_BRCOND has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected at most 32-bits&quot;</span>);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    }</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestMBB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="comment">// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="comment">// instructions will not be produced, as they are conditional branch</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="comment">// instructions that do not set flags.</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="keywordtype">bool</span> ProduceNonFlagSettingCondBr =</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keywordflow">if</span> (ProduceNonFlagSettingCondBr &amp;&amp; selectCompareBranch(I, MF, MRI))</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <span class="keywordflow">if</span> (ProduceNonFlagSettingCondBr) {</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::TBNZW))</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                     .addUse(CondReg)</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*bit offset=*/</span>0)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(DestMBB);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB.getInstr(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea1a51b40d6f1639168781492b8a6762e1">CMP</a> = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ANDSWri))</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                     .addDef(AArch64::WZR)</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(CondReg)</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea1a51b40d6f1639168781492b8a6762e1">CMP</a>.getInstr(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;      <span class="keyword">auto</span> Bcc =</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::Bcc))</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;              .addImm(<a class="code" href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">AArch64CC::EQ</a>)</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(DestMBB);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Bcc.getInstr(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    }</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  }</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BRINDIRECT: {</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">AArch64::BR</a>));</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  }</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BRJT:</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordflow">return</span> selectBrJT(I, MRI);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BSWAP: {</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="comment">// Handle vector types for G_BSWAP directly.</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="comment">// We should only get vector types here; everything else is handled by the</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="comment">// importer right now.</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 128) {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Dst type for G_BSWAP currently unsupported.\n&quot;</span>);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    }</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="comment">// Only handle 4 and 2 element vectors for now.</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="comment">// TODO: 16-bit elements.</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">if</span> (NumElts != 4 &amp;&amp; NumElts != 2) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported number of elements for G_BSWAP.\n&quot;</span>);</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    }</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="comment">// Choose the correct opcode for the supported types. Right now, that&#39;s</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="comment">// v2s32, v4s32, and v2s64.</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordtype">unsigned</span> EltSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="keywordflow">if</span> (EltSize == 32)</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;      Opc = (DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2) ? AArch64::REV32v8i8</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                                          : AArch64::REV32v16i8;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64)</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      Opc = AArch64::REV64v16i8;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    <span class="comment">// We should always get something by the time we get here...</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc != 0 &amp;&amp; <span class="stringliteral">&quot;Didn&#39;t get an opcode for G_BSWAP?&quot;</span>);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  }</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> isFP = Opcode == TargetOpcode::G_FCONSTANT;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> s8 = LLT::scalar(8);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> s16 = LLT::scalar(16);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> s32 = LLT::scalar(32);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> s64 = LLT::scalar(64);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> p0 = LLT::pointer(0, 64);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DefTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefReg);</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefSize = DefTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DefReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="comment">// FIXME: Redundant check, but even less readable when factored out.</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">if</span> (isFP) {</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <span class="keywordflow">if</span> (Ty != s32 &amp;&amp; Ty != s64) {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize FP &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; constant, expected: &quot;</span> &lt;&lt; s32 &lt;&lt; <span class="stringliteral">&quot; or &quot;</span> &lt;&lt; s64</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;                          &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      }</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID) {</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize FP &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; constant on bank: &quot;</span> &lt;&lt; RB</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;, expected: FPR\n&quot;</span>);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      }</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      <span class="comment">// The case when we have 0.0 is covered by tablegen. Reject it here so we</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="comment">// can be sure tablegen works correctly and isn&#39;t rescued by this code.</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a43efe9700a64d52fdf51d350923eef33">isExactlyValue</a>(0.0))</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;      <span class="comment">// s32 and s64 are covered by tablegen.</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      <span class="keywordflow">if</span> (Ty != p0 &amp;&amp; Ty != s8 &amp;&amp; Ty != s16) {</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize integer &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; constant, expected: &quot;</span> &lt;&lt; s32 &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; s64</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;, or &quot;</span> &lt;&lt; p0 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      }</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;      <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID) {</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unable to materialize integer &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; constant on bank: &quot;</span> &lt;&lt; RB</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      }</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    }</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="comment">// We allow G_CONSTANT of types &lt; 32b.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MovOpc =</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;        DefSize == 64 ? AArch64::MOVi64imm : AArch64::MOVi32imm;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keywordflow">if</span> (isFP) {</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      <span class="comment">// Either emit a FMOV, or emit a copy to emit a normal mov.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;GPRRC =</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;          DefSize == 32 ? AArch64::GPR32RegClass : AArch64::GPR64RegClass;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;FPRRC =</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;          DefSize == 32 ? AArch64::FPR32RegClass : AArch64::FPR64RegClass;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;      <span class="comment">// Can we use a FMOV instruction to represent the immediate?</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;      <span class="keywordflow">if</span> (emitFMovForFConstant(I, MRI))</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      <span class="comment">// Nope. Emit a copy and use a normal mov instead.</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefGPRReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;GPRRC);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;      RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DefGPRReg);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>(), std::next(I.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({DefReg}, {DefGPRReg});</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;      <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, FPRRC, MRI)) {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_FCONSTANT def operand\n&quot;</span>);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      }</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;      <span class="comment">// FIXME: Is going through int64_t always correct?</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;          ImmOp.<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>().<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>()) {</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;      uint64_t Val = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Val);</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      uint64_t Val = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Val);</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    }</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(MovOpc));</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  }</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT: {</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    (void)DstTy;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 64) {</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;      <span class="comment">// This should be an extract of an s128, which is like a vector extract.</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 128)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;      <span class="comment">// Only support extracting 64 bits from an s128 at the moment.</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;      <span class="comment">// Check we have the right regbank always.</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID &amp;&amp;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;             DstRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID &amp;&amp;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;             <span class="stringliteral">&quot;Wrong extract regbank!&quot;</span>);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      (void)SrcRB;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;      <span class="comment">// Emit the same code as a vector extract.</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      <span class="comment">// Offset must be a multiple of 64.</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <span class="keywordflow">if</span> (Offset % 64 != 0)</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;      <span class="keywordtype">unsigned</span> LaneIdx = Offset / 64;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = emitExtractVectorElt(</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;          DstReg, DstRB, LLT::scalar(64), SrcReg, LaneIdx, MIB);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;      <span class="keywordflow">if</span> (!Extract)</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(SrcSize == 64 ? AArch64::UBFMXri : AArch64::UBFMWri));</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, I).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() +</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;                                      Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() - 1);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">if</span> (SrcSize &lt; 64) {</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcSize == 32 &amp;&amp; DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 16 &amp;&amp;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;             <span class="stringliteral">&quot;unexpected G_EXTRACT types&quot;</span>);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    }</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(LLT::scalar(64));</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>(), std::next(I.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()}, {})</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;        .addReg(DstReg, 0, AArch64::sub_32);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;                                 AArch64::GPR32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DstReg);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  }</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT: {</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="comment">// Larger inserts are vectors, same-size ones should be something else by</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="comment">// now (split up or turned into COPYs).</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 64 || SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 32)</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(DstSize == 64 ? AArch64::BFMXri : AArch64::BFMWri));</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordtype">unsigned</span> LSB = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>((DstSize - LSB) % DstSize);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, I).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Width - 1);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    <span class="keywordflow">if</span> (DstSize &lt; 64) {</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstSize == 32 &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 16 &amp;&amp;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;             <span class="stringliteral">&quot;unexpected G_INSERT types&quot;</span>);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    }</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(LLT::scalar(64));</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::SUBREG_TO_REG))</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;        .addDef(SrcReg)</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        .addImm(AArch64::sub_32);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                                 AArch64::GPR32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(SrcReg);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  }</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX: {</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="comment">// allocas and G_FRAME_INDEX are only supported in addrspace(0).</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">if</span> (Ty != LLT::pointer(0, 64)) {</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_FRAME_INDEX pointer has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::pointer(0, 64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ADDXri));</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="comment">// MOs for a #0 shifted immediate.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MachineOperand::CreateImm(0));</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MachineOperand::CreateImm(0));</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  }</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keyword">auto</span> GV = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keywordflow">if</span> (GV-&gt;isThreadLocal())</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;      <span class="keywordflow">return</span> selectTLSGlobalValue(I, MRI);</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <span class="keywordtype">unsigned</span> OpFlags = STI.ClassifyGlobalReference(GV, <a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordflow">if</span> (OpFlags &amp; <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) {</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64::LOADgot</a>));</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">setTargetFlags</a>(OpFlags);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>.getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <span class="comment">// Materialize the global using movz/movk instructions.</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;      materializeLargeCMVal(I, GV, OpFlags);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>.getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">AArch64::ADR</a>));</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">setTargetFlags</a>(OpFlags);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddr));</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">setTargetFlags</a>(OpFlags | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, I);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(),</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;                           OpFlags | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    }</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  }</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE: {</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <span class="keywordtype">bool</span> IsZExtLoad = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ZEXTLOAD;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    <span class="keywordflow">if</span> (PtrTy != LLT::pointer(0, 64)) {</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Load/Store pointer has type: &quot;</span> &lt;&lt; PtrTy</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::pointer(0, 64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    }</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    <span class="keyword">auto</span> &amp;MemOp = **I.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">if</span> (MemOp.isAtomic()) {</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      <span class="comment">// For now we just support s8 acquire loads to be able to compile stack</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      <span class="comment">// protector code.</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;      <span class="keywordflow">if</span> (MemOp.getOrdering() == AtomicOrdering::Acquire &amp;&amp;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;          MemOp.getSize() == 1) {</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::LDARB));</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      }</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Atomic load/store not fully supported yet\n&quot;</span>);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    }</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordtype">unsigned</span> MemSizeInBits = MemOp.getSize() * 8;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;PtrRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(PtrReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="comment">// Sanity-check the pointer register.</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PtrRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID &amp;&amp;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;           <span class="stringliteral">&quot;Load/Store pointer operand isn&#39;t a GPR&quot;</span>);</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(PtrReg).<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() &amp;&amp;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;           <span class="stringliteral">&quot;Load/Store pointer operand isn&#39;t a pointer&quot;</span>);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> ValReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ValReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NewOpc =</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;        <a class="code" href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), MemSizeInBits);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keywordflow">if</span> (NewOpc == I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(NewOpc));</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keyword">auto</span> *PtrMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(PtrReg);</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="comment">// Try to fold a GEP into our unsigned immediate addressing mode.</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="keywordflow">if</span> (PtrMI-&gt;getOpcode() == TargetOpcode::G_PTR_ADD) {</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> COff = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(PtrMI-&gt;getOperand(2).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;        int64_t Imm = *COff;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = MemSizeInBits / 8;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <span class="keywordflow">if</span> ((Imm &amp; (Size - 1)) == 0 &amp;&amp; Imm &gt;= 0 &amp;&amp; Imm &lt; (0x1000 &lt;&lt; Scale)) {</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> Ptr2Reg = PtrMI-&gt;getOperand(1).getReg();</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;          I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Ptr2Reg);</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;          PtrMI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Ptr2Reg);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;          Offset = Imm / <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        }</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      }</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    }</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="comment">// If we haven&#39;t folded anything into our addressing mode yet, try to fold</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="comment">// a frame index into the base+offset.</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keywordflow">if</span> (!Offset &amp;&amp; PtrMI-&gt;getOpcode() == TargetOpcode::G_FRAME_INDEX)</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a7fb2fa5f03892c204833ea264c21d848">ChangeToFrameIndex</a>(PtrMI-&gt;getOperand(1).getIndex());</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(MachineOperand::CreateImm(Offset));</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="comment">// If we&#39;re storing a 0, use WZR/XZR.</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> CVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(ValReg, MRI)) {</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      <span class="keywordflow">if</span> (*CVal == 0 &amp;&amp; Opcode == TargetOpcode::G_STORE) {</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;        <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::STRWui)</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;          I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(AArch64::WZR);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AArch64::STRXui)</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;          I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(AArch64::XZR);</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;      }</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    }</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <span class="keywordflow">if</span> (IsZExtLoad) {</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;      <span class="comment">// The zextload from a smaller type to i32 should be handled by the importer.</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ValReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      <span class="comment">// If we have a ZEXTLOAD then change the load&#39;s type to be a narrower reg</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;      <span class="comment">//and zero_extend with SUBREG_TO_REG.</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> LdReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(LdReg);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>(), std::next(I.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()));</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::SUBREG_TO_REG, {DstReg}, {})</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;          .addImm(0)</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LdReg)</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64::sub_32);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      <span class="keywordflow">return</span> RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AArch64::GPR64allRegClass,</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;                                          MRI);</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    }</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  }</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SMULH:</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UMULH: {</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    <span class="comment">// Reject the various things we don&#39;t support yet.</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(I, RBI, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DefReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID) {</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_[SU]MULH on bank: &quot;</span> &lt;&lt; RB &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    }</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <span class="keywordflow">if</span> (Ty != LLT::scalar(64)) {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_[SU]MULH has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::scalar(64) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    }</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SMULH ? AArch64::SMULHrr</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;                                                             : AArch64::UMULHrr;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(NewOpc));</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="comment">// Now that we selected an opcode, we need to constrain the register</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="comment">// operands to use appropriate classes.</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  }</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">isVector</a>())</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;      <span class="keywordflow">return</span> selectVectorASHR(I, MRI);</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_SHL &amp;&amp;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">isVector</a>())</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      <span class="keywordflow">return</span> selectVectorSHL(I, MRI);</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR: {</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="comment">// Reject the various things we don&#39;t support yet.</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a>(I, RBI, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpSize = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DefReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), OpSize);</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">if</span> (NewOpc == I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(NewOpc));</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <span class="comment">// FIXME: Should the type be always reset in setDesc?</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="comment">// Now that we selected an opcode, we need to constrain the register</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="comment">// operands to use appropriate classes.</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  }</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD: {</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    emitADD(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2),</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;            MIRBuilder);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  }</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UADDO: {</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    <span class="comment">// TODO: Support other types.</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keywordtype">unsigned</span> OpSize = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    <span class="keywordflow">if</span> (OpSize != 32 &amp;&amp; OpSize != 64) {</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;          &lt;&lt; <span class="stringliteral">&quot;G_UADDO currently only supported for 32 and 64 b types.\n&quot;</span>);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    }</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="comment">// TODO: Support vectors.</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_UADDO currently only supported for scalars.\n&quot;</span>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    }</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="comment">// Add and set the set condition flag.</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keywordtype">unsigned</span> AddsOpc = OpSize == 32 ? AArch64::ADDSWrr : AArch64::ADDSXrr;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="keyword">auto</span> AddsMI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;        AddsOpc, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()},</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;        {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*AddsMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="comment">// Now, put the overflow result in the register given by the first operand</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="comment">// to the G_UADDO. CSINC increments the result when the predicate is false,</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="comment">// so to get the increment when it&#39;s true, we need to use the inverse. In</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="comment">// this case, we want to increment when carry is set.</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <span class="keyword">auto</span> CsetMI = MIRBuilder</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;                      .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::CSINCWr, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()},</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;                                  {<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::WZR), <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::WZR)})</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;                      .addImm(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>));</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CsetMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  }</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_MASK: {</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;    uint64_t <a class="code" href="structllvm_1_1Align.html">Align</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <span class="keywordflow">if</span> (Align &gt;= 64 || Align == 0)</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ~((1ULL &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>) - 1);</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ANDXri));</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(Mask, 64));</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  }</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC: {</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <span class="keywordflow">if</span> (DstRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != SrcRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>()) {</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_TRUNC/G_PTRTOINT input/output on different banks\n&quot;</span>);</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    }</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="keywordflow">if</span> (DstRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID) {</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;          getRegClassForTypeOnBank(DstTy, DstRB, RBI);</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;      <span class="keywordflow">if</span> (!DstRC)</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;          getRegClassForTypeOnBank(SrcTy, SrcRB, RBI);</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;      <span class="keywordflow">if</span> (!SrcRC)</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;      <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, MRI) ||</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;          !RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, MRI)) {</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_TRUNC/G_PTRTOINT\n&quot;</span>);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;      }</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;      <span class="keywordflow">if</span> (DstRC == SrcRC) {</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;        <span class="comment">// Nothing to be done</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_TRUNC &amp;&amp; DstTy == LLT::scalar(32) &amp;&amp;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;                 SrcTy == LLT::scalar(64)) {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;TableGen can import this case&quot;</span>);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstRC == &amp;AArch64::GPR32RegClass &amp;&amp;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;                 SrcRC == &amp;AArch64::GPR64RegClass) {</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(AArch64::sub_32);</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled mismatched classes in G_TRUNC/G_PTRTOINT\n&quot;</span>);</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      }</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::COPY));</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID) {</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;      <span class="keywordflow">if</span> (DstTy == LLT::vector(4, 16) &amp;&amp; SrcTy == LLT::vector(4, 32)) {</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::XTNv4i16));</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;        <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;      }</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128) {</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;        <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = emitExtractVectorElt(</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;            DstReg, DstRB, LLT::scalar(DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()), SrcReg, 0, MIB);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;        <span class="keywordflow">if</span> (!Extract)</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;      }</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    }</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  }</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT: {</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBDst = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    <span class="keywordflow">if</span> (RBDst.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID) {</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT on bank: &quot;</span> &lt;&lt; RBDst</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    }</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBSrc = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    <span class="keywordflow">if</span> (RBSrc.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::GPRRegBankID) {</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT on bank: &quot;</span> &lt;&lt; RBSrc</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: GPR\n&quot;</span>);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    }</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    <span class="keywordflow">if</span> (DstSize == 0) {</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT operand has no size, not a gvreg?\n&quot;</span>);</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    }</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    <span class="keywordflow">if</span> (DstSize != 64 &amp;&amp; DstSize &gt; 32) {</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ANYEXT to size: &quot;</span> &lt;&lt; DstSize</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: 32 or 64\n&quot;</span>);</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    }</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    <span class="comment">// At this point G_ANYEXT is just like a plain COPY, but we need</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="comment">// to explicitly form the 64-bit value if any.</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keywordflow">if</span> (DstSize &gt; 32) {</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> ExtSrc = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR64allRegClass);</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::SUBREG_TO_REG))</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;          .addDef(ExtSrc)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg)</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64::sub_32);</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(ExtSrc);</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    }</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  }</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXT: {</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsSigned = Opcode == TargetOpcode::G_SEXT;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DefReg);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Should be handled by imported patterns.</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((*RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DefReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)).getID() ==</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;               AArch64::GPRRegBankID &amp;&amp;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;           <span class="stringliteral">&quot;Unexpected ext regbank&quot;</span>);</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    <span class="comment">// First check if we&#39;re extending the result of a load which has a dest type</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <span class="comment">// smaller than 32 bits, then this zext is redundant. GPR32 is the smallest</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <span class="comment">// GPR register on AArch64 and all loads which are smaller automatically</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="comment">// zero-extend the upper bits. E.g.</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    <span class="comment">// %v(s8) = G_LOAD %p, :: (load 1)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="comment">// %v2(s32) = G_ZEXT %v(s8)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keywordflow">if</span> (!IsSigned) {</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;      <span class="keyword">auto</span> *LoadMI = <a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(TargetOpcode::G_LOAD, SrcReg, MRI);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <span class="keywordflow">if</span> (LoadMI &amp;&amp;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;          RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID) {</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = *LoadMI-&gt;memoperands_begin();</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;        <span class="keywordtype">unsigned</span> BytesLoaded = MemOp-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;        <span class="keywordflow">if</span> (BytesLoaded &lt; 4 &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">getSizeInBytes</a>() == BytesLoaded)</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      }</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    }</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="keywordflow">if</span> (DstSize == 64) {</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      <span class="comment">// FIXME: Can we avoid manually doing this?</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;      <span class="keywordflow">if</span> (!RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AArch64::GPR32RegClass, MRI)) {</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getName(Opcode)</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;      }</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;      <span class="keyword">auto</span> SubregToReg =</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;          MIB.buildInstr(AArch64::SUBREG_TO_REG, {&amp;AArch64::GPR64RegClass}, {})</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;              .addImm(0)</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;              .addUse(SrcReg)</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;              .addImm(AArch64::sub_32);</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      ExtI = MIB.buildInstr(IsSigned ? AArch64::SBFMXri : AArch64::UBFMXri,</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;                             {DefReg}, {SubregToReg})</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;                  .addImm(0)</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;                  .addImm(SrcSize - 1);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstSize &lt;= 32) {</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;      ExtI = MIB.buildInstr(IsSigned ? AArch64::SBFMWri : AArch64::UBFMWri,</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;                             {DefReg}, {SrcReg})</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;                  .addImm(0)</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;                  .addImm(SrcSize - 1);</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    }</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  }</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI: {</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;              SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a>(Opcode, DstTy, SrcTy);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <span class="keywordflow">if</span> (NewOpc == Opcode)</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(NewOpc));</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="comment">// The importer is currently unable to import pointer types since they</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="comment">// didn&#39;t exist in SelectionDAG.</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="comment">// Imported SelectionDAG rules can handle every bitcast except those that</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="comment">// bitcast from a type to the same type. Ideally, these shouldn&#39;t occur</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    <span class="comment">// but we might not run an optimizer that deletes them. The other exception</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    <span class="comment">// is bitcasts involving pointer types, as SelectionDAG has no knowledge</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="comment">// of them.</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) != LLT::scalar(1)) {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_SELECT cond has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::scalar(1) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    }</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> CondReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> TReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> FReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <span class="keywordflow">if</span> (tryOptSelect(I))</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CSelOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#a316a1e1ca1a7ee6413c57d350a2fe2ca">selectSelectOpc</a>(I, MRI, RBI);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TstMI =</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;        *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ANDSWri))</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;             .addDef(AArch64::WZR)</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(CondReg)</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(1, 32));</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CSelMI = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(CSelOpc))</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;                                .addDef(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;                                .addUse(TReg)</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(FReg)</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(TstMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(CSelMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  }</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ICMP: {</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;      <span class="keywordflow">return</span> selectVectorICmp(I, MRI);</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;    <span class="keywordflow">if</span> (Ty != LLT::scalar(32)) {</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_ICMP result has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::scalar(32) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    }</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordflow">if</span> (!emitIntegerCompare(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1),</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;                            MIRBuilder))</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    emitCSetForICMP(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>(),</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;                    MIRBuilder);</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  }</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP: {</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    <span class="keywordflow">if</span> (Ty != LLT::scalar(32)) {</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;G_FCMP result has type: &quot;</span> &lt;&lt; Ty</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;, expected: &quot;</span> &lt;&lt; LLT::scalar(32) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    }</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    <span class="keywordtype">unsigned</span> CmpOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#ac2d93582353f652e4c84f5ec14de5882">selectFCMPOpc</a>(I, MRI);</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    <span class="keywordflow">if</span> (!CmpOpc)</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="comment">// FIXME: regbank</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC1, CC2;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    <a class="code" href="AArch64InstructionSelector_8cpp.html#aa4186b7a1f5e354c92874d4864fe5bf7">changeFCMPPredToAArch64CC</a>(</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;        (<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>(), CC1, CC2);</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    <span class="comment">// Partially build the compare. Decide if we need to add a use for the</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    <span class="comment">// third operand based off whether or not we&#39;re comparing against 0.0.</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;    <span class="keyword">auto</span> CmpMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(CmpOpc))</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;                     .addUse(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="comment">// If we don&#39;t have an immediate compare, then we need to add a use of the</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="comment">// register which wasn&#39;t used for the immediate.</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <span class="comment">// Note that the immediate will always be the last operand.</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    <span class="keywordflow">if</span> (CmpOpc != AArch64::FCMPSri &amp;&amp; CmpOpc != AArch64::FCMPDri)</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;      CmpMI = CmpMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Def1Reg = DefReg;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="keywordflow">if</span> (CC2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>)</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      Def1Reg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CSetMI =</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;        *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::CSINCWr))</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;             .addDef(Def1Reg)</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(AArch64::WZR)</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(AArch64::WZR)</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(CC1));</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <span class="keywordflow">if</span> (CC2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> Def2Reg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CSet2MI =</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;          *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::CSINCWr))</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;               .addDef(Def2Reg)</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(AArch64::WZR)</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(AArch64::WZR)</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(CC2));</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OrMI =</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;          *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::ORRWrr))</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;               .addDef(DefReg)</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Def1Reg)</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Def2Reg);</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(OrMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(CSet2MI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    }</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CmpMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(CSetMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  }</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_VASTART:</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="keywordflow">return</span> STI.isTargetDarwin() ? selectVaStartDarwin(I, MF, MRI)</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;                                : selectVaStartAAPCS(I, MF, MRI);</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    <span class="keywordflow">return</span> selectIntrinsic(I, MRI);</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="keywordflow">return</span> selectIntrinsicWithSideEffects(I, MRI);</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF: {</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::IMPLICIT_DEF));</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        getRegClassForTypeOnBank(DstTy, DstRB, RBI);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, MRI);</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  }</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BLOCK_ADDR: {</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>.getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;      materializeLargeCMVal(I, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">getBlockAddress</a>(), 0);</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddrBA));</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;      <span class="keyword">auto</span> MovMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::MOVaddrBA),</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;                           I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;                       .addBlockAddress(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">getBlockAddress</a>(),</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;                                        <span class="comment">/* Offset */</span> 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>)</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;                       .addBlockAddress(</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;                           I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">getBlockAddress</a>(), <span class="comment">/* Offset */</span> 0,</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;                           <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a>);</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;      I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MovMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    }</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  }</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_TRUNC:</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;    <span class="keywordflow">return</span> selectIntrinsicTrunc(I, MRI);</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_ROUND:</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;    <span class="keywordflow">return</span> selectIntrinsicRound(I, MRI);</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    <span class="keywordflow">return</span> selectBuildVector(I, MRI);</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(I, MRI);</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(I, MRI);</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHUFFLE_VECTOR:</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <span class="keywordflow">return</span> selectShuffleVector(I, MRI);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">return</span> selectExtractElt(I, MRI);</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;    <span class="keywordflow">return</span> selectInsertElt(I, MRI);</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS:</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    <span class="keywordflow">return</span> selectConcatVectors(I, MRI);</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_JUMP_TABLE:</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;    <span class="keywordflow">return</span> selectJumpTable(I, MRI);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  }</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;}</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectBrJT(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I,</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;                                            <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_BRJT &amp;&amp; <span class="stringliteral">&quot;Expected G_BRJT&quot;</span>);</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> JTAddr = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordtype">unsigned</span> JTI = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ScratchReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR64spRegClass);</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::JumpTableDest32, {TargetReg, ScratchReg},</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;                 {JTAddr, Index})</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;      .addJumpTableIndex(JTI);</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <span class="comment">// Build the indirect branch.</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">AArch64::BR</a>, {}, {TargetReg});</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;}</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectJumpTable(</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_JUMP_TABLE &amp;&amp; <span class="stringliteral">&quot;Expected jump table&quot;</span>);</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">isJTI</a>() &amp;&amp; <span class="stringliteral">&quot;Jump table op should have a JTI!&quot;</span>);</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keywordtype">unsigned</span> JTI = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="comment">// We generate a MOVaddrJT which will get expanded to an ADRP + ADD later.</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keyword">auto</span> MovMI =</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::MOVaddrJT, {DstReg}, {})</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;          .addJumpTableIndex(JTI, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>)</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac2090a63769fa3e7ba2e0eadbe57309e">addJumpTableIndex</a>(JTI, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a>);</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MovMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;}</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectTLSGlobalValue(</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="keywordflow">if</span> (!STI.isTargetMachO())</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">setAdjustsStack</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> &amp;GV = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64::LOADgot</a>, {AArch64::X0}, {})</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;      .addGlobalAddress(&amp;GV, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::LDRXui, {&amp;AArch64::GPR64commonRegClass},</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                             {<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::X0)})</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;                  .addImm(0);</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="comment">// TLS calls preserve all registers except those that absolutely must be</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="comment">// trashed: X0 (it takes an argument), LR (it&#39;s a call) and NZCV (let&#39;s not be</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <span class="comment">// silly).</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::BLR, {}, {<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>})</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;      .addDef(AArch64::X0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>)</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">addRegMask</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getTLSCallPreservedMask());</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::X0));</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), AArch64::GPR64RegClass,</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;                               <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;}</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicTrunc(</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="comment">// Select the correct opcode.</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      Opc = AArch64::FRINTZHr;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;      Opc = AArch64::FRINTZSr;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;      Opc = AArch64::FRINTZDr;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;    }</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;      <span class="keywordflow">if</span> (NumElts == 4)</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;        Opc = AArch64::FRINTZv4f16;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumElts == 8)</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;        Opc = AArch64::FRINTZv8f16;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;      <span class="keywordflow">if</span> (NumElts == 2)</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;        Opc = AArch64::FRINTZv2f32;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumElts == 4)</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;        Opc = AArch64::FRINTZv4f32;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;      <span class="keywordflow">if</span> (NumElts == 2)</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;        Opc = AArch64::FRINTZv2f64;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    }</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  }</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="keywordflow">if</span> (!Opc) {</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    <span class="comment">// Didn&#39;t get an opcode above, bail.</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported type for G_INTRINSIC_TRUNC!\n&quot;</span>);</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  }</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  <span class="comment">// Legalization would have set us up perfectly for this; we just need to</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  <span class="comment">// set the opcode and move on.</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;}</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicRound(</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  <span class="comment">// Select the correct opcode.</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;      Opc = AArch64::FRINTAHr;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      Opc = AArch64::FRINTASr;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;      Opc = AArch64::FRINTADr;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    }</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="keywordflow">switch</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;      <span class="keywordflow">if</span> (NumElts == 4)</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;        Opc = AArch64::FRINTAv4f16;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumElts == 8)</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;        Opc = AArch64::FRINTAv8f16;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;      <span class="keywordflow">if</span> (NumElts == 2)</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        Opc = AArch64::FRINTAv2f32;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumElts == 4)</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        Opc = AArch64::FRINTAv4f32;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;      <span class="keywordflow">if</span> (NumElts == 2)</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        Opc = AArch64::FRINTAv2f64;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;    }</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  }</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">if</span> (!Opc) {</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;    <span class="comment">// Didn&#39;t get an opcode above, bail.</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported type for G_INTRINSIC_ROUND!\n&quot;</span>);</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  }</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="comment">// Legalization would have set us up perfectly for this; we just need to</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="comment">// set the opcode and move on.</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opc));</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;}</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectVectorICmp(</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  <span class="keywordtype">unsigned</span> SrcEltSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="comment">// First index is element size, 0 == 8b, 1 == 16b, 2 == 32b, 3 == 64b</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <span class="comment">// Second index is num elts, 0 == v2, 1 == v4, 2 == v8, 3 == v16</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="comment">// Third index is cc opcode:</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="comment">// 0 == eq</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="comment">// 1 == ugt</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="comment">// 2 == uge</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="comment">// 3 == ult</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="comment">// 4 == ule</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">// 5 == sgt</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="comment">// 6 == sge</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="comment">// 7 == slt</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="comment">// 8 == sle</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="comment">// ne is done by negating &#39;eq&#39; result.</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="comment">// This table below assumes that for some comparisons the operands will be</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="comment">// commuted.</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="comment">// ult op == commute + ugt op</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <span class="comment">// ule op == commute + uge op</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="comment">// slt op == commute + sgt op</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="comment">// sle op == commute + sge op</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <span class="keywordtype">unsigned</span> PredIdx = 0;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="keywordtype">bool</span> SwapOperands = <span class="keyword">false</span>;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">CmpInst::Predicate</a>)I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>();</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">switch</span> (Pred) {</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_NE:</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_EQ:</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    PredIdx = 0;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGT:</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    PredIdx = 1;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_UGE:</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    PredIdx = 2;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULT:</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;    PredIdx = 3;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    SwapOperands = <span class="keyword">true</span>;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_ULE:</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;    PredIdx = 4;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;    SwapOperands = <span class="keyword">true</span>;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SGT:</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    PredIdx = 5;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SGE:</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    PredIdx = 6;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SLT:</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    PredIdx = 7;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    SwapOperands = <span class="keyword">true</span>;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="keywordflow">case</span> CmpInst::ICMP_SLE:</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    PredIdx = 8;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    SwapOperands = <span class="keyword">true</span>;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled icmp predicate&quot;</span>);</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  }</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="comment">// This table obviously should be tablegen&#39;d when we have our GISel native</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <span class="comment">// tablegen selector.</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcTable[4][4][9] = {</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;      {</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;          {AArch64::CMEQv8i8, AArch64::CMHIv8i8, AArch64::CMHSv8i8,</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;           AArch64::CMHIv8i8, AArch64::CMHSv8i8, AArch64::CMGTv8i8,</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;           AArch64::CMGEv8i8, AArch64::CMGTv8i8, AArch64::CMGEv8i8},</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;          {AArch64::CMEQv16i8, AArch64::CMHIv16i8, AArch64::CMHSv16i8,</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;           AArch64::CMHIv16i8, AArch64::CMHSv16i8, AArch64::CMGTv16i8,</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;           AArch64::CMGEv16i8, AArch64::CMGTv16i8, AArch64::CMGEv16i8}</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;      },</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;      {</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;          {AArch64::CMEQv4i16, AArch64::CMHIv4i16, AArch64::CMHSv4i16,</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;           AArch64::CMHIv4i16, AArch64::CMHSv4i16, AArch64::CMGTv4i16,</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;           AArch64::CMGEv4i16, AArch64::CMGTv4i16, AArch64::CMGEv4i16},</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;          {AArch64::CMEQv8i16, AArch64::CMHIv8i16, AArch64::CMHSv8i16,</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;           AArch64::CMHIv8i16, AArch64::CMHSv8i16, AArch64::CMGTv8i16,</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;           AArch64::CMGEv8i16, AArch64::CMGTv8i16, AArch64::CMGEv8i16},</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;           0 <span class="comment">/* invalid */</span>}</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;      },</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      {</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;          {AArch64::CMEQv2i32, AArch64::CMHIv2i32, AArch64::CMHSv2i32,</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;           AArch64::CMHIv2i32, AArch64::CMHSv2i32, AArch64::CMGTv2i32,</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;           AArch64::CMGEv2i32, AArch64::CMGTv2i32, AArch64::CMGEv2i32},</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;          {AArch64::CMEQv4i32, AArch64::CMHIv4i32, AArch64::CMHSv4i32,</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;           AArch64::CMHIv4i32, AArch64::CMHSv4i32, AArch64::CMGTv4i32,</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;           AArch64::CMGEv4i32, AArch64::CMGTv4i32, AArch64::CMGEv4i32},</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;           0 <span class="comment">/* invalid */</span>}</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;      },</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;      {</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;          {AArch64::CMEQv2i64, AArch64::CMHIv2i64, AArch64::CMHSv2i64,</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;           AArch64::CMHIv2i64, AArch64::CMHSv2i64, AArch64::CMGTv2i64,</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;           AArch64::CMGEv2i64, AArch64::CMGTv2i64, AArch64::CMGEv2i64},</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;           0 <span class="comment">/* invalid */</span>},</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;          {0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;           0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>, 0 <span class="comment">/* invalid */</span>,</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;           0 <span class="comment">/* invalid */</span>}</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;      },</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  };</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  <span class="keywordtype">unsigned</span> EltIdx = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(SrcEltSize / 8);</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <span class="keywordtype">unsigned</span> NumEltsIdx = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(NumElts / 2);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <span class="keywordtype">unsigned</span> Opc = OpcTable[EltIdx][NumEltsIdx][PredIdx];</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <span class="keywordflow">if</span> (!Opc) {</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not map G_ICMP to cmp opcode&quot;</span>);</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  }</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;VecRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;      getRegClassForTypeOnBank(SrcTy, VecRB, RBI, <span class="keyword">true</span>);</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <span class="keywordflow">if</span> (!SrcRC) {</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine source register class.\n&quot;</span>);</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  }</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="keywordtype">unsigned</span> NotOpc = Pred == ICmpInst::ICMP_NE ? AArch64::NOTv8i8 : 0;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128)</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;    NotOpc = NotOpc ? AArch64::NOTv16i8 : 0;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  <span class="keywordflow">if</span> (SwapOperands)</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SrcReg, Src2Reg);</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  <span class="keyword">auto</span> Cmp = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {SrcRC}, {SrcReg, Src2Reg});</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Cmp, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <span class="comment">// Invert if we had a &#39;ne&#39; cc.</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  <span class="keywordflow">if</span> (NotOpc) {</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;    Cmp = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(NotOpc, {DstReg}, {Cmp});</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Cmp, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(DstReg, Cmp.getReg(0));</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  }</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *SrcRC, MRI);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;}</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitScalarToVector(</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordtype">unsigned</span> EltSize, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">Scalar</a>,</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::IMPLICIT_DEF, {DstRC}, {});</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <span class="keyword">auto</span> BuildFn = [&amp;](<span class="keywordtype">unsigned</span> SubregIndex) {</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> =</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;        MIRBuilder</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;            .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::INSERT_SUBREG, {DstRC}, {<a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, Scalar})</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;            .addImm(SubregIndex);</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    <span class="keywordflow">return</span> &amp;*<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  };</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  <span class="keywordflow">switch</span> (EltSize) {</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;    <span class="keywordflow">return</span> BuildFn(AArch64::hsub);</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    <span class="keywordflow">return</span> BuildFn(AArch64::ssub);</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="keywordflow">return</span> BuildFn(AArch64::dsub);</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  }</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;}</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">AArch64InstructionSelector::selectMergeValues</a>(</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_MERGE_VALUES &amp;&amp; <span class="stringliteral">&quot;unexpected opcode&quot;</span>);</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!DstTy.isVector() &amp;&amp; !SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;invalid merge operation&quot;</span>);</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;  <span class="keywordflow">if</span> (I.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 3)</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="comment">// Merging 2 s64s into an s128.</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  <span class="keywordflow">if</span> (DstTy == LLT::scalar(128)) {</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64)</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="keyword">auto</span> Tmp = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::IMPLICIT_DEF, {DstTy}, {});</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsMI =</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;        emitLaneInsert(<a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>, Tmp.getReg(0), Src1Reg, <span class="comment">/* LaneIdx */</span> 0, RB, MIB);</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    <span class="keywordflow">if</span> (!InsMI)</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Ins2MI = emitLaneInsert(DstReg, InsMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;                                          Src2Reg, <span class="comment">/* LaneIdx */</span> 1, RB, MIB);</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;    <span class="keywordflow">if</span> (!Ins2MI)</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*InsMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Ins2MI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  }</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="keywordflow">if</span> (RB.getID() != AArch64::GPRRegBankID)</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="keywordflow">if</span> (DstTy.getSizeInBits() != 64 || SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32)</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;  <span class="keyword">auto</span> *DstRC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SubToRegDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SubRegMI = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::SUBREG_TO_REG))</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;                                .addDef(SubToRegDef)</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;                                .addImm(AArch64::sub_32);</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SubToRegDef2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  <span class="comment">// Need to anyext the second scalar before we can use bfm</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SubRegMI2 = *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::SUBREG_TO_REG))</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;                                .addDef(SubToRegDef2)</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;                                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;                                .addImm(AArch64::sub_32);</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a> =</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;      *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(AArch64::BFMXri))</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;           .addDef(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;           .addUse(SubToRegDef)</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SubToRegDef2)</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(32)</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;           .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(31);</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(SubRegMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(SubRegMI2, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(BFM, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;}</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0"> 2875</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(<span class="keywordtype">unsigned</span> &amp;CopyOpc, <span class="keywordtype">unsigned</span> &amp;ExtractSubReg,</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;                              <span class="keyword">const</span> <span class="keywordtype">unsigned</span> EltSize) {</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <span class="comment">// Choose a lane copy opcode and subregister based off of the size of the</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <span class="comment">// vector&#39;s elements.</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;  <span class="keywordflow">switch</span> (EltSize) {</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    CopyOpc = AArch64::CPYi16;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    ExtractSubReg = AArch64::hsub;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;  <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;    CopyOpc = AArch64::CPYi32;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    ExtractSubReg = AArch64::ssub;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    CopyOpc = AArch64::CPYi64;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    ExtractSubReg = AArch64::dsub;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    <span class="comment">// Unknown size, bail out.</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Elt size &#39;&quot;</span> &lt;&lt; EltSize &lt;&lt; <span class="stringliteral">&quot;&#39; unsupported.\n&quot;</span>);</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  }</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;}</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitExtractVectorElt(</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> DstReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB, <a class="code" href="classllvm_1_1LLT.html">LLT</a> ScalarTy,</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VecReg, <span class="keywordtype">unsigned</span> LaneIdx, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;  <span class="keywordtype">unsigned</span> CopyOpc = 0;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;  <span class="keywordtype">unsigned</span> ExtractSubReg = 0;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(CopyOpc, ExtractSubReg, ScalarTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())) {</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t determine lane copy opcode for instruction.\n&quot;</span>);</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  }</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;      getRegClassForTypeOnBank(ScalarTy, DstRB, RBI, <span class="keyword">true</span>);</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  <span class="keywordflow">if</span> (!DstRC) {</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine destination register class.\n&quot;</span>);</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;  }</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;VecRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(VecReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;VecTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VecReg);</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VecRC =</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;      getRegClassForTypeOnBank(VecTy, VecRB, RBI, <span class="keyword">true</span>);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  <span class="keywordflow">if</span> (!VecRC) {</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not determine source register class.\n&quot;</span>);</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  }</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="comment">// The register that we&#39;re going to copy into.</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InsertReg = VecReg;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <span class="keywordflow">if</span> (!DstReg)</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  <span class="comment">// If the lane index is 0, we just use a subregister COPY.</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;  <span class="keywordflow">if</span> (LaneIdx == 0) {</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    <span class="keyword">auto</span> Copy = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {*DstReg}, {})</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;                    .addReg(VecReg, 0, ExtractSubReg);</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(*DstReg, *DstRC, MRI);</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;    <span class="keywordflow">return</span> &amp;*Copy;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;  }</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;  <span class="comment">// Lane copies require 128-bit wide registers. If we&#39;re dealing with an</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <span class="comment">// unpacked vector, then we need to move up to that width. Insert an implicit</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;  <span class="comment">// def and a subregister insert to get us there.</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;  <span class="keywordflow">if</span> (VecTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 128) {</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ScalarToVector = emitScalarToVector(</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;        VecTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), &amp;AArch64::FPR128RegClass, VecReg, MIRBuilder);</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    <span class="keywordflow">if</span> (!ScalarToVector)</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;    InsertReg = ScalarToVector-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  }</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LaneCopyMI =</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(CopyOpc, {*DstReg}, {InsertReg}).addImm(LaneIdx);</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*LaneCopyMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="comment">// Make sure that we actually constrain the initial copy.</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(*DstReg, *DstRC, MRI);</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;  <span class="keywordflow">return</span> LaneCopyMI;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;}</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectExtractElt(</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_EXTRACT_VECTOR_ELT &amp;&amp;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;         <span class="stringliteral">&quot;unexpected opcode!&quot;</span>);</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> NarrowTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> WideTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  (void)WideTy;</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WideTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt;= NarrowTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &amp;&amp;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;         <span class="stringliteral">&quot;source register size too small!&quot;</span>);</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NarrowTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp; <span class="stringliteral">&quot;cannot extract vector into vector!&quot;</span>);</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;  <span class="comment">// Need the lane index to determine the correct copy opcode.</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LaneIdxOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LaneIdxOp.isReg() &amp;&amp; <span class="stringliteral">&quot;Lane index operand was not a register?&quot;</span>);</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID) {</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot extract into GPR.\n&quot;</span>);</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;  }</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="comment">// Find the index to extract from.</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  <span class="keyword">auto</span> VRegAndVal = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(LaneIdxOp.getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keywordflow">if</span> (!VRegAndVal)</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;  <span class="keywordtype">unsigned</span> LaneIdx = VRegAndVal-&gt;Value;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract = emitExtractVectorElt(DstReg, DstRB, NarrowTy, SrcReg,</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;                                               LaneIdx, MIRBuilder);</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <span class="keywordflow">if</span> (!Extract)</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;}</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectSplitVectorUnmerge(</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = I.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumElts).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> NarrowTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NarrowTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;Expected an unmerge into vectors&quot;</span>);</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 128) {</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unexpected vector type for vec split unmerge&quot;</span>);</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  }</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <span class="comment">// We implement a split vector operation by treating the sub-vectors as</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  <span class="comment">// scalars and extracting them.</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB =</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;      *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx = 0; OpIdx &lt; NumElts; ++OpIdx) {</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Extract =</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;        emitExtractVectorElt(Dst, DstRB, NarrowTy, SrcReg, OpIdx, MIB);</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    <span class="keywordflow">if</span> (!Extract)</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  }</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;}</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">AArch64InstructionSelector::selectUnmergeValues</a>(</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_UNMERGE_VALUES &amp;&amp;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;         <span class="stringliteral">&quot;unexpected opcode&quot;</span>);</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  <span class="comment">// TODO: Handle unmerging into GPRs and from scalars to scalars.</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;  <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() !=</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;          AArch64::FPRRegBankID ||</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() !=</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;          AArch64::FPRRegBankID) {</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unmerging vector-to-gpr and scalar-to-scalar &quot;</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                         <span class="stringliteral">&quot;currently unsupported.\n&quot;</span>);</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  }</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <span class="comment">// The last operand is the vector source register, and every other operand is</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  <span class="comment">// a register to unpack into.</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = I.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(NumElts).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> NarrowTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> WideTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg);</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;  (void)WideTy;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((WideTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || WideTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128) &amp;&amp;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;         <span class="stringliteral">&quot;can only unmerge from vector or s128 types!&quot;</span>);</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WideTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; NarrowTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &amp;&amp;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;         <span class="stringliteral">&quot;source register size too small!&quot;</span>);</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;  <span class="keywordflow">if</span> (!NarrowTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    <span class="keywordflow">return</span> selectSplitVectorUnmerge(I, MRI);</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <span class="comment">// Choose a lane copy opcode and subregister based off of the size of the</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="comment">// vector&#39;s elements.</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  <span class="keywordtype">unsigned</span> CopyOpc = 0;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <span class="keywordtype">unsigned</span> ExtractSubReg = 0;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a>(CopyOpc, ExtractSubReg, NarrowTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()))</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <span class="comment">// Set up for the lane copies.</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  <span class="comment">// Stores the registers we&#39;ll be copying from.</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> InsertRegs;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="comment">// We&#39;ll use the first register twice, so we only need NumElts-1 registers.</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <span class="keywordtype">unsigned</span> NumInsertRegs = NumElts - 1;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  <span class="comment">// If our elements fit into exactly 128 bits, then we can copy from the source</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="comment">// directly. Otherwise, we need to do a bit of setup with some subregister</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <span class="comment">// inserts.</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  <span class="keywordflow">if</span> (NarrowTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() * NumElts == 128) {</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    InsertRegs = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a>(NumInsertRegs, SrcReg);</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <span class="comment">// No. We have to perform subregister inserts. For each insert, create an</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    <span class="comment">// implicit def and a subregister insert, and save the register we create.</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumInsertRegs; ++Idx) {</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> ImpDefReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ImpDefMI =</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;          *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::IMPLICIT_DEF),</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;                   ImpDefReg);</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;      <span class="comment">// Now, create the subregister insert from SrcReg.</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> InsertReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsMI =</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;          *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;                   <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::INSERT_SUBREG), InsertReg)</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;               .addUse(ImpDefReg)</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcReg)</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;               .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64::dsub);</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(ImpDefMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;      <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(InsMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;      <span class="comment">// Save the register so that we can copy from it after.</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;      InsertRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(InsertReg);</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;    }</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  }</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="comment">// Now that we&#39;ve created any necessary subregister inserts, we can</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;  <span class="comment">// create the copies.</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <span class="comment">// Perform the first copy separately as a subregister copy.</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CopyTo = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keyword">auto</span> FirstCopy = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {CopyTo}, {})</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;                       .addReg(InsertRegs[0], 0, ExtractSubReg);</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*FirstCopy, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <span class="comment">// Now, perform the remaining copies as vector lane copies.</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  <span class="keywordtype">unsigned</span> LaneIdx = 1;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> InsReg : InsertRegs) {</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CopyTo = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(LaneIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CopyInst =</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        *<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(CopyOpc), CopyTo)</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;             .addUse(InsReg)</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(LaneIdx);</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(CopyInst, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;    ++LaneIdx;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;  }</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;  <span class="comment">// Separately constrain the first copy&#39;s destination. Because of the</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <span class="comment">// limitation in constrainOperandRegClass, we can&#39;t guarantee that this will</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="comment">// actually be constrained. So, do it ourselves using the second operand.</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;  <span class="keywordflow">if</span> (!RC) {</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t constrain copy destination.\n&quot;</span>);</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  }</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(CopyTo, *RC, MRI);</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;}</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectConcatVectors(</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONCAT_VECTORS &amp;&amp;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;         <span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Op1 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Op2 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ConcatMI = emitVectorConcat(Dst, Op1, Op2, MIRBuilder);</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="keywordflow">if</span> (!ConcatMI)</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;}</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;AArch64InstructionSelector::emitConstantPoolEntry(<a class="code" href="classllvm_1_1Constant.html">Constant</a> *CPVal,</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;                                                  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *CPTy = CPVal-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a086b669374187a18c0744d8373bcfd1a">getPrefTypeAlignment</a>(CPTy);</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;  <span class="keywordflow">if</span> (Align == 0)</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    Align = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">getTypeAllocSize</a>(CPTy);</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;  <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;  <span class="keywordflow">return</span> MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(CPVal, Align);</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;}</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitLoadFromConstantPool(</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CPVal, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <span class="keywordtype">unsigned</span> CPIdx = emitConstantPoolEntry(CPVal, MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>());</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  <span class="keyword">auto</span> Adrp =</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64::ADRP</a>, {&amp;AArch64::GPR64RegClass}, {})</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;          .addConstantPoolIndex(CPIdx, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  <span class="keywordflow">switch</span> (MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(CPVal-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>())) {</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    LoadMI =</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;        &amp;*MIRBuilder</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;              .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::LDRQui, {&amp;AArch64::FPR128RegClass}, {Adrp})</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;              .addConstantPoolIndex(CPIdx, 0,</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;                                    <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    LoadMI = &amp;*MIRBuilder</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;                 .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::LDRDui, {&amp;AArch64::FPR64RegClass}, {Adrp})</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;                 .addConstantPoolIndex(</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;                     CPIdx, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not load from constant pool of type &quot;</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;                      &lt;&lt; *CPVal-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  }</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Adrp, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*LoadMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="keywordflow">return</span> LoadMI;</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;}</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="comment">/// Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">/// size and RB.</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d"> 3208</a></span>&#160;<a class="code" href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">getInsertVecEltOpInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB, <span class="keywordtype">unsigned</span> EltSize) {</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordtype">unsigned</span> Opc, SubregIdx;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::GPRRegBankID) {</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <span class="keywordflow">if</span> (EltSize == 32) {</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;      Opc = AArch64::INSvi32gpr;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      SubregIdx = AArch64::ssub;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64) {</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;      Opc = AArch64::INSvi64gpr;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;      SubregIdx = AArch64::dsub;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid elt size!&quot;</span>);</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    }</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="keywordflow">if</span> (EltSize == 8) {</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;      Opc = AArch64::INSvi8lane;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;      SubregIdx = AArch64::bsub;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 16) {</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      Opc = AArch64::INSvi16lane;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;      SubregIdx = AArch64::hsub;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 32) {</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;      Opc = AArch64::INSvi32lane;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;      SubregIdx = AArch64::ssub;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltSize == 64) {</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      Opc = AArch64::INSvi64lane;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;      SubregIdx = AArch64::dsub;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid elt size!&quot;</span>);</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    }</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  }</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Opc, SubregIdx);</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;}</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;AArch64InstructionSelector::emitADD(<a class="code" href="classllvm_1_1Register.html">Register</a> DefReg, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS,</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;                                    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;                                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected LHS and RHS to be registers!&quot;</span>);</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcTable[2][2]{{AArch64::ADDXrr, AArch64::ADDXri},</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;                                       {AArch64::ADDWrr, AArch64::ADDWri}};</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <span class="keywordtype">bool</span> Is32Bit = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 32;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <span class="keyword">auto</span> ImmFns = selectArithImmed(RHS);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordtype">unsigned</span> Opc = OpcTable[Is32Bit][ImmFns.hasValue()];</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <span class="keyword">auto</span> AddMI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {DefReg}, {LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  <span class="comment">// If we matched a valid constant immediate, add those operands.</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keywordflow">if</span> (ImmFns) {</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RenderFn : *ImmFns)</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;      RenderFn(AddMI);</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    AddMI.addUse(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  }</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*AddMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="keywordflow">return</span> &amp;*AddMI;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;}</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;AArch64InstructionSelector::emitCMN(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS,</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;                                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected LHS and RHS to be registers!&quot;</span>);</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcTable[2][2]{{AArch64::ADDSXrr, AArch64::ADDSXri},</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;                                       {AArch64::ADDSWrr, AArch64::ADDSWri}};</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="keywordtype">bool</span> Is32Bit = (MRI.getType(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 32);</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="keyword">auto</span> ImmFns = selectArithImmed(RHS);</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;  <span class="keywordtype">unsigned</span> Opc = OpcTable[Is32Bit][ImmFns.hasValue()];</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ZReg = Is32Bit ? AArch64::WZR : AArch64::XZR;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  <span class="keyword">auto</span> CmpMI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {ZReg}, {LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="comment">// If we matched a valid constant immediate, add those operands.</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="keywordflow">if</span> (ImmFns) {</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RenderFn : *ImmFns)</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;      RenderFn(CmpMI);</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    CmpMI.addUse(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  }</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CmpMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;  <span class="keywordflow">return</span> &amp;*CmpMI;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;}</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;AArch64InstructionSelector::emitTST(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;LHS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;RHS,</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;                                    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordtype">unsigned</span> RegSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(LHS).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;  <span class="keywordtype">bool</span> Is32Bit = (RegSize == 32);</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpcTable[2][2]{{AArch64::ANDSXrr, AArch64::ANDSXri},</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;                                       {AArch64::ANDSWrr, AArch64::ANDSWri}};</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ZReg = Is32Bit ? AArch64::WZR : AArch64::XZR;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;  <span class="comment">// We might be able to fold in an immediate into the TST. We need to make sure</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;  <span class="comment">// it&#39;s a logical immediate though, since ANDS requires that.</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <span class="keyword">auto</span> ValAndVReg = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(RHS, MRI);</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <span class="keywordtype">bool</span> IsImmForm = ValAndVReg.hasValue() &amp;&amp;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;                   <a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(ValAndVReg-&gt;Value, RegSize);</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="keywordtype">unsigned</span> Opc = OpcTable[Is32Bit][IsImmForm];</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="keyword">auto</span> TstMI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {ZReg}, {LHS});</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="keywordflow">if</span> (IsImmForm)</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;    TstMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(ValAndVReg-&gt;Value, RegSize));</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    TstMI.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RHS);</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*TstMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="keywordflow">return</span> &amp;*TstMI;</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;}</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitIntegerCompare(</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classPredicate.html">Predicate</a>,</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected LHS and RHS to be registers!&quot;</span>);</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;  <span class="comment">// Fold the compare if possible.</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FoldCmp =</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;      tryFoldIntegerCompare(LHS, RHS, Predicate, MIRBuilder);</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;  <span class="keywordflow">if</span> (FoldCmp)</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <span class="keywordflow">return</span> FoldCmp;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  <span class="comment">// Can&#39;t fold into a CMN. Just emit a normal compare.</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;  <span class="keywordtype">unsigned</span> CmpOpc = 0;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ZReg;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> CmpTy = MRI.getType(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((CmpTy.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() || CmpTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>()) &amp;&amp;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;         <span class="stringliteral">&quot;Expected scalar or pointer&quot;</span>);</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">if</span> (CmpTy == LLT::scalar(32)) {</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    CmpOpc = AArch64::SUBSWrr;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    ZReg = AArch64::WZR;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CmpTy == LLT::scalar(64) || CmpTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>()) {</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;    CmpOpc = AArch64::SUBSXrr;</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;    ZReg = AArch64::XZR;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  }</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">// Try to match immediate forms.</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  <span class="keyword">auto</span> ImmFns = selectArithImmed(RHS);</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  <span class="keywordflow">if</span> (ImmFns)</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    CmpOpc = CmpOpc == AArch64::SUBSWrr ? AArch64::SUBSWri : AArch64::SUBSXri;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;  <span class="keyword">auto</span> CmpMI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(CmpOpc).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(ZReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;  <span class="comment">// If we matched a valid constant immediate, add those operands.</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;  <span class="keywordflow">if</span> (ImmFns) {</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RenderFn : *ImmFns)</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;      RenderFn(CmpMI);</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;    CmpMI.addUse(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;  }</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;  <span class="comment">// Make sure that we can constrain the compare that we emitted.</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CmpMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;  <span class="keywordflow">return</span> &amp;*CmpMI;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;}</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitVectorConcat(</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;    <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> Dst, <a class="code" href="classllvm_1_1Register.html">Register</a> Op1, <a class="code" href="classllvm_1_1Register.html">Register</a> Op2,</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  <span class="comment">// We implement a vector concat by:</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;  <span class="comment">// 1. Use scalar_to_vector to insert the lower vector into the larger dest</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;  <span class="comment">// 2. Insert the upper vector into the destination&#39;s upper element</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;  <span class="comment">// TODO: some of this code is common with G_BUILD_VECTOR handling.</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Op1Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op1);</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Op2Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Op2);</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;  <span class="keywordflow">if</span> (Op1Ty != Op2Ty) {</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not do vector concat of differing vector tys&quot;</span>);</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;  }</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op1Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a vector for vector concat&quot;</span>);</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;  <span class="keywordflow">if</span> (Op1Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt;= 128) {</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Vector concat not supported for full size vectors&quot;</span>);</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;  }</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;  <span class="comment">// At the moment we just support 64 bit vector concats.</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <span class="keywordflow">if</span> (Op1Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 64) {</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Vector concat supported for 64b vectors&quot;</span>);</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;  }</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> ScalarTy = LLT::scalar(Op1Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;FPRBank = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(Op1, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;      <a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(FPRBank, Op1Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() * 2);</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *WidenedOp1 =</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;      emitScalarToVector(ScalarTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), DstRC, Op1, MIRBuilder);</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *WidenedOp2 =</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;      emitScalarToVector(ScalarTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), DstRC, Op2, MIRBuilder);</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;  <span class="keywordflow">if</span> (!WidenedOp1 || !WidenedOp2) {</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not emit a vector from scalar value&quot;</span>);</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;  }</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;  <span class="comment">// Now do the insert of the upper element.</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  <span class="keywordtype">unsigned</span> InsertOpc, InsSubRegIdx;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;  std::tie(InsertOpc, InsSubRegIdx) =</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;      <a class="code" href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">getInsertVecEltOpInfo</a>(FPRBank, ScalarTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;  <span class="keywordflow">if</span> (!Dst)</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    Dst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;  <span class="keyword">auto</span> InsElt =</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;      MIRBuilder</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;          .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(InsertOpc, {*Dst}, {WidenedOp1-&gt;getOperand(0).getReg()})</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;          .addImm(1) <span class="comment">/* Lane index */</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(WidenedOp2-&gt;getOperand(0).getReg())</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;          .addImm(0);</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*InsElt, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;  <span class="keywordflow">return</span> &amp;*InsElt;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;}</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitFMovForFConstant(</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FCONSTANT &amp;&amp;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;         <span class="stringliteral">&quot;Expected a G_FCONSTANT!&quot;</span>);</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;  <span class="keywordtype">unsigned</span> DefSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;  <span class="comment">// Only handle 32 and 64 bit defs for now.</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;  <span class="keywordflow">if</span> (DefSize != 32 &amp;&amp; DefSize != 64)</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;  <span class="comment">// Don&#39;t handle null values using FMOV.</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;  <span class="keywordflow">if</span> (ImmOp.getFPImm()-&gt;isNullValue())</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;  <span class="comment">// Get the immediate representation for the FMOV.</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;ImmValAPF = ImmOp.getFPImm()-&gt;getValueAPF();</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  <span class="keywordtype">int</span> Imm = DefSize == 32 ? <a class="code" href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">AArch64_AM::getFP32Imm</a>(ImmValAPF)</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;                          : <a class="code" href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">AArch64_AM::getFP64Imm</a>(ImmValAPF);</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;  <span class="comment">// If this is -1, it means the immediate can&#39;t be represented as the requested</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <span class="comment">// floating point value. Bail.</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;  <span class="keywordflow">if</span> (Imm == -1)</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  <span class="comment">// Update MI to represent the new FMOV instruction, constrain it, and return.</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  ImmOp.ChangeToImmediate(Imm);</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;  <span class="keywordtype">unsigned</span> MovOpc = DefSize == 32 ? AArch64::FMOVSi : AArch64::FMOVDi;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(MovOpc));</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;}</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;AArch64InstructionSelector::emitCSetForICMP(<a class="code" href="classllvm_1_1Register.html">Register</a> DefReg, <span class="keywordtype">unsigned</span> Pred,</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;                                     <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;  <span class="comment">// CSINC increments the result when the predicate is false. Invert it.</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> InvCC = <a class="code" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;      CmpInst::getInversePredicate((<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)Pred));</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;  <span class="keyword">auto</span> I =</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;      MIRBuilder</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;    .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::CSINCWr, {DefReg}, {<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::WZR), <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>(AArch64::WZR)})</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;          .addImm(InvCC);</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*I, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  <span class="keywordflow">return</span> &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;}</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptSelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;  <span class="comment">// We want to recognize this pattern:</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;  <span class="comment">// $z = G_FCMP pred, $x, $y</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;  <span class="comment">// ...</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;  <span class="comment">// $w = G_SELECT $z, $a, $b</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="comment">// Where the value of $z is *only* ever used by the G_SELECT (possibly with</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;  <span class="comment">// some copies/truncs in between.)</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  <span class="comment">// If we see this, then we can emit something like this:</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;  <span class="comment">// fcmp $x, $y</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  <span class="comment">// fcsel $w, $a, $b, pred</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="comment">// Rather than emitting both of the rather long sequences in the standard</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;  <span class="comment">// G_FCMP/G_SELECT select methods.</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  <span class="comment">// First, check if the condition is defined by a compare.</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CondDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;  <span class="keywordflow">while</span> (CondDef) {</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;    <span class="comment">// We can only fold if all of the defs have one use.</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    <span class="comment">// We can skip over G_TRUNC since the condition is 1-bit.</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;    <span class="comment">// Truncating/extending can have no impact on the value.</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;    <span class="keywordtype">unsigned</span> Opc = CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;    <span class="keywordflow">if</span> (Opc != TargetOpcode::COPY &amp;&amp; Opc != TargetOpcode::G_TRUNC)</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;    <span class="comment">// Can&#39;t see past copies from physregs.</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    <span class="keywordflow">if</span> (Opc == TargetOpcode::COPY &amp;&amp;</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;        Register::isPhysicalRegister(CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    CondDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  }</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  <span class="comment">// Is the condition defined by a compare?</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="keywordflow">if</span> (!CondDef)</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  <span class="keywordtype">unsigned</span> CondOpc = CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;  <span class="keywordflow">if</span> (CondOpc != TargetOpcode::G_ICMP &amp;&amp; CondOpc != TargetOpcode::G_FCMP)</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;  <span class="keywordflow">if</span> (CondOpc == TargetOpcode::G_ICMP) {</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;    CondCode = <a class="code" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;        (<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>());</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;    <span class="keywordflow">if</span> (!emitIntegerCompare(CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3),</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;                            CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), MIB)) {</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t emit compare for select!\n&quot;</span>);</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    }</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;    <span class="comment">// Get the condition code for the select.</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CondCode2;</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;    <a class="code" href="AArch64InstructionSelector_8cpp.html#aa4186b7a1f5e354c92874d4864fe5bf7">changeFCMPPredToAArch64CC</a>(</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;        (<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>(), <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>,</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;        CondCode2);</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;    <span class="comment">// changeFCMPPredToAArch64CC sets CondCode2 to AL when we require two</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="comment">// instructions to emit the comparison.</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;    <span class="comment">// TODO: Handle FCMP_UEQ and FCMP_ONE. After that, this check will be</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <span class="comment">// unnecessary.</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <span class="keywordflow">if</span> (CondCode2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>)</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;    <span class="comment">// Make sure we&#39;ll be able to select the compare.</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;    <span class="keywordtype">unsigned</span> CmpOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#ac2d93582353f652e4c84f5ec14de5882">selectFCMPOpc</a>(*CondDef, MRI);</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;    <span class="keywordflow">if</span> (!CmpOpc)</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;    <span class="comment">// Emit a new compare.</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;    <span class="keyword">auto</span> Cmp = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(CmpOpc, {}, {CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;    <span class="keywordflow">if</span> (CmpOpc != AArch64::FCMPSri &amp;&amp; CmpOpc != AArch64::FCMPDri)</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;      Cmp.addUse(CondDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Cmp, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, TRI, RBI);</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  }</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;  <span class="comment">// Emit the select.</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  <span class="keywordtype">unsigned</span> CSelOpc = <a class="code" href="AArch64InstructionSelector_8cpp.html#a316a1e1ca1a7ee6413c57d350a2fe2ca">selectSelectOpc</a>(I, MRI, RBI);</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;  <span class="keyword">auto</span> CSel =</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(CSelOpc, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()},</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;                     {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()})</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;          .addImm(CondCode);</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CSel, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, TRI, RBI);</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;}</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::tryFoldIntegerCompare(</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Predicate,</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; RHS.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Predicate.<a class="code" href="classllvm_1_1MachineOperand.html#a4039d2f36755814cb173552df270bddc">isPredicate</a>() &amp;&amp;</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;         <span class="stringliteral">&quot;Unexpected MachineOperand&quot;</span>);</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;  <span class="comment">// We want to find this sort of thing:</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;  <span class="comment">// x = G_SUB 0, y</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;  <span class="comment">// G_ICMP z, x</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;  <span class="comment">// In this case, we can fold the G_SUB into the G_ICMP using a CMN instead.</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;  <span class="comment">// e.g:</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;  <span class="comment">// cmn z, y</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;  <span class="comment">// Helper lambda to detect the subtract followed by the compare.</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <span class="comment">// Takes in the def of the LHS or RHS, and checks if it&#39;s a subtract from 0.</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;  <span class="keyword">auto</span> IsCMN = [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC) {</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;    <span class="keywordflow">if</span> (!DefMI || DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_SUB)</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="comment">// Need to make sure NZCV is the same at the end of the transformation.</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;    <span class="keywordflow">if</span> (CC != <a class="code" href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">AArch64CC::EQ</a> &amp;&amp; CC != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>)</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;    <span class="comment">// We want to match against SUBs.</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;    <span class="keywordflow">if</span> (DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_SUB)</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;    <span class="comment">// Make sure that we&#39;re getting</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;    <span class="comment">// x = G_SUB 0, y</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;    <span class="keyword">auto</span> ValAndVReg =</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;        <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;    <span class="keywordflow">if</span> (!ValAndVReg || ValAndVReg-&gt;Value != 0)</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;    <span class="comment">// This can safely be represented as a CMN.</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;  };</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;  <span class="comment">// Check if the RHS or LHS of the G_ICMP is defined by a SUB</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;  <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = (<a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">CmpInst::Predicate</a>)Predicate.<a class="code" href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">getPredicate</a>();</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC = <a class="code" href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a>(P);</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;  <span class="comment">// Given this:</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  <span class="comment">// x = G_SUB 0, y</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <span class="comment">// G_ICMP x, z</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;  <span class="comment">// Produce this:</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="comment">// cmn y, z</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  <span class="keywordflow">if</span> (IsCMN(LHSDef, CC))</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;    <span class="keywordflow">return</span> emitCMN(LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), RHS, MIRBuilder);</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;  <span class="comment">// Same idea here, but with the RHS of the compare instead:</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;  <span class="comment">// Given this:</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;  <span class="comment">// x = G_SUB 0, y</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;  <span class="comment">// G_ICMP z, x</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;  <span class="comment">// Produce this:</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;  <span class="comment">// cmn z, y</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;  <span class="keywordflow">if</span> (IsCMN(RHSDef, CC))</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;    <span class="keywordflow">return</span> emitCMN(LHS, RHSDef-&gt;getOperand(2), MIRBuilder);</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  <span class="comment">// Given this:</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;  <span class="comment">// z = G_AND x, y</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;  <span class="comment">// G_ICMP z, 0</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  <span class="comment">// Produce this if the compare is signed:</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;  <span class="comment">// tst x, y</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#a1a50380e2baa836e29a4bc25295dab92">isUnsignedICMPPred</a>(P) &amp;&amp; LHSDef &amp;&amp;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;      LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_AND) {</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;    <span class="comment">// Make sure that the RHS is 0.</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;    <span class="keyword">auto</span> ValAndVReg = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;    <span class="keywordflow">if</span> (!ValAndVReg || ValAndVReg-&gt;Value != 0)</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;    <span class="keywordflow">return</span> emitTST(LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;                   LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MIRBuilder);</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;  }</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;}</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptVectorDup(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  <span class="comment">// Try to match a vector splat operation into a dup instruction.</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;  <span class="comment">// We&#39;re looking for this pattern:</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;  <span class="comment">//    %scalar:gpr(s64) = COPY $x0</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;  <span class="comment">//    %undef:fpr(&lt;2 x s64&gt;) = G_IMPLICIT_DEF</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;  <span class="comment">//    %cst0:gpr(s32) = G_CONSTANT i32 0</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;  <span class="comment">//    %zerovec:fpr(&lt;2 x s32&gt;) = G_BUILD_VECTOR %cst0(s32), %cst0(s32)</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;  <span class="comment">//    %ins:fpr(&lt;2 x s64&gt;) = G_INSERT_VECTOR_ELT %undef, %scalar(s64), %cst0(s32)</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;  <span class="comment">//    %splat:fpr(&lt;2 x s64&gt;) = G_SHUFFLE_VECTOR %ins(&lt;2 x s64&gt;), %undef,</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;  <span class="comment">//                                             %zerovec(&lt;2 x s32&gt;)</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  <span class="comment">// ...into:</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;  <span class="comment">// %splat = DUP %scalar</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;  <span class="comment">// We use the regbank of the scalar to determine which kind of dup to use.</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(I);</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;  <span class="keyword">using namespace </span>TargetOpcode;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;  <span class="keyword">using namespace </span>MIPatternMatch;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;  <span class="comment">// Begin matching the insert.</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;  <span class="keyword">auto</span> *InsMI =</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;      <a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(G_INSERT_VECTOR_ELT, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;  <span class="keywordflow">if</span> (!InsMI)</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;  <span class="comment">// Match the undef vector operand.</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;  <span class="keyword">auto</span> *UndefMI =</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;      <a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(G_IMPLICIT_DEF, InsMI-&gt;getOperand(1).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;  <span class="keywordflow">if</span> (!UndefMI)</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;  <span class="comment">// Match the scalar being splatted.</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ScalarReg = InsMI-&gt;getOperand(2).getReg();</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *ScalarRB = RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(ScalarReg, MRI, TRI);</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;  <span class="comment">// Match the index constant 0.</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = 0;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(InsMI-&gt;getOperand(3).getReg(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Index)) || Index)</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;  <span class="comment">// The shuffle&#39;s second operand doesn&#39;t matter if the mask is all zero.</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a8cb6583e91ee8b0c6362b952c2b9b0f2">getShuffleMask</a>();</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">all_of</a>(Mask, [](<span class="keywordtype">int</span> Elem) { <span class="keywordflow">return</span> Elem == 0; }))</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;  <span class="comment">// We&#39;re done, now find out what kind of splat we need.</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;  <span class="keywordflow">if</span> (EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32) {</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not optimize splat pattern &lt; 32b elts yet&quot;</span>);</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;  }</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;  <span class="keywordtype">bool</span> IsFP = ScalarRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  <span class="keywordflow">if</span> (IsFP) {</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;    <span class="keywordflow">switch</span> (EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;      <span class="keywordflow">if</span> (VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2) {</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;        Opc = AArch64::DUPv2i32lane;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;        Opc = AArch64::DUPv4i32lane;</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 4);</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;      }</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Unexpected num elts&quot;</span>);</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;      Opc = AArch64::DUPv2i64lane;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    }</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    <span class="keywordflow">switch</span> (EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;      <span class="keywordflow">if</span> (VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2) {</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;        Opc = AArch64::DUPv2i32gpr;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;        Opc = AArch64::DUPv4i32gpr;</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 4);</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;      }</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;    <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Unexpected num elts&quot;</span>);</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;      Opc = AArch64::DUPv2i64gpr;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;    }</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  }</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Did not compute an opcode for a dup&quot;</span>);</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;  <span class="comment">// For FP splats, we need to widen the scalar reg via undef too.</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;  <span class="keywordflow">if</span> (IsFP) {</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a> = emitScalarToVector(</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;        EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), &amp;AArch64::FPR128RegClass, ScalarReg, MIB);</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;    <span class="keywordflow">if</span> (!Widen)</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;    ScalarReg = Widen-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;  }</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keyword">auto</span> Dup = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()}, {ScalarReg});</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;  <span class="keywordflow">if</span> (IsFP)</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;    Dup.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Dup, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, TRI, RBI);</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;}</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::tryOptVectorShuffle(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I)<span class="keyword"> const </span>{</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>.getOptLevel() == <a class="code" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">CodeGenOpt::None</a>)</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;  <span class="keywordflow">if</span> (tryOptVectorDup(I))</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;}</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectShuffleVector(</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;  <span class="keywordflow">if</span> (tryOptVectorShuffle(I))</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src1Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Src1Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src1Reg);</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src2Reg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Src2Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src2Reg);</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a8cb6583e91ee8b0c6362b952c2b9b0f2">getShuffleMask</a>();</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *I.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;  <span class="comment">// G_SHUFFLE_VECTOR is weird in that the source operands can be scalars, if</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;  <span class="comment">// it&#39;s originated from a &lt;1 x T&gt; type. Those should have been lowered into</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <span class="comment">// G_BUILD_VECTOR earlier.</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <span class="keywordflow">if</span> (!Src1Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || !Src2Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not select a \&quot;scalar\&quot; G_SHUFFLE_VECTOR\n&quot;</span>);</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  }</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;  <span class="keywordtype">unsigned</span> BytesPerElt = DstTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() / 8;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Constant *, 64&gt;</a> CstIdxs;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Val : Mask) {</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    <span class="comment">// For now, any undef indexes we&#39;ll just assume to be 0. This should be</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;    <span class="comment">// optimized in future, e.g. to select DUP etc.</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;    Val = Val &lt; 0 ? 0 : Val;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Byte = 0; Byte &lt; BytesPerElt; ++Byte) {</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Byte + Val * BytesPerElt;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;      CstIdxs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(ConstantInt::get(Type::getInt8Ty(Ctx), Offset));</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;    }</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  }</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <span class="comment">// Use a constant pool to load the index vector for TBL.</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;  <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CPVal = ConstantVector::get(CstIdxs);</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndexLoad = emitLoadFromConstantPool(CPVal, MIRBuilder);</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <span class="keywordflow">if</span> (!IndexLoad) {</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not load from a constant pool&quot;</span>);</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;  }</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;  <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 128) {</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp; <span class="stringliteral">&quot;Unexpected shuffle result ty&quot;</span>);</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;    <span class="comment">// This case can be done with TBL1.</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a> = emitVectorConcat(<a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>, Src1Reg, Src2Reg, MIRBuilder);</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <span class="keywordflow">if</span> (!Concat) {</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Could not do vector concat for tbl1&quot;</span>);</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    }</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    <span class="comment">// The constant pool load will be 64 bits, so need to convert to FPR128 reg.</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    IndexLoad =</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;        emitScalarToVector(64, &amp;AArch64::FPR128RegClass,</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;                           IndexLoad-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MIRBuilder);</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;    <span class="keyword">auto</span> TBL1 = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;        AArch64::TBLv16i8One, {&amp;AArch64::FPR128RegClass},</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;        {Concat-&gt;getOperand(0).getReg(), IndexLoad-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*TBL1, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    <span class="keyword">auto</span> Copy =</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;        MIRBuilder</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;            .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()}, {})</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;            .addReg(TBL1.getReg(0), 0, AArch64::dsub);</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Copy.getReg(0), AArch64::FPR64RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;  }</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  <span class="comment">// For TBL2 we need to emit a REG_SEQUENCE to tie together two consecutive</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;  <span class="comment">// Q registers for regalloc.</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;  <span class="keyword">auto</span> RegSeq = MIRBuilder</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;                    .<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::REG_SEQUENCE,</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;                                {&amp;AArch64::QQRegClass}, {Src1Reg})</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;                    .addImm(AArch64::qsub0)</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src2Reg)</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AArch64::qsub1);</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  <span class="keyword">auto</span> TBL2 =</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::TBLv16i8Two, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()},</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;                            {RegSeq, IndexLoad-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()});</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*RegSeq, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*TBL2, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;}</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AArch64InstructionSelector::emitLaneInsert(</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Register&gt;</a> DstReg, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="code" href="classllvm_1_1Register.html">Register</a> EltReg,</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="keywordtype">unsigned</span> LaneIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB,</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsElt = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;  <span class="comment">// Create a register to define with the insert if one wasn&#39;t passed in.</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;  <span class="keywordflow">if</span> (!DstReg)</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;    DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(DstRC);</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(EltReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">getInsertVecEltOpInfo</a>(RB, EltSize).first;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="keywordflow">if</span> (RB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AArch64::FPRRegBankID) {</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;    <span class="keyword">auto</span> InsSub = emitScalarToVector(EltSize, DstRC, EltReg, MIRBuilder);</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;    InsElt = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {*DstReg}, {SrcReg})</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;                 .addImm(LaneIdx)</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(InsSub-&gt;getOperand(0).getReg())</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;                 .addImm(0);</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;    InsElt = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(Opc, {*DstReg}, {SrcReg})</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;                 .addImm(LaneIdx)</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(EltReg);</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;  }</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;  <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*InsElt, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;  <span class="keywordflow">return</span> InsElt;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;}</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectInsertElt(</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_INSERT_VECTOR_ELT);</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;  <span class="comment">// Get information on the destination.</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;  <span class="comment">// Get information on the element we want to insert into the destination.</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> EltReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(EltReg);</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;  <span class="keywordflow">if</span> (EltSize &lt; 16 || EltSize &gt; 64)</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Don&#39;t support all element types yet.</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="comment">// Find the definition of the index. Bail out if it&#39;s not defined by a</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;  <span class="comment">// G_CONSTANT.</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> IdxReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;  <span class="keyword">auto</span> VRegAndVal = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(IdxReg, MRI);</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <span class="keywordflow">if</span> (!VRegAndVal)</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  <span class="keywordtype">unsigned</span> LaneIdx = VRegAndVal-&gt;Value;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <span class="comment">// Perform the lane insert.</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;EltRB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(EltReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;  <span class="keywordflow">if</span> (VecSize &lt; 128) {</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;    <span class="comment">// If the vector we&#39;re inserting into is smaller than 128 bits, widen it</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;    <span class="comment">// to 128 to do the insert.</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ScalarToVec = emitScalarToVector(</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;        VecSize, &amp;AArch64::FPR128RegClass, SrcReg, MIRBuilder);</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    <span class="keywordflow">if</span> (!ScalarToVec)</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;    SrcReg = ScalarToVec-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;  }</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;  <span class="comment">// Create an insert into a new FPR128 register.</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;  <span class="comment">// Note that if our vector is already 128 bits, we end up emitting an extra</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InsMI =</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;      emitLaneInsert(<a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>, SrcReg, EltReg, LaneIdx, EltRB, MIRBuilder);</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;  <span class="keywordflow">if</span> (VecSize &lt; 128) {</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="comment">// If we had to widen to perform the insert, then we have to demote back to</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;    <span class="comment">// the original size to get the result we want.</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DemoteVec = InsMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;        <a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(*RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DemoteVec, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>), VecSize);</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass &amp;&amp; RC != &amp;AArch64::FPR64RegClass) {</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported register class!\n&quot;</span>);</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;    }</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, SubReg))</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;    <span class="keywordflow">if</span> (SubReg != AArch64::ssub &amp;&amp; SubReg != AArch64::dsub) {</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported destination size! (&quot;</span> &lt;&lt; VecSize</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;    }</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {})</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;        .addReg(DemoteVec, 0, SubReg);</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, MRI);</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;    <span class="comment">// No widening needed.</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;    InsMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DstReg);</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*InsMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  }</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;}</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectBuildVector(</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_BUILD_VECTOR);</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <span class="comment">// Until we port more of the optimized selections, for now just use a vector</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  <span class="comment">// insert sequence.</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;  <span class="keywordflow">if</span> (EltSize &lt; 16 || EltSize &gt; 64)</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Don&#39;t support all element types yet.</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ScalarToVec =</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;      emitScalarToVector(DstTy.getElementType().getSizeInBits(), DstRC,</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;                         I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MIRBuilder);</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;  <span class="keywordflow">if</span> (!ScalarToVec)</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstVec = ScalarToVec-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = DstTy.getSizeInBits();</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;  <span class="comment">// Keep track of the last MI we inserted. Later on, we might be able to save</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;  <span class="comment">// a copy using it.</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PrevMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DstSize / EltSize + 1; i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;    <span class="comment">// Note that if we don&#39;t do a subregister copy, we can end up making an</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;    <span class="comment">// extra register.</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;    PrevMI = &amp;*emitLaneInsert(<a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>, DstVec, I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), i - 1, RB,</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;                              MIRBuilder);</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;    DstVec = PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;  }</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  <span class="comment">// If DstTy&#39;s size in bits is less than 128, then emit a subregister copy</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;  <span class="comment">// from DstVec to the last register we&#39;ve defined.</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;  <span class="keywordflow">if</span> (DstSize &lt; 128) {</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;    <span class="comment">// Force this to be FPR using the destination vector.</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;        <a class="code" href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a>(*RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstVec, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>), DstSize);</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;    <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;    <span class="keywordflow">if</span> (RC != &amp;AArch64::FPR32RegClass &amp;&amp; RC != &amp;AArch64::FPR64RegClass) {</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported register class!\n&quot;</span>);</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;    }</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0;</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a>(RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, SubReg))</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    <span class="keywordflow">if</span> (SubReg != AArch64::ssub &amp;&amp; SubReg != AArch64::dsub) {</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unsupported destination size! (&quot;</span> &lt;&lt; DstSize</div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;    }</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::COPY, {DstReg}, {})</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;        .addReg(DstVec, 0, SubReg);</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;    RegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg);</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;    RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, MRI);</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;    <span class="comment">// We don&#39;t need a subregister copy. Save a copy by re-using the</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    <span class="comment">// destination register on the final insert.</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PrevMI &amp;&amp; <span class="stringliteral">&quot;PrevMI was null?&quot;</span>);</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;    PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*PrevMI, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;  }</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;}</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">/// Helper function to find an intrinsic ID on an a MachineInstr. Returns the</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/// ID if it exists, and 0 otherwise.</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858"> 4049</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I) {</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;  <span class="keyword">auto</span> IntrinOp = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">find_if</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>(), [&amp;](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isIntrinsicID();</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;  });</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;  <span class="keywordflow">if</span> (IntrinOp == I.<a class="code" href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>())</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="keywordflow">return</span> IntrinOp-&gt;getIntrinsicID();</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;}</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsicWithSideEffects(</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;  <span class="comment">// Find the intrinsic ID.</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;  <span class="keywordtype">unsigned</span> IntrinID = <a class="code" href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a>(I);</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;  <span class="keywordflow">if</span> (!IntrinID)</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  <span class="comment">// Select the instruction.</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;  <span class="keywordflow">switch</span> (IntrinID) {</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;  <span class="keywordflow">case</span> Intrinsic::trap:</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::BRK, {}, {}).addImm(1);</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;  <span class="keywordflow">case</span> Intrinsic::debugtrap:</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;    <span class="keywordflow">if</span> (!STI.isTargetWindows())</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::BRK, {}, {}).addImm(0xF000);</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;  }</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;  I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;}</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::selectIntrinsic(</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="keywordtype">unsigned</span> IntrinID = <a class="code" href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a>(I);</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="keywordflow">if</span> (!IntrinID)</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIRBuilder(I);</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <span class="keywordflow">switch</span> (IntrinID) {</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_crypto_sha1h:</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;    <span class="comment">// FIXME: Should this be an assert?</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 ||</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32)</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    <span class="comment">// The operation has to happen on FPRs. Set up some new FPR registers for</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;    <span class="comment">// the source and destination if they are on GPRs.</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;    <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID) {</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;      SrcReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({SrcReg}, {I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)});</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;      <span class="comment">// Make sure the copy ends up getting constrained properly.</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;                                   AArch64::GPR32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;    }</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    <span class="keywordflow">if</span> (RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AArch64::FPRRegBankID)</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;      DstReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;    <span class="comment">// Actually insert the instruction.</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;    <span class="keyword">auto</span> SHA1Inst = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AArch64::SHA1Hrr, {DstReg}, {SrcReg});</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*SHA1Inst, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    <span class="comment">// Did we create a new register for the destination?</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    <span class="keywordflow">if</span> (DstReg != I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;      <span class="comment">// Yep. Copy the result of the instruction back into the original</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;      <span class="comment">// destination.</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)}, {DstReg});</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;      RBI.<a class="code" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;                                   AArch64::GPR32RegClass, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    }</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;    I.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;  }</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;}</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3"> 4136</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) {</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;  <span class="keyword">auto</span> &amp;MBB = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;  <span class="keyword">auto</span> &amp;MF = *MBB.getParent();</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  <span class="keyword">auto</span> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  uint64_t Immed;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;  <span class="keywordflow">if</span> (Root.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    Immed = Root.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Root.<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>())</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    Immed = Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    <span class="keyword">auto</span> ValAndVReg =</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;        <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;    <span class="keywordflow">if</span> (!ValAndVReg)</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;    Immed = ValAndVReg-&gt;Value;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;  <span class="keywordflow">return</span> Immed;</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;}</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;AArch64InstructionSelector::selectShiftA_32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a> || *MaybeImmed &gt; 31)</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;  uint64_t Enc = (32 - *MaybeImmed) &amp; 0x1f;</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;}</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;AArch64InstructionSelector::selectShiftB_32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a> || *MaybeImmed &gt; 31)</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;  uint64_t Enc = 31 - *MaybeImmed;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;}</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;AArch64InstructionSelector::selectShiftA_64(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a> || *MaybeImmed &gt; 63)</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;  uint64_t Enc = (64 - *MaybeImmed) &amp; 0x3f;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;}</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;AArch64InstructionSelector::selectShiftB_64(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a> || *MaybeImmed &gt; 63)</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  uint64_t Enc = 63 - *MaybeImmed;</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Enc); }}};</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;}</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/// Helper to select an immediate value that can be represented as a 12-bit</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/// value shifted left by either 0 or 12. If it is possible to do so, return</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/// the immediate and shift value. If not, return None.</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">/// Used by selectArithImmed and selectNegArithImmed.</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;AArch64InstructionSelector::select12BitValueWithLeftShift(</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;    uint64_t Immed)<span class="keyword"> const </span>{</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;  <span class="keywordtype">unsigned</span> ShiftAmt;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  <span class="keywordflow">if</span> (Immed &gt;&gt; 12 == 0) {</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;    ShiftAmt = 0;</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Immed &amp; 0xfff) == 0 &amp;&amp; Immed &gt;&gt; 24 == 0) {</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;    ShiftAmt = 12;</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;    Immed = Immed &gt;&gt; 12;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordtype">unsigned</span> ShVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>, ShiftAmt);</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(Immed); },</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(ShVal); },</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;  }};</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;}</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">/// SelectArithImmed - Select an immediate value that can be represented as</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/// a 12-bit value shifted left by either 0 or 12.  If so, return true with</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/// Val set to the 12-bit value and Shift set to the shifter operand.</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;AArch64InstructionSelector::selectArithImmed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;  <span class="comment">// This function is called from the addsub_shifted_imm ComplexPattern,</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="comment">// which lists [imm] as the list of opcode it&#39;s interested in, however</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;  <span class="comment">// we still need to check whether the operand is actually an immediate</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;  <span class="comment">// here because the ComplexPattern opcode list is only used in</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;  <span class="comment">// root-level opcode matching.</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;  <span class="keywordflow">return</span> select12BitValueWithLeftShift(*MaybeImmed);</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;}</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">/// SelectNegArithImmed - As above, but negates the value before trying to</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">/// select it.</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;AArch64InstructionSelector::selectNegArithImmed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;  <span class="comment">// We need a register here, because we need to know if we have a 64 or 32</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;  <span class="comment">// bit immediate.</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;  <span class="keyword">auto</span> MaybeImmed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(Root);</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <span class="keywordflow">if</span> (MaybeImmed == <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  uint64_t Immed = *MaybeImmed;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <span class="comment">// This negation is almost always valid, but &quot;cmp wN, #0&quot; and &quot;cmn wN, #0&quot;</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;  <span class="comment">// have the opposite effect on the C flag, so this pattern mustn&#39;t match under</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;  <span class="comment">// those circumstances.</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;  <span class="keywordflow">if</span> (Immed == 0)</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <span class="comment">// Check if we&#39;re dealing with a 32-bit type on the root or a 64-bit type on</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  <span class="comment">// the root.</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() == 32)</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    Immed = ~((<a class="code" href="classuint32__t.html">uint32_t</a>)Immed) + 1;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    Immed = ~Immed + 1ULL;</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;</div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;  <span class="keywordflow">if</span> (Immed &amp; 0xFFFFFFFFFF000000ULL)</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;  Immed &amp;= 0xFFFFFFULL;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <span class="keywordflow">return</span> select12BitValueWithLeftShift(Immed);</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;}</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment">/// Return true if it is worth folding MI into an extended register. That is,</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">/// if it&#39;s safe to pull it into the addressing mode of a load or store as a</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/// shift.</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AArch64InstructionSelector::isWorthFoldingIntoExtendedReg(</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;  <span class="comment">// Always fold if there is one use, or if we&#39;re optimizing for size.</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(DefReg) ||</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;  <span class="comment">// It&#39;s better to avoid folding and recomputing shifts when we don&#39;t have a</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;  <span class="comment">// fastpath.</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;  <span class="keywordflow">if</span> (!STI.hasLSLFast())</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <span class="comment">// We have a fastpath, so folding a shift in and potentially computing it</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;  <span class="comment">// many times may be beneficial. Check if this is only used in memory ops.</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="comment">// If it is, then we should fold.</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">all_of</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(DefReg),</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;                [](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a>) { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Use.html">Use</a>.mayLoadOrStore(); });</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;}</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;AArch64InstructionSelector::selectExtendedSHL(</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;    <span class="keywordtype">unsigned</span> SizeInBytes, <span class="keywordtype">bool</span> WantsExt)<span class="keyword"> const </span>{</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Base.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected base to be a register operand&quot;</span>);</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected offset to be a register operand&quot;</span>);</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OffsetInst = MRI.getVRegDef(Offset.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;  <span class="keywordflow">if</span> (!OffsetInst)</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <span class="keywordtype">unsigned</span> OffsetOpc = OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  <span class="keywordflow">if</span> (OffsetOpc != TargetOpcode::G_SHL &amp;&amp; OffsetOpc != TargetOpcode::G_MUL)</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;  <span class="comment">// Make sure that the memory op is a valid size.</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;  int64_t LegalShiftVal = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(SizeInBytes);</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <span class="keywordflow">if</span> (LegalShiftVal == 0)</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;  <span class="keywordflow">if</span> (!isWorthFoldingIntoExtendedReg(*OffsetInst, MRI))</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;  <span class="comment">// Now, try to find the specific G_CONSTANT. Start by assuming that the</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <span class="comment">// register we will offset is the LHS, and the register containing the</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <span class="comment">// constant is the RHS.</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ConstantReg = OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;  <span class="keyword">auto</span> ValAndVReg = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(ConstantReg, MRI);</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;  <span class="keywordflow">if</span> (!ValAndVReg) {</div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;    <span class="comment">// We didn&#39;t get a constant on the RHS. If the opcode is a shift, then</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;    <span class="comment">// we&#39;re done.</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;    <span class="keywordflow">if</span> (OffsetOpc == TargetOpcode::G_SHL)</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    <span class="comment">// If we have a G_MUL, we can use either register. Try looking at the RHS.</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(OffsetReg, ConstantReg);</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;    ValAndVReg = <a class="code" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">getConstantVRegValWithLookThrough</a>(ConstantReg, MRI);</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;    <span class="keywordflow">if</span> (!ValAndVReg)</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;  }</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;  <span class="comment">// The value must fit into 3 bits, and must be positive. Make sure that is</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;  <span class="comment">// true.</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;  int64_t ImmVal = ValAndVReg-&gt;Value;</div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;  <span class="comment">// Since we&#39;re going to pull this into a shift, the constant value must be</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;  <span class="comment">// a power of 2. If we got a multiply, then we need to check this.</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;  <span class="keywordflow">if</span> (OffsetOpc == TargetOpcode::G_MUL) {</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(ImmVal))</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;    <span class="comment">// Got a power of 2. So, the amount we&#39;ll shift is the log base-2 of that.</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;    ImmVal = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(ImmVal);</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;  }</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;  <span class="keywordflow">if</span> ((ImmVal &amp; 0x7) != ImmVal)</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;  <span class="comment">// We are only allowed to shift by LegalShiftVal. This shift value is built</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;  <span class="comment">// into the instruction, so we can&#39;t just use whatever we want.</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;  <span class="keywordflow">if</span> (ImmVal != LegalShiftVal)</div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;  <span class="keywordtype">unsigned</span> SignExtend = 0;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;  <span class="keywordflow">if</span> (WantsExt) {</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;    <span class="comment">// Check if the offset is defined by an extend.</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtInst = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(OffsetReg, MRI);</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = getExtendTypeForInst(*ExtInst, MRI, <span class="keyword">true</span>);</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;    SignExtend = <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;    <span class="comment">// Need a 32-bit wide register here.</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*MRI.getVRegDef(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;    OffsetReg = ExtInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;    OffsetReg = narrowExtendRegIfNeeded(OffsetReg, MIB);</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;  }</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;  <span class="comment">// We can use the LHS of the GEP as the base, and the LHS of the shift as an</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;  <span class="comment">// offset. Signify that we are shifting by setting the shift flag to 1.</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(Base.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(OffsetReg); },</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;             <span class="comment">// Need to add both immediates here to make sure that they are both</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;             <span class="comment">// added to the instruction.</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;             MIB.addImm(SignExtend);</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;             MIB.addImm(1);</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;           }}};</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;}</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">/// This is used for computing addresses like this:</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment">/// ldr x1, [x2, x3, lsl #3]</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="comment">/// Where x2 is the base register, and x3 is an offset register. The shift-left</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">/// is a constant value specific to this load instruction. That is, we&#39;ll never</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">/// see anything other than a 3 here (which corresponds to the size of the</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment">/// element being loaded.)</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;AArch64InstructionSelector::selectAddrModeShiftedExtendXReg(</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;  <span class="comment">// We want to find something like this:</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;  <span class="comment">// val = G_CONSTANT LegalShiftVal</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;  <span class="comment">// shift = G_SHL off_reg val</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;  <span class="comment">// ptr = G_PTR_ADD base_reg shift</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;  <span class="comment">// x = G_LOAD ptr</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;  <span class="comment">// And fold it into this addressing mode:</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;  <span class="comment">// ldr x, [base_reg, off_reg, lsl #LegalShiftVal]</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;  <span class="comment">// Check if we can find the G_PTR_ADD.</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PtrAdd =</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;      <a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;  <span class="keywordflow">if</span> (!PtrAdd || !isWorthFoldingIntoExtendedReg(*PtrAdd, MRI))</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;  <span class="comment">// Now, try to match an opcode which will match our specific offset.</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;  <span class="comment">// We want a G_SHL or a G_MUL.</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OffsetInst =</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;      <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(PtrAdd-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;  <span class="keywordflow">return</span> selectExtendedSHL(Root, PtrAdd-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1),</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;                           OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), SizeInBytes,</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;                           <span class="comment">/*WantsExt=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;}</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">/// This is used for computing addresses like this:</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="comment">/// ldr x1, [x2, x3]</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">/// Where x2 is the base register, and x3 is an offset register.</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">/// When possible (or profitable) to fold a G_PTR_ADD into the address calculation,</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">/// this will do so. Otherwise, it will return None.</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;AArch64InstructionSelector::selectAddrModeRegisterOffset(</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;  <span class="comment">// We need a GEP.</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Gep = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;  <span class="keywordflow">if</span> (!Gep || Gep-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_PTR_ADD)</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  <span class="comment">// If this is used more than once, let&#39;s not bother folding.</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;  <span class="comment">// TODO: Check if they are memory ops. If they are, then we can still fold</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;  <span class="comment">// without having to recompute anything.</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;  <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(Gep-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;  <span class="comment">// Base is the GEP&#39;s LHS, offset is its RHS.</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;             MIB.addUse(Gep-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;           },</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;             MIB.addUse(Gep-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;           },</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;             <span class="comment">// Need to add both immediates here to make sure that they are both</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;             <span class="comment">// added to the instruction.</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;             MIB.addImm(0);</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;             MIB.addImm(0);</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;           }}};</div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;}</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">/// This is intended to be equivalent to selectAddrModeXRO in</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment">/// AArch64ISelDAGtoDAG. It&#39;s used for selecting X register offset loads.</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;AArch64InstructionSelector::selectAddrModeXRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;                                              <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;  <span class="comment">// If we have a constant offset, then we probably don&#39;t want to match a</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;  <span class="comment">// register offset.</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;  <span class="keywordflow">if</span> (isBaseWithConstantOffset(Root, MRI))</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;  <span class="comment">// Try to fold shifts into the addressing mode.</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;  <span class="keyword">auto</span> AddrModeFns = selectAddrModeShiftedExtendXReg(Root, SizeInBytes);</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;  <span class="keywordflow">if</span> (AddrModeFns)</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;    <span class="keywordflow">return</span> AddrModeFns;</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;  <span class="comment">// If that doesn&#39;t work, see if it&#39;s possible to fold in registers from</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;  <span class="comment">// a GEP.</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;  <span class="keywordflow">return</span> selectAddrModeRegisterOffset(Root);</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;}</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">/// This is used for computing addresses like this:</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">/// ldr x0, [xBase, wOffset, sxtw #LegalShiftVal]</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">/// Where we have a 64-bit base register, a 32-bit offset register, and an</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">/// extend (which may or may not be signed).</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;AArch64InstructionSelector::selectAddrModeWRO(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;                                              <span class="keywordtype">unsigned</span> SizeInBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PtrAdd =</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;      <a class="code" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;  <span class="keywordflow">if</span> (!PtrAdd || !isWorthFoldingIntoExtendedReg(*PtrAdd, MRI))</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = PtrAdd-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = PtrAdd-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OffsetInst = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;  <span class="comment">// The first case is the same as selectAddrModeXRO, except we need an extend.</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;  <span class="comment">// In this case, we try to find a shift and extend, and fold them into the</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;  <span class="comment">// addressing mode.</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;  <span class="comment">// E.g.</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">// off_reg = G_Z/S/ANYEXT ext_reg</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  <span class="comment">// val = G_CONSTANT LegalShiftVal</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;  <span class="comment">// shift = G_SHL off_reg val</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <span class="comment">// ptr = G_PTR_ADD base_reg shift</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <span class="comment">// x = G_LOAD ptr</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;  <span class="comment">// In this case we can get a load like this:</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;  <span class="comment">// ldr x0, [base_reg, ext_reg, sxtw #LegalShiftVal]</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;  <span class="keyword">auto</span> ExtendedShl = selectExtendedSHL(Root, LHS, OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0),</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;                                       SizeInBytes, <span class="comment">/*WantsExt=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;  <span class="keywordflow">if</span> (ExtendedShl)</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;    <span class="keywordflow">return</span> ExtendedShl;</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;  <span class="comment">// There was no shift. We can try and fold a G_Z/S/ANYEXT in alone though.</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;  <span class="comment">// e.g.</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;  <span class="comment">// ldr something, [base_reg, ext_reg, sxtw]</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;  <span class="keywordflow">if</span> (!isWorthFoldingIntoExtendedReg(*OffsetInst, MRI))</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  <span class="comment">// Check if this is an extend. We&#39;ll get an extend type if it is.</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> =</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;      getExtendTypeForInst(*OffsetInst, MRI, <span class="comment">/*IsLoadStore=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;  <span class="keywordflow">if</span> (Ext == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;  <span class="comment">// Need a 32-bit wide register.</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*PtrAdd);</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg =</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;      narrowExtendRegIfNeeded(OffsetInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MIB);</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;  <span class="keywordtype">unsigned</span> SignExtend = Ext == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;  <span class="comment">// Base is LHS, offset is ExtReg.</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(ExtReg); },</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;             MIB.addImm(SignExtend);</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;             MIB.addImm(0);</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;           }}};</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;}</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">/// Select a &quot;register plus unscaled signed 9-bit immediate&quot; address.  This</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">/// should only match when there is an offset that is not valid for a scaled</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">/// immediate addressing mode.  The &quot;Size&quot; argument is the size in bytes of the</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">/// memory reference, which is needed here to know what is valid for a scaled</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">/// immediate.</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;AArch64InstructionSelector::selectAddrModeUnscaled(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;                                                   <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI =</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;      Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;  <span class="keywordflow">if</span> (!isBaseWithConstantOffset(Root, MRI))</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;  <span class="keywordflow">if</span> (!RootDef)</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffImm = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  <span class="keywordflow">if</span> (!OffImm.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHS = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(OffImm.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;  <span class="keywordflow">if</span> (!RHS || RHS-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_CONSTANT)</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;  int64_t RHSC;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHSOp1 = RHS-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;  <span class="keywordflow">if</span> (!RHSOp1.<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>() || RHSOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ab240d0d30dfa9b392ef9d813f3f9e4be">getBitWidth</a>() &gt; 64)</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;  RHSC = RHSOp1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;  <span class="comment">// If the offset is valid as a scaled immediate, don&#39;t match here.</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;  <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &gt;= 0 &amp;&amp; RHSC &lt; (0x1000 &lt;&lt; <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size)))</div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;  <span class="keywordflow">if</span> (RHSC &gt;= -256 &amp;&amp; RHSC &lt; 256) {</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Base = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;    <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Base); },</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(RHSC); },</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;    }};</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;  }</div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;}</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">/// Select a &quot;register plus scaled unsigned 12-bit immediate&quot; address.  The</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/// &quot;Size&quot; argument is the size in bytes of the memory reference, which</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">/// determines the scale.</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;AArch64InstructionSelector::selectAddrModeIndexed(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;                                                  <span class="keywordtype">unsigned</span> Size)<span class="keyword"> const </span>{</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI =</div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;      Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;  <span class="keywordflow">if</span> (!RootDef)</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;  <span class="keywordflow">if</span> (RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FRAME_INDEX) {</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;    <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)); },</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;        [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;    }};</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;  }</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;  <span class="keywordflow">if</span> (isBaseWithConstantOffset(Root, MRI)) {</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(RHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;    <span class="keywordflow">if</span> (LHSDef &amp;&amp; RHSDef) {</div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;      int64_t RHSC = (int64_t)RHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;      <span class="keywordtype">unsigned</span> Scale = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Size);</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;      <span class="keywordflow">if</span> ((RHSC &amp; (Size - 1)) == 0 &amp;&amp; RHSC &gt;= 0 &amp;&amp; RHSC &lt; (0x1000 &lt;&lt; Scale)) {</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;        <span class="keywordflow">if</span> (LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FRAME_INDEX)</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;          <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;              [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHSDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)); },</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;              [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(RHSC &gt;&gt; Scale); },</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;          }};</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;        <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;            [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHS); },</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;            [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(RHSC &gt;&gt; Scale); },</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;        }};</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;      }</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    }</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;  }</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;  <span class="comment">// Before falling back to our general case, check if the unscaled</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;  <span class="comment">// instructions can handle this. If so, that&#39;s preferable.</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;  <span class="keywordflow">if</span> (selectAddrModeUnscaled(Root, Size).hasValue())</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;  <span class="keywordflow">return</span> {{</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(Root); },</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;      [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  }};</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;}</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">/// Given a shift instruction, return the correct shift type for that</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">/// instruction.</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f"> 4657</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;  <span class="comment">// TODO: Handle AArch64_AM::ROR</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">AArch64_AM::LSL</a>;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">AArch64_AM::LSR</a>;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR:</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">AArch64_AM::ASR</a>;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;  }</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;}</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="comment">/// Select a &quot;shifted register&quot; operand. If the value is not shifted, set the</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">/// shift operand to a default value of &quot;lsl 0&quot;.</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="comment">/// TODO: Allow shifted register to be rotated in logical instructions.</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;AArch64InstructionSelector::selectShiftedRegister(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI =</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;      Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;  <span class="comment">// Check if the operand is defined by an instruction which corresponds to</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;  <span class="comment">// a ShiftExtendType. E.g. a G_SHL, G_LSHR, etc.</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;  <span class="comment">// TODO: Handle AArch64_AM::ROR for logical instructions.</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ShiftInst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;  <span class="keywordflow">if</span> (!ShiftInst)</div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> ShType = <a class="code" href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a>(*ShiftInst);</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;  <span class="keywordflow">if</span> (ShType == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;  <span class="keywordflow">if</span> (!isWorthFoldingIntoExtendedReg(*ShiftInst, MRI))</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;  <span class="comment">// Need an immediate on the RHS.</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ShiftRHS = ShiftInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;  <span class="keyword">auto</span> Immed = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(ShiftRHS);</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;  <span class="keywordflow">if</span> (!Immed)</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;  <span class="comment">// We have something that we can fold. Fold in the shift&#39;s LHS and RHS into</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;  <span class="comment">// the instruction.</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ShiftLHS = ShiftInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ShiftReg = ShiftLHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;  <span class="keywordtype">unsigned</span> NumBits = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ShiftReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;  <span class="keywordtype">unsigned</span> Val = *Immed &amp; (NumBits - 1);</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;  <span class="keywordtype">unsigned</span> ShiftVal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">AArch64_AM::getShifterImm</a>(ShType, Val);</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(ShiftReg); },</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(ShiftVal); }}};</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;}</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> AArch64InstructionSelector::getExtendTypeForInst(</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <span class="keywordtype">bool</span> IsLoadStore)<span class="keyword"> const </span>{</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;  <span class="comment">// Handle explicit extend instructions first.</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::G_SEXT || Opc == TargetOpcode::G_SEXT_INREG) {</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;    <span class="keywordtype">unsigned</span> Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size != 64 &amp;&amp; <span class="stringliteral">&quot;Extend from 64 bits?&quot;</span>);</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;    <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">AArch64_AM::SXTB</a>;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">AArch64_AM::SXTH</a>;</div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">AArch64_AM::SXTW</a>;</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;    }</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;  }</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;  <span class="keywordflow">if</span> (Opc == TargetOpcode::G_ZEXT || Opc == TargetOpcode::G_ANYEXT) {</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;    <span class="keywordtype">unsigned</span> Size = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size != 64 &amp;&amp; <span class="stringliteral">&quot;Extend from 64 bits?&quot;</span>);</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;    <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a>;</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a>;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;    }</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;  }</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;  <span class="comment">// Don&#39;t have an explicit extend. Try to handle a G_AND with a constant mask</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;  <span class="comment">// on the RHS.</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;  <span class="keywordflow">if</span> (Opc != TargetOpcode::G_AND)</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> MaybeAndMask = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;  <span class="keywordflow">if</span> (!MaybeAndMask)</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;  uint64_t AndMask = *MaybeAndMask;</div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;  <span class="keywordflow">switch</span> (AndMask) {</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;  <span class="keywordflow">case</span> 0xFF:</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;    <span class="keywordflow">return</span> !IsLoadStore ? <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">AArch64_AM::UXTB</a> : <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;  <span class="keywordflow">case</span> 0xFFFF:</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;    <span class="keywordflow">return</span> !IsLoadStore ? <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">AArch64_AM::UXTH</a> : <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;  <span class="keywordflow">case</span> 0xFFFFFFFF:</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a>;</div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;  }</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;}</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> AArch64InstructionSelector::narrowExtendRegIfNeeded(</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ExtReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;    <span class="keywordflow">return</span> ExtReg;</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;  <span class="comment">// Insert a copy to move ExtReg to GPR32.</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NarrowReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AArch64::GPR32RegClass);</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;  <span class="keyword">auto</span> Copy = MIB.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>({NarrowReg}, {ExtReg});</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;  <span class="comment">// Select the copy into a subregister copy.</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;  <a class="code" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(*Copy, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MRI, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;  <span class="keywordflow">return</span> Copy.getReg(0);</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;}</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">/// Select an &quot;extended register&quot; operand. This operand folds in an extend</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="comment">/// followed by an optional left shift.</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;AArch64InstructionSelector::selectArithExtendedRegister(</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;  <span class="keywordflow">if</span> (!Root.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI =</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;      Root.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;  uint64_t ShiftVal = 0;</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg;</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(Root.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;  <span class="keywordflow">if</span> (!RootDef)</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;  <span class="keywordflow">if</span> (!isWorthFoldingIntoExtendedReg(*RootDef, MRI))</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;</div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;  <span class="comment">// Check if we can fold a shift and an extend.</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;  <span class="keywordflow">if</span> (RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SHL) {</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;    <span class="comment">// Look for a constant on the RHS of the shift.</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;    <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> MaybeShiftVal = <a class="code" href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a>(RHS);</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;    <span class="keywordflow">if</span> (!MaybeShiftVal)</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;    ShiftVal = *MaybeShiftVal;</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;    <span class="keywordflow">if</span> (ShiftVal &gt; 4)</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;    <span class="comment">// Look for a valid extend instruction on the LHS of the shift.</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtDef = <a class="code" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">getDefIgnoringCopies</a>(LHS.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;    <span class="keywordflow">if</span> (!ExtDef)</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;    Ext = getExtendTypeForInst(*ExtDef, MRI);</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;    <span class="keywordflow">if</span> (Ext == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    ExtReg = ExtDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;    <span class="comment">// Didn&#39;t get a shift. Try just folding an extend.</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;    Ext = getExtendTypeForInst(*RootDef, MRI);</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;    <span class="keywordflow">if</span> (Ext == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">AArch64_AM::InvalidShiftExtend</a>)</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;    ExtReg = RootDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;    <span class="comment">// If we have a 32 bit instruction which zeroes out the high half of a</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    <span class="comment">// register, we get an implicit zero extend for free. Check if we have one.</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;    <span class="comment">// FIXME: We actually emit the extend right now even though we don&#39;t have</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;    <span class="comment">// to.</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;    <span class="keywordflow">if</span> (Ext == <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">AArch64_AM::UXTW</a> &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(ExtReg).<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32) {</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtInst = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(ExtReg);</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;      <span class="keywordflow">if</span> (ExtInst &amp;&amp; isDef32(*ExtInst))</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    }</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;  }</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;  <span class="comment">// We require a GPR32 here. Narrow the ExtReg if needed using a subregister</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;  <span class="comment">// copy.</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(*RootDef);</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;  ExtReg = narrowExtendRegIfNeeded(ExtReg, MIB);</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;  <span class="keywordflow">return</span> {{[=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addUse(ExtReg); },</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;           [=](<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;             MIB.addImm(<a class="code" href="namespacellvm_1_1AArch64__AM.html#a35905b769bf1afa2cc7e2a223191e57e">getArithExtendImm</a>(Ext, ShiftVal));</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;           }}};</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;}</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::renderTruncImm(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> CstVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CstVal &amp;&amp; <span class="stringliteral">&quot;Expected constant value&quot;</span>);</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CstVal.getValue());</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;}</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::renderLogicalImm32(</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;  uint64_t CstVal = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;  uint64_t Enc = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(CstVal, 32);</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Enc);</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;}</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="keywordtype">void</span> AArch64InstructionSelector::renderLogicalImm64(</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;I, <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;  uint64_t CstVal = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>()-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>();</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;  uint64_t Enc = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(CstVal, 64);</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Enc);</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;}</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::isLoadStoreOfNumBytes(</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> NumBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>())</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() &amp;&amp;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;         <span class="stringliteral">&quot;Expected load/store to have only one mem op!&quot;</span>);</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;  <span class="keywordflow">return</span> (*MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>())-&gt;getSize() == NumBytes;</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;}</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;</div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="keywordtype">bool</span> AArch64InstructionSelector::isDef32(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>() != 32)</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;  <span class="comment">// Only return true if we know the operation will zero-out the high half of</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;  <span class="comment">// the 64-bit register. Truncates can be subregister copies, which don&#39;t</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <span class="comment">// zero out the high bits. Copies and other copy-like instructions can be</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;  <span class="comment">// fed by truncates, or could be lowered as subregister copies.</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PHI:</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;  }</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;}</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *</div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e"> 4913</a></span>&#160;<a class="code" href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">createAArch64InstructionSelector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;                                 <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget,</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;                                 <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> &amp;RBI) {</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64InstructionSelector(TM, Subtarget, RBI);</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;}</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineOperand_html_a8cb6583e91ee8b0c6362b952c2b9b0f2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8cb6583e91ee8b0c6362b952c2b9b0f2">llvm::MachineOperand::getShuffleMask</a></div><div class="ttdeci">ArrayRef&lt; int &gt; getShuffleMask() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00591">MachineOperand.h:591</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a2df7b57ad693f7a4fdec514222c5e24e"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a2df7b57ad693f7a4fdec514222c5e24e">getRegClassesForCopy</a></div><div class="ttdeci">static std::pair&lt; const TargetRegisterClass *, const TargetRegisterClass * &gt; getRegClassesForCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Helper function to get the source and destination register classes for a copy. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00645">AArch64InstructionSelector.cpp:645</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00235">AArch64BaseInfo.h:235</a></div></div>
<div class="ttc" id="namespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00487">MachineInstr.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00120">MachineConstantPool.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">llvm::AArch64II::MO_G3</a></div><div class="ttdoc">MO_G3 - A symbol operand with this flag (granule 3) represents the high 16-bits of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00589">AArch64BaseInfo.h:589</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01620">APInt.h:1620</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00033">AArch64MachineFunctionInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00244">AArch64BaseInfo.h:244</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a03ac2c8c129b06df3ea6bc3bd65e871d"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a03ac2c8c129b06df3ea6bc3bd65e871d">getInsertVecEltOpInfo</a></div><div class="ttdeci">static std::pair&lt; unsigned, unsigned &gt; getInsertVecEltOpInfo(const RegisterBank &amp;RB, unsigned EltSize)</div><div class="ttdoc">Return an &lt;Opcode, SubregIndex&gt; pair to do an vector elt insert of a given size and RB...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l03208">AArch64InstructionSelector.cpp:3208</a></div></div>
<div class="ttc" id="ARMInstructionSelector_8cpp_html_a0d70a38e8f0622515630e7e8672df270"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a></div><div class="ttdeci">static bool selectMergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMInstructionSelector_8cpp_source.html#l00233">ARMInstructionSelector.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="MIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">llvm::AArch64II::MO_PAGE</a></div><div class="ttdoc">MO_PAGE - A symbol operand with this flag represents the pc-relative offset of the 4K page containing...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00580">AArch64BaseInfo.h:580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad407b071bad6c9a435cade250ec8c8b6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad407b071bad6c9a435cade250ec8c8b6">llvm::MachineOperand::setTargetFlags</a></div><div class="ttdeci">void setTargetFlags(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00222">MachineOperand.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html_a9bb1c3042ce2fe54dc9cf0c40d54b887"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a9bb1c3042ce2fe54dc9cf0c40d54b887">llvm::InstructionSelector::setupMF</a></div><div class="ttdeci">virtual void setupMF(MachineFunction &amp;mf, GISelKnownBits &amp;KB, CodeGenCoverage &amp;covinfo)</div><div class="ttdoc">Setup per-MF selector state. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00406">InstructionSelector.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00246">AArch64BaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6e56ab8686aecd83b84810e257d84b64"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">llvm::AArch64FunctionInfo::getVarArgsStackIndex</a></div><div class="ttdeci">int getVarArgsStackIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00252">AArch64MachineFunctionInfo.h:252</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="namespacellvm_html_a833097a490b5f77f7596d36de7e4bec0"><div class="ttname"><a href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00295">Utils.cpp:295</a></div></div>
<div class="ttc" id="AArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_afc2ebeb83373be407903e43096e4f7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">llvm::AArch64CC::getInvertedCondCode</a></div><div class="ttdeci">static CondCode getInvertedCondCode(CondCode Code)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00284">AArch64BaseInfo.h:284</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a4738a48912fcb1ca44fbe35b8c98ab50">llvm::AArch64_AM::InvalidShiftExtend</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00033">AArch64AddressingModes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac2090a63769fa3e7ba2e0eadbe57309e"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac2090a63769fa3e7ba2e0eadbe57309e">llvm::MachineInstrBuilder::addJumpTableIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addJumpTableIndex(unsigned Idx, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00162">MachineInstrBuilder.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00040">AArch64AddressingModes.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1mca_html_a9daeae4f77bbf637d7f5ed46c92ed5c5"><div class="ttname"><a href="namespacellvm_1_1mca.html#a9daeae4f77bbf637d7f5ed46c92ed5c5">llvm::mca::selectImpl</a></div><div class="ttdeci">static uint64_t selectImpl(uint64_t CandidateMask, uint64_t &amp;NextInSequenceMask)</div><div class="ttdef"><b>Definition:</b> <a href="ResourceManager_8cpp_source.html#l00026">ResourceManager.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a7e1384a3b7d612a03b54d9c8f2071a04">llvm::AArch64_AM::LSR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00035">AArch64AddressingModes.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">llvm::NVPTX::PTXLdStInstCode::Scalar</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00104">NVPTX.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00024">MIPatternMatch.h:24</a></div></div>
<div class="ttc" id="namespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01182">STLExtras.h:1182</a></div></div>
<div class="ttc" id="X86InterleavedAccess_8cpp_html_a8bf7eb2214229eb1ea744ade2c273238"><div class="ttname"><a href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a></div><div class="ttdeci">static uint32_t Concat[]</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00232">X86InterleavedAccess.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">llvm::AArch64CC::VS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00242">AArch64BaseInfo.h:242</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">llvm::AArch64II::MO_G0</a></div><div class="ttdoc">MO_G0 - A symbol operand with this flag (granule 0) represents the bits 0-15 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00601">AArch64BaseInfo.h:601</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a045d8b89fdced7e84e7fcef52843b087"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(unsigned Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00063">MachineRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a7dbb6b23df55633d29189da7a36cc350"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a7dbb6b23df55633d29189da7a36cc350">getMinClassForRegBank</a></div><div class="ttdeci">static const TargetRegisterClass * getMinClassForRegBank(const RegisterBank &amp;RB, unsigned SizeInBits, bool GetAllRegSet=false)</div><div class="ttdoc">Given a register bank, and size in bits, return the smallest register class that can represent that c...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00363">AArch64InstructionSelector.cpp:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a47a37d4a29c6d015b0ec9b0e722110fe"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">llvm::PointerUnion::get</a></div><div class="ttdeci">T get() const</div><div class="ttdoc">Returns the value of the specified pointer type. </div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00194">PointerUnion.h:194</a></div></div>
<div class="ttc" id="namespacellvm_html_a67adf4bb7cd4f714a2b831ca4bb2610f"><div class="ttname"><a href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">Utils.cpp:303</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a75b8d1aae3b2eca9422d6e824f3c964c"><div class="ttname"><a href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">llvm::LLT::getSizeInBytes</a></div><div class="ttdeci">unsigned getSizeInBytes() const</div><div class="ttdoc">Returns the total size of the type in bytes, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00116">LowLevelTypeImpl.h:116</a></div></div>
<div class="ttc" id="MachineLICM_8cpp_html_a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="MachineLICM_8cpp.html#a600fe222d8c18b039644ab85c091b407a6adf97f83acf6453d4a6a4b1070f3754">UseBFI::None</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_ab240d0d30dfa9b392ef9d813f3f9e4be"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ab240d0d30dfa9b392ef9d813f3f9e4be">llvm::ConstantInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">getBitWidth - Return the bitwidth of this constant. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00142">Constants.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_ab8c6d0c31153197f492410b3c0a37248"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">llvm::LegalityPredicates::isVector</a></div><div class="ttdeci">LegalityPredicate isVector(unsigned TypeIdx)</div><div class="ttdoc">True iff the specified type index is a vector. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00063">LegalityPredicates.cpp:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00036">AArch64ISelLowering.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">llvm::AArch64II::MO_G2</a></div><div class="ttdoc">MO_G2 - A symbol operand with this flag (granule 2) represents the bits 32-47 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00593">AArch64BaseInfo.h:593</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8h_html"><div class="ttname"><a href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AArch64. </div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwises returns null...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00201">PointerUnion.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a70acffa11485708727d21380f7b784d0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00051">MachineIRBuilder.cpp:51</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00038">AArch64InstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a878403638ab65500c736343a57678bdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00545">MachineOperand.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">llvm::AArch64CC::VC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00243">AArch64BaseInfo.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="ProvenanceAnalysisEvaluator_8cpp_html_a2ee79648e8bce3ddbb26358ff10e3e82"><div class="ttname"><a href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a></div><div class="ttdeci">static StringRef getName(Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00041">ProvenanceAnalysisEvaluator.cpp:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a262431cccd14e6063eacc180130a5882"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">llvm::AArch64_AM::isLogicalImmediate</a></div><div class="ttdeci">static bool isLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">isLogicalImmediate - Return true if the immediate is valid for a logical immediate instruction of the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00275">AArch64AddressingModes.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00420">AMDGPUISelLowering.h:420</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ad2bbfc7e2e29d50a4da276ea33bbd2cb"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ad2bbfc7e2e29d50a4da276ea33bbd2cb">getVectorSHLImm</a></div><div class="ttdeci">static Optional&lt; int64_t &gt; getVectorSHLImm(LLT SrcTy, Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Matches and returns the shift immediate value for a SHL instruction given a shift operand...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l01065">AArch64InstructionSelector.cpp:1065</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector&amp;#39;s element type. Only valid for vector types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00167">LowLevelTypeImpl.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00246">Value.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00616">AArch64BaseInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_acfcd22eb38dbfe1acbf138754297437a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">TypeSize getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00454">DataLayout.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a684130a8a53c04cbd92881243d6a5ae1"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a684130a8a53c04cbd92881243d6a5ae1">llvm::ConstantFP::isNegative</a></div><div class="ttdeci">bool isNegative() const</div><div class="ttdoc">Return true if the sign bit is set. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00308">Constants.h:308</a></div></div>
<div class="ttc" id="ARCInstrInfo_8cpp_html_aab5329eaa9a958adfa2c8de4d24e16cc"><div class="ttname"><a href="ARCInstrInfo_8cpp.html#aab5329eaa9a958adfa2c8de4d24e16cc">isStore</a></div><div class="ttdeci">static bool isStore(int Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARCInstrInfo_8cpp_source.html#l00058">ARCInstrInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a1a50380e2baa836e29a4bc25295dab92"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1a50380e2baa836e29a4bc25295dab92">isUnsignedICMPPred</a></div><div class="ttdeci">static bool isUnsignedICMPPred(const CmpInst::Predicate P)</div><div class="ttdoc">Returns true if P is an unsigned integer comparison predicate. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00887">AArch64InstructionSelector.cpp:887</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4039d2f36755814cb173552df270bddc"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4039d2f36755814cb173552df270bddc">llvm::MachineOperand::isPredicate</a></div><div class="ttdeci">bool isPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00351">MachineOperand.h:351</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01047">ISDOpcodes.h:1047</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="regexec_8c_html_ac07acfbb082b04f5bea72998c8976b3c"><div class="ttname"><a href="regexec_8c.html#ac07acfbb082b04f5bea72998c8976b3c">EQ</a></div><div class="ttdeci">#define EQ(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="regexec_8c_source.html#l00112">regexec.c:112</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="AArch64TargetMachine_8h_html"><div class="ttname"><a href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aeae88f12b667477f90db9b726556b337"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aeae88f12b667477f90db9b726556b337">llvm::AArch64_AM::getShifterImm</a></div><div class="ttdeci">static unsigned getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned Imm)</div><div class="ttdoc">getShifterImm - Encode the shift type and amount: imm: 6-bit shift amount shifter: 000 ==&gt; lsl 001 ==...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00098">AArch64AddressingModes.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a6fab083bad03e33ae5a0e7e9e87c460c"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a6fab083bad03e33ae5a0e7e9e87c460c">selectSubregisterCopy</a></div><div class="ttdeci">static bool selectSubregisterCopy(MachineInstr &amp;I, MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI, Register SrcReg, const TargetRegisterClass *From, const TargetRegisterClass *To, unsigned SubReg)</div><div class="ttdoc">Helper function for selectCopy. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00620">AArch64InstructionSelector.cpp:620</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a8e3929f9a80e9ff6d48e35bba3e2d600"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a8e3929f9a80e9ff6d48e35bba3e2d600">selectBinaryOp</a></div><div class="ttdeci">static unsigned selectBinaryOp(unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</div><div class="ttdoc">Select the AArch64 opcode for the basic binary operation GenericOpc (such as G_OR or G_SDIV)...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00476">AArch64InstructionSelector.cpp:476</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00687">ISDOpcodes.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_ac09a21c371a9c535cbc13e8f82503aec"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">llvm::ConstantInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit unsigned integer value after it has been zero extended as appropriate...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00148">Constants.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">llvm::AArch64II::MO_G1</a></div><div class="ttdoc">MO_G1 - A symbol operand with this flag (granule 1) represents the bits 16-31 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00597">AArch64BaseInfo.h:597</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_adba6b0f5197cda6e31725e3309fb7cb0"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#adba6b0f5197cda6e31725e3309fb7cb0">getLaneCopyOpcode</a></div><div class="ttdeci">static bool getLaneCopyOpcode(unsigned &amp;CopyOpc, unsigned &amp;ExtractSubReg, const unsigned EltSize)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l02875">AArch64InstructionSelector.cpp:2875</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a5d1d3c98268fd4f6017b99e4bd9415ed"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">llvm::AArch64_AM::getFP32Imm</a></div><div class="ttdeci">static int getFP32Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP32Imm - Return an 8-bit floating-point version of the 32-bit floating-point value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00393">AArch64AddressingModes.h:393</a></div></div>
<div class="ttc" id="namespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00465">MathExtras.h:465</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a61d01252826372b1ec3aefc12e0c23d1"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a61d01252826372b1ec3aefc12e0c23d1">selectLoadStoreUIOp</a></div><div class="ttdeci">static unsigned selectLoadStoreUIOp(unsigned GenericOpc, unsigned RegBankID, unsigned OpSize)</div><div class="ttdoc">Select the AArch64 opcode for the G_LOAD or G_STORE operation GenericOpc, appropriate for the (value)...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00547">AArch64InstructionSelector.cpp:547</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a18c672925e05a23b72838be961003fc7"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a18c672925e05a23b72838be961003fc7">selectFPConvOpc</a></div><div class="ttdeci">static unsigned selectFPConvOpc(unsigned GenericOpc, LLT DstTy, LLT SrcTy)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00783">AArch64InstructionSelector.cpp:783</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a9068fdca4249bbb4bc6a2a162252c8cc"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a9068fdca4249bbb4bc6a2a162252c8cc">getVectorShiftImm</a></div><div class="ttdeci">static Optional&lt; int64_t &gt; getVectorShiftImm(Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns the element immediate value of a vector shift operand if found. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l01039">AArch64InstructionSelector.cpp:1039</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_aa48b3b7e554b44f4e513d5dd8d9f9343"><div class="ttname"><a href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">TypeSize getTypeAllocSize(Type *Ty) const</div><div class="ttdoc">Returns the offset in bytes between successive objects of the specified type, including alignment pad...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00486">DataLayout.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">llvm::CodeModel::Tiny</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double]. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00245">AArch64BaseInfo.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a086b669374187a18c0744d8373bcfd1a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a086b669374187a18c0744d8373bcfd1a">llvm::DataLayout::getPrefTypeAlignment</a></div><div class="ttdeci">unsigned getPrefTypeAlignment(Type *Ty) const</div><div class="ttdoc">Returns the preferred stack/global alignment for the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00765">DataLayout.cpp:765</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="AArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a43efe9700a64d52fdf51d350923eef33"><div class="ttname"><a href="classllvm_1_1APFloat.html#a43efe9700a64d52fdf51d350923eef33">llvm::APFloat::isExactlyValue</a></div><div class="ttdeci">bool isExactlyValue(double V) const</div><div class="ttdoc">We don&amp;#39;t rely on operator== working on double values, as it returns true for things that are clearly ...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01150">APFloat.h:1150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">llvm::AArch64CC::PL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00241">AArch64BaseInfo.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9ad70dffa73dcf15ca0495024b92a4c3"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">llvm::MachineInstrBuilder::addRegMask</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addRegMask(const uint32_t *Mask) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00188">MachineInstrBuilder.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="ARMInstructionSelector_8cpp_html_a838cd050490773e0349589c0d78618fc"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a></div><div class="ttdeci">static bool selectUnmergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMInstructionSelector_8cpp_source.html#l00264">ARMInstructionSelector.cpp:264</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="namespacellvm_html_af195cca06742320f23bccff7c867036d"><div class="ttname"><a href="namespacellvm.html#af195cca06742320f23bccff7c867036d">llvm::getConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getConstantVRegValWithLookThrough(unsigned VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool HandleFConstants=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (LookThro...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">Utils.cpp:218</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00247">AArch64BaseInfo.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00501">MachineFunction.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00273">MachineIRBuilder.cpp:273</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_af95c22c2e8039a07181844df4ae2494a"><div class="ttname"><a href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00319">Utils.cpp:319</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_abdbb44946a6951b5d90dd5313023156f"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#abdbb44946a6951b5d90dd5313023156f">llvm::MCInstrInfo::getName</a></div><div class="ttdeci">StringRef getName(unsigned Opcode) const</div><div class="ttdoc">Returns the name for the instructions with the given opcode. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00050">MCInstrInfo.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">llvm::AArch64II::MO_TLS</a></div><div class="ttdoc">MO_TLS - Indicates that the operand being accessed is some kind of thread-local symbol. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00627">AArch64BaseInfo.h:627</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00039">AArch64ISelLowering.h:39</a></div></div>
<div class="ttc" id="AArch64ISelDAGToDAG_8cpp_html_a0325404e4ca9868f3b8893516b45c3d2"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a></div><div class="ttdeci">static SDValue Widen(SelectionDAG *CurDAG, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00908">AArch64ISelDAGToDAG.cpp:908</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="classllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGenCoverage_8h_source.html#l00020">CodeGenCoverage.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a7faf4e0334b77ab527e4b45e3a1f4d65"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00302">Constants.h:302</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_acc140e80c9033d2194f701c849fd92b3"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#acc140e80c9033d2194f701c849fd92b3">getImmedFromMO</a></div><div class="ttdeci">static Optional&lt; uint64_t &gt; getImmedFromMO(const MachineOperand &amp;Root)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l04136">AArch64InstructionSelector.cpp:4136</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a832ad315a355f4ddcc32f189f34e28a9"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">llvm::AArch64_AM::encodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t encodeLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">encodeLogicalImmediate - Return the encoded immediate value for a logical immediate instruction of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00282">AArch64AddressingModes.h:282</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aa3b818e0d89b7804a311b48c18080a4f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">llvm::AArch64_AM::getFP64Imm</a></div><div class="ttdeci">static int getFP64Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP64Imm - Return an 8-bit floating-point version of the 64-bit floating-point value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00421">AArch64AddressingModes.h:421</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="AArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00248">AArch64BaseInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8eb9bf17230a1c4329e26935f44d72eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const</div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00335">MachineOperand.h:335</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="BlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="InstructionSelectorImpl_8h_html"><div class="ttname"><a href="InstructionSelectorImpl_8h.html">InstructionSelectorImpl.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00237">AArch64BaseInfo.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">llvm::AArch64CC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00250">AArch64BaseInfo.h:250</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">Predicate - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00026">PPCPredicates.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2620d8167a503c9942cc4afded7f830d">llvm::AArch64_AM::UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00042">AArch64AddressingModes.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00111">Utils.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a14ca8f1aa1c62b860504b766ad3b15f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">llvm::MachineFrameInfo::setAdjustsStack</a></div><div class="ttdeci">void setAdjustsStack(bool V)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00579">MachineFrameInfo.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a1d58cc5c01d8fb05685b16e9ce519fcc"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1d58cc5c01d8fb05685b16e9ce519fcc">isValidCopy</a></div><div class="ttdeci">static bool isValidCopy(const MachineInstr &amp;I, const RegisterBank &amp;DstBank, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Helper function that verifies that we have a valid copy at the end of selectCopy. ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00583">AArch64InstructionSelector.cpp:583</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ac3bdf1b8c8fd1f36afa7af40bb1a1a59">llvm::AArch64_AM::SXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00045">AArch64AddressingModes.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a1d97e13eb9923037fe733eda83b7f938">llvm::AArch64_AM::LSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00034">AArch64AddressingModes.h:34</a></div></div>
<div class="ttc" id="CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7011440259cbae2e89a2a2c9bb93b74"><div class="ttname"><a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00207">Utils.cpp:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a35905b769bf1afa2cc7e2a223191e57e"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a35905b769bf1afa2cc7e2a223191e57e">llvm::AArch64_AM::getArithExtendImm</a></div><div class="ttdeci">static unsigned getArithExtendImm(AArch64_AM::ShiftExtendType ET, unsigned Imm)</div><div class="ttdoc">getArithExtendImm - Encode the extend type and shift amount for an arithmetic instruction: imm: 3-bit...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00170">AArch64AddressingModes.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_af3b308e1bfe401f83513bb51e24a1911"><div class="ttname"><a href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">llvm::LLT::isPointer</a></div><div class="ttdeci">bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00093">LowLevelTypeImpl.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00381">InstructionSelector.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea1a51b40d6f1639168781492b8a6762e1"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea1a51b40d6f1639168781492b8a6762e1">llvm::ARCISD::CMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00040">ARCISelLowering.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00103">AArch64RegisterBankInfo.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">llvm::AArch64_AM::ShiftExtendType</a></div><div class="ttdeci">ShiftExtendType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00032">AArch64AddressingModes.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classPredicate_html"><div class="ttname"><a href="classPredicate.html">Predicate</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1MIPatternMatch_html_a04d383e8f4a37abbd0f5e1b2870e1da3"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch m_ICst(int64_t &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00055">MIPatternMatch.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a79aef281242f8877523e32b6a669356e"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a79aef281242f8877523e32b6a669356e">changeICMPPredToAArch64CC</a></div><div class="ttdeci">static AArch64CC::CondCode changeICMPPredToAArch64CC(CmpInst::Predicate P)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00899">AArch64InstructionSelector.cpp:899</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_ae46c23ed39de6de6cf9ec6e57755e4c5"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#ae46c23ed39de6de6cf9ec6e57755e4c5">llvm::ConstantFP::isZero</a></div><div class="ttdeci">bool isZero() const</div><div class="ttdoc">Return true if the value is positive or negative zero. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00305">Constants.h:305</a></div></div>
<div class="ttc" id="namespacellvm_html_aaea263c7a3c058db83a4d5a74562610e"><div class="ttname"><a href="namespacellvm.html#aaea263c7a3c058db83a4d5a74562610e">llvm::createAArch64InstructionSelector</a></div><div class="ttdeci">InstructionSelector * createAArch64InstructionSelector(const AArch64TargetMachine &amp;, AArch64Subtarget &amp;, AArch64RegisterBankInfo &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l04913">AArch64InstructionSelector.cpp:4913</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a13ed9069b0840f7eb3a47fce0878a5ad">llvm::AArch64_AM::SXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00047">AArch64AddressingModes.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00598">MachineOperand.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ae826670f0659426899e3b3788682d525"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae826670f0659426899e3b3788682d525">llvm::MachineOperand::getBlockAddress</a></div><div class="ttdeci">const BlockAddress * getBlockAddress() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00566">MachineOperand.h:566</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ab55883fe9044a3cd5195607500db6858"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ab55883fe9044a3cd5195607500db6858">findIntrinsicID</a></div><div class="ttdeci">static unsigned findIntrinsicID(MachineInstr &amp;I)</div><div class="ttdoc">Helper function to find an intrinsic ID on an a MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l04049">AArch64InstructionSelector.cpp:4049</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">llvm::AArch64II::MO_PAGEOFF</a></div><div class="ttdoc">MO_PAGEOFF - A symbol operand with this flag represents the offset of that symbol within a 4K page...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00585">AArch64BaseInfo.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9404d5d9e4be534bb544777aae216691"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9404d5d9e4be534bb544777aae216691">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdoc">ChangeToRegister - Replace this operand with a new register operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00234">MachineOperand.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00630">Function.h:630</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1ae52597f63d00aac32d655ca8d67a689b">llvm::AArch64_AM::SXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00046">AArch64AddressingModes.h:46</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6be291efcc6345779494105f57f85aac"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">llvm::MachineIRBuilder::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00263">MachineIRBuilder.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a316a1e1ca1a7ee6413c57d350a2fe2ca"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a316a1e1ca1a7ee6413c57d350a2fe2ca">selectSelectOpc</a></div><div class="ttdeci">static unsigned selectSelectOpc(MachineInstr &amp;I, MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00859">AArch64InstructionSelector.cpp:859</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acbf941f3063f77e3b9cc2c6dad202a87"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00648">MachineRegisterInfo.h:648</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_aa4186b7a1f5e354c92874d4864fe5bf7"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#aa4186b7a1f5e354c92874d4864fe5bf7">changeFCMPPredToAArch64CC</a></div><div class="ttdeci">static void changeFCMPPredToAArch64CC(CmpInst::Predicate P, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00926">AArch64InstructionSelector.cpp:926</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ac2d93582353f652e4c84f5ec14de5882"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ac2d93582353f652e4c84f5ec14de5882">selectFCMPOpc</a></div><div class="ttdeci">static unsigned selectFCMPOpc(MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Helper function to select the opcode for a G_FCMP. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00873">AArch64InstructionSelector.cpp:873</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7fb2fa5f03892c204833ea264c21d848"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7fb2fa5f03892c204833ea264c21d848">llvm::MachineOperand::ChangeToFrameIndex</a></div><div class="ttdeci">void ChangeToFrameIndex(int Idx)</div><div class="ttdoc">Replace this operand with a frame index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00208">MachineOperand.cpp:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetMachine_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetMachine.html">llvm::AArch64TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetMachine_8h_source.html#l00025">AArch64TargetMachine.h:25</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ac3419b7821dce4fc2e3a6f4a96b7dbaa"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ac3419b7821dce4fc2e3a6f4a96b7dbaa">unsupportedBinOp</a></div><div class="ttdeci">static bool unsupportedBinOp(const MachineInstr &amp;I, const AArch64RegisterBankInfo &amp;RBI, const MachineRegisterInfo &amp;MRI, const AArch64RegisterInfo &amp;TRI)</div><div class="ttdoc">Check whether I is a currently unsupported binary operation: </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00430">AArch64InstructionSelector.cpp:430</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">llvm::AArch64II::MO_NC</a></div><div class="ttdoc">MO_NC - Indicates whether the linker is expected to check the symbol reference for overflow...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00621">AArch64BaseInfo.h:621</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01114">APFloat.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00239">AArch64BaseInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_aa8f4be0661aa64f5b1f20b15e93bb403"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">llvm::ConstantInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit integer value after it has been sign extended as appropriate for the ...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00156">Constants.h:156</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a933b079df28c77f3850ed1edf94c6ed8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a></div><div class="ttdeci">static bool selectCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00670">AArch64InstructionSelector.cpp:670</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_a902b09cfe1ad72267169b4f08909f680"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a902b09cfe1ad72267169b4f08909f680">getSubRegForClass</a></div><div class="ttdeci">static bool getSubRegForClass(const TargetRegisterClass *RC, const TargetRegisterInfo &amp;TRI, unsigned &amp;SubReg)</div><div class="ttdoc">Returns the correct subregister to use for a given register class. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00397">AArch64InstructionSelector.cpp:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0af83aa690c458c5b3a8dc36ad3c3f9"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00540">MachineOperand.h:540</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00039">AArch64InstructionSelector.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a2f11475361161d9ce95a2f7be74de342">llvm::AArch64_AM::ASR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00036">AArch64AddressingModes.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01097">MachineFunction.cpp:1097</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="AArch64InstructionSelector_8cpp_html_ac27317e513ca940053ef5778f920269f"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#ac27317e513ca940053ef5778f920269f">getShiftTypeForInst</a></div><div class="ttdeci">static AArch64_AM::ShiftExtendType getShiftTypeForInst(MachineInstr &amp;MI)</div><div class="ttdoc">Given a shift instruction, return the correct shift type for that instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l04657">AArch64InstructionSelector.cpp:4657</a></div></div>
<div class="ttc" id="InstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aa238cd5a6fee2e66e4b5bd3fc2040c19"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aa238cd5a6fee2e66e4b5bd3fc2040c19">llvm::MachineInstrBuilder::constrainAllUses</a></div><div class="ttdeci">bool constrainAllUses(const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00308">MachineInstrBuilder.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00156">PointerUnion.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af0d32d967ac31c4e6149c2adb89aa947"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af0d32d967ac31c4e6149c2adb89aa947">llvm::MachineOperand::getPredicate</a></div><div class="ttdeci">unsigned getPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00586">MachineOperand.h:586</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00238">AArch64BaseInfo.h:238</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:24 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
