Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Sep  6 21:17:58 2020
| Host         : rootage running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           32 |
| Yes          | No                    | No                     |              48 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                          |                2 |              3 |
|  iclk_BUFG     |                            |                          |                3 |              4 |
|  tmp_BUFG      | p2/outlength[3]_i_1__0_n_0 |                          |                3 |              4 |
|  tmp_BUFG      | p0/outlength[5]_i_1_n_0    |                          |                4 |              6 |
|  tmp_BUFG      | p1/outlength[5]_i_1__0_n_0 |                          |                5 |              6 |
|  tmp_BUFG      | p1/outcache                |                          |                4 |              6 |
|  tmp_BUFG      | p2/lcount                  | p2/lcount[7]_i_1__1_n_0  |                3 |              8 |
|  tmp_BUFG      | p0/lcount                  | p0/lcount[7]_i_1_n_0     |                3 |              8 |
|  tmp_BUFG      | p1/lcount                  | p1/lcount[7]_i_1__0_n_0  |                3 |              8 |
|  tmp_BUFG      | p2/count                   | SW_IBUF[0]               |                3 |             10 |
|  tmp_BUFG      | p0/count                   | SW_IBUF[0]               |                4 |             10 |
|  tmp_BUFG      | p1/count                   | SW_IBUF[0]               |                4 |             10 |
|  tmp_BUFG      | p2/outcache                |                          |                8 |             13 |
|  tmp_BUFG      | p0/outcache                |                          |               10 |             13 |
|  tmp_BUFG      |                            |                          |               18 |             32 |
|  iclk_BUFG     |                            | msw2/count[0]_i_1__5_n_0 |                8 |             32 |
|  iclk_BUFG     |                            | msw0/count[0]_i_1__3_n_0 |                8 |             32 |
|  iclk_BUFG     |                            | msw1/count[0]_i_1__4_n_0 |                8 |             32 |
|  iclk_BUFG     |                            | bpm/count[0]_i_1__2_n_0  |                8 |             32 |
+----------------+----------------------------+--------------------------+------------------+----------------+


