
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
…
+Loading parts and site information from %s
36*device2A
-/opt/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
’
!Parsing RTL primitives file [%s]
14*netlist2W
C/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
›
*Finished parsing RTL primitives file [%s]
11*netlist2W
C/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
u
"Loaded Vivado IP repository '%s'.
1332*coregen25
!/opt/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
r
Command: %s
53*	vivadotcl2J
6synth_design -top system_wrapper -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 843.590 ; gain = 204.941
2default:default
Ë
synthesizing module '%s'638*oasys2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
32default:default8@Z8-638
¿
synthesizing module '%s'638*oasys2
system2default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
7052default:default8@Z8-638
·
synthesizing module '%s'638*oasys2
GND2default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2'
system_axi_gpio_0_02default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd2default:default2
842default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default
ð
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2ƒ
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd2default:default2
1632default:default8@Z8-3491
„
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized02default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
¡
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2202default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2212default:default8@Z8-4472
ƒ
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2
y/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
‰
synthesizing module '%s'638*oasys2$
slave_attachment2default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
‡
synthesizing module '%s'638*oasys2#
address_decoder2default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ù
synthesizing module '%s'638*oasys2
	pselect_f2default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b00 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
´
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
22default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b01 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
22default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b10 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
22default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b11 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
22default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
32default:default2
12default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
æ
default block is never used226*oasys2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
42default:default2
12default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
¾
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
52default:default2
12default:default2
y/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2
	GPIO_Core2default:default2†
p/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_DW bound to: 32 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Ú
default block is never used226*oasys2†
p/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
3462default:default8@Z8-226
÷
synthesizing module '%s'638*oasys2
cdc_sync2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3852default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3872default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3882default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3892default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3902default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3912default:default8@Z8-4472
²
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
62default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2
	GPIO_Core2default:default2
72default:default2
12default:default2†
p/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized02default:default2
82default:default2
12default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2'
system_axi_gpio_0_02default:default2
92default:default2
12default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd2default:default2
842default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2'
system_axi_gpio_1_12default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/synth/system_axi_gpio_1_1.vhd2default:default2
842default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default
ð
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2ƒ
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/synth/system_axi_gpio_1_1.vhd2default:default2
1632default:default8@Z8-3491
„
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized22default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
¿
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized22default:default2
92default:default2
12default:default2…
o/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2'
system_axi_gpio_1_12default:default2
102default:default2
12default:default2{
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/synth/system_axi_gpio_1_1.vhd2default:default2
842default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2/
system_axi_interconnect_0_02default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
11652default:default8@Z8-638
Î
synthesizing module '%s'638*oasys2+
m00_couplers_imp_PQAAIF2default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
32default:default8@Z8-638
Š
%done synthesizing module '%s' (%s#%s)256*oasys2+
m00_couplers_imp_PQAAIF2default:default2
112default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
32default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2,
m01_couplers_imp_1DSQHE12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2,
m01_couplers_imp_1DSQHE12default:default2
122default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
1352default:default8@Z8-256
Ð
synthesizing module '%s'638*oasys2+
m02_couplers_imp_OI2D8Q2default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
2672default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2+
m02_couplers_imp_OI2D8Q2default:default2
132default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
2672default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2,
s00_couplers_imp_1FHMR112default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
3992default:default8@Z8-638
ë
synthesizing module '%s'638*oasys2%
system_auto_pc_372default:default2u
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_37/synth/system_auto_pc_37.v2default:default2
572default:default8@Z8-638
Ñ
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2¹
¢/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
«
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2¦
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
¹
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2©
’/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
©
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
å
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
142default:default2
12default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
»
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
152default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
152default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
152default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
152default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
©
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
2default:default
å
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
162default:default2
12default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
172default:default2
12default:default2©
’/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
À
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
É
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2µ
ž/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXBURST_FIXED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_INCR bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_WRAP bound to: 2'b10 
2default:default
½
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2¯
˜/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
182default:default2
12default:default2¯
˜/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
½
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2¯
˜/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
192default:default2
12default:default2¯
˜/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
202default:default2
12default:default2µ
ž/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter SM_DONE_WAIT bound to: 2'b11 
2default:default
„
default block is never used226*oasys2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
ý
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
212default:default2
12default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
222default:default2
12default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2°
™/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LP_RESP_OKAY bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_EXOKAY bound to: 2'b01 
2default:default
P
%s*synth2A
-	Parameter LP_RESP_SLVERROR bound to: 2'b10 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_DECERR bound to: 2'b11 
2default:default
T
%s*synth2E
1	Parameter P_WIDTH bound to: 20 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_DEPTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RDEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_RAWIDTH bound to: 2 - type: integer 
2default:default
Â
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 20 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
þ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
232default:default2
12default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
232default:default2
12default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
242default:default2
12default:default2°
™/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
À
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
G
%s*synth28
$	Parameter SM_DONE bound to: 2'b11 
2default:default
„
default block is never used226*oasys2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
ý
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
252default:default2
12default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
262default:default2
12default:default2±
š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2°
™/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ID_WIDTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_WIDTH bound to: 13 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_DEPTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_WIDTH bound to: 34 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_DEPTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 
2default:default
Ò
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 34 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
262default:default2
12default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 13 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
Ž
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
262default:default2
12default:default2²
›/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
272default:default2
12default:default2°
™/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
É
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2©
’/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
¹
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
272default:default2
12default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
272default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
272default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
272default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
272default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
¹
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
272default:default2
12default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
272default:default2
12default:default2©
’/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
282default:default2
12default:default2¦
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
292default:default2
12default:default2¹
¢/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_23/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2%
system_auto_pc_372default:default2
302default:default2
12default:default2u
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_auto_pc_37/synth/system_auto_pc_37.v2default:default2
572default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2,
s00_couplers_imp_1FHMR112default:default2
312default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
3992default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2!
system_xbar_02default:default2m
W/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v2default:default2
572default:default8@Z8-638
›
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000111100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001001000100000000000000000 
2default:default
³
%s*synth2£
Ž	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
2default:default
[
%s*synth2L
8	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
»
%s*synth2«
–	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
º
%s*synth2ª
•	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
2default:default
¶
%s*synth2¦
‘	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
µ
%s*synth2¥
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
¯
%s*synth2Ÿ
Š	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
2default:default
†
%s*synth2w
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
2default:default
Ž
%s*synth2
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ž
%s*synth2
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
W
%s*synth2H
4	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
2default:default
U
%s*synth2F
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
2default:default
±
%s*synth2¡
Œ	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter P_LEN bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_LOCK bound to: 1 - type: integer 
2default:default

synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000111100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001001000100000000000000000 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000111100000111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000001001000101111111111111111 
2default:default
Ž
%s*synth2
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ž
%s*synth2
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
W
%s*synth2H
4	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
¯
%s*synth2Ÿ
Š	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
±
%s*synth2¡
Œ	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
2default:default
e
%s*synth2V
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter P_M_SECURE_MASK bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter P_M_AXILITE_MASK bound to: 3'b000 
2default:default
G
%s*synth28
$	Parameter P_FIXED bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
¥
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2œ
…/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
S
%s*synth2D
0	Parameter C_NUM_S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
J
%s*synth2;
'	Parameter P_PRIO_MASK bound to: 1'b0 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
322default:default2
12default:default2œ
…/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
›
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REGION_ENC bound to: 1 - type: integer 
2default:default

%s*synth2ý
è	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000111100000000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000001001000100000000000000000 
2default:default

%s*synth2ý
è	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000111100000111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000001001000101111111111111111 
2default:default
O
%s*synth2@
,	Parameter C_TARGET_QUAL bound to: 4'b0111 
2default:default
X
%s*synth2I
5	Parameter C_RESOLUTION bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
§
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2 
‰/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
332default:default2
12default:default2 
‰/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
342default:default2
12default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
342default:default2
12default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000011110000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
342default:default2
12default:default2¨
‘/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
352default:default2
12default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
’
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 3 - type: integer 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
362default:default2
12default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
¢
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 2 - type: integer 
2default:default
Þ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
362default:default2
12default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
£
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
ß
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
372default:default2
12default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
³
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
372default:default2
12default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
³
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
372default:default2
12default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
V
%s*synth2G
3	Parameter C_FAMILY bound to: zynq - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2
372default:default2
12default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
³
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
372default:default2
12default:default2ž
‡/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
›
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_RESP bound to: 3 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_IDLE bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_DATA bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_RESP bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter P_READ_IDLE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter P_READ_DATA bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
×
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
382default:default2
12default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
392default:default2
12default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
×
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
402default:default2
12default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2!
system_xbar_02default:default2
412default:default2
12default:default2m
W/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v2default:default2
572default:default8@Z8-256
À
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
xbar2default:default2!
system_xbar_02default:default2
402default:default2
382default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
17972default:default8@Z8-350
‘
%done synthesizing module '%s' (%s#%s)256*oasys2/
system_axi_interconnect_0_02default:default2
422default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
11652default:default8@Z8-256
€
synthesizing module '%s'638*oasys2+
system_axi_quad_spi_0_02default:default2ƒ
m/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/synth/system_axi_quad_spi_0_0.vhd2default:default2
972default:default8@Z8-638
p
%s*synth2a
M	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
p
%s*synth2a
M	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SUB_FAMILY bound to: virtex7 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
2default:default
d
%s*synth2U
A	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_XIP_MODE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SCK_RATIO bound to: 80 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_SPI_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_STARTUP bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter Async_Clk bound to: 0 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
axi_quad_spi2default:default2
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
1732default:default2
U02default:default2 
axi_quad_spi2default:default2ƒ
m/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/synth/system_axi_quad_spi_0_0.vhd2default:default2
2462default:default8@Z8-3491
”
synthesizing module '%s'638*oasys20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3752default:default8@Z8-638
U
%s*synth2F
2	Parameter Async_Clk bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SUB_FAMILY bound to: virtex7 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_XIP_MODE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SCK_RATIO bound to: 80 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_SPI_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_STARTUP bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
2default:default
­
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2242default:default8@Z8-4472
­
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2262default:default8@Z8-4472
­
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2272default:default8@Z8-4472
­
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2292default:default8@Z8-4472
­
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2302default:default8@Z8-4472
“
synthesizing module '%s'638*oasys21
axi_lite_ipif__parameterized02default:default2
y/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
2default:default
³
%s*synth2£
Ž	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
™
synthesizing module '%s'638*oasys24
 slave_attachment__parameterized02default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
2default:default
³
%s*synth2£
Ž	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
—
synthesizing module '%s'638*oasys23
address_decoder__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
2default:default
³
%s*synth2£
Ž	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized32default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 7 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_BAR bound to: 7'b0000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized32default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized42default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized42default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized52default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized52default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized62default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized62default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized72default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized72default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized82default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized82default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2-
pselect_f__parameterized92default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized92default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized102default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized102default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized112default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized112default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized122default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized122default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized132default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized132default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized142default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized142default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized152default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized152default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized162default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized162default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized172default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized172default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized182default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized182default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized192default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized192default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized202default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 7 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_BAR bound to: 7'b1000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized202default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized212default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized212default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized222default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized222default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized232default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized232default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized242default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized242default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized252default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized252default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized262default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized262default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized272default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized272default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized282default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter C_BAR bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized282default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2.
pselect_f__parameterized292default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 7 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_BAR bound to: 7'b1100000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized292default:default2
422default:default2
12default:default2‰
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys23
address_decoder__parameterized02default:default2
422default:default2
12default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
æ
default block is never used226*oasys2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
Õ
%done synthesizing module '%s' (%s#%s)256*oasys24
 slave_attachment__parameterized02default:default2
422default:default2
12default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_lite_ipif__parameterized02default:default2
422default:default2
12default:default2
y/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
“
synthesizing module '%s'638*oasys2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
2642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SUB_FAMILY bound to: virtex7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SCK_RATIO bound to: 80 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_SPI_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_STARTUP bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OCCUPANCY_NUM_BITS bound to: 6 - type: integer 
2default:default
–
%s*synth2†
ñ	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
2default:default
^
%s*synth2O
;	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
2default:default

synthesizing module '%s'638*oasys2%
reset_sync_module2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/reset_sync_module.vhd2default:default2
1712default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¼
,binding component instance '%s' to cell '%s'113*oasys2%
RESET_SYNC_AX2S_12default:default2
FDR2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/reset_sync_module.vhd2default:default2
1992default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¼
,binding component instance '%s' to cell '%s'113*oasys2%
RESET_SYNC_AX2S_22default:default2
FDR2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/reset_sync_module.vhd2default:default2
2072default:default8@Z8-113
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_sync_module2default:default2
432default:default2
12default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/reset_sync_module.vhd2default:default2
1712default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2-
qspi_receive_transmit_reg2default:default2Ÿ
ˆ/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_receive_transmit_reg.vhd2default:default2
2252default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2-
qspi_receive_transmit_reg2default:default2
442default:default2
12default:default2Ÿ
ˆ/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_receive_transmit_reg.vhd2default:default2
2252default:default8@Z8-256
—
synthesizing module '%s'638*oasys2)
cross_clk_sync_fifo_02default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
2512default:default8@Z8-638
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
‡
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized02default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
ù
null port '%s' ignored506*oasys2!
prmry_vect_in2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
842default:default8@Z8-506
û
null port '%s' ignored506*oasys2#
scndry_vect_out2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
942default:default8@Z8-506
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2492default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2502default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
¢
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
Ú
null assignment ignored3449*oasys2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2752default:default8@Z8-3919
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized02default:default2
442default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
2default:default
ù
null port '%s' ignored506*oasys2!
prmry_vect_in2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
842default:default8@Z8-506
û
null port '%s' ignored506*oasys2#
scndry_vect_out2default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
942default:default8@Z8-506
Ú
null assignment ignored3449*oasys2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
2752default:default8@Z8-3919
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized12default:default2
442default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized22default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized22default:default2
442default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ñ
,binding component instance '%s' to cell '%s'113*oasys25
!DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_12default:default2
FDR2default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
14302default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ñ
,binding component instance '%s' to cell '%s'113*oasys25
!DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_22default:default2
FDR2default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
14382default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ñ
,binding component instance '%s' to cell '%s'113*oasys25
!DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_32default:default2
FDR2default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
14462default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ñ
,binding component instance '%s' to cell '%s'113*oasys25
!DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_42default:default2
FDR2default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
14542default:default8@Z8-113
‡
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized32default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized32default:default2
442default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized42default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized42default:default2
442default:default2
12default:default2ˆ
r/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2)
cross_clk_sync_fifo_02default:default2
452default:default2
12default:default2›
„/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd2default:default2
2512default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2&
qspi_mode_0_module2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
2922default:default8@Z8-638
X
%s*synth2I
5	Parameter C_SCK_RATIO bound to: 80 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_STARTUP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SUB_FAMILY bound to: virtex7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_EXIST bound to: 0 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Á
,binding component instance '%s' to cell '%s'113*oasys2*
MST_TRANS_INHIBIT_D1_I2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
7252default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Â
,binding component instance '%s' to cell '%s'113*oasys2+
SPI_TRISTATE_CONTROL_II2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
7532default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Ã
,binding component instance '%s' to cell '%s'113*oasys2,
SPI_TRISTATE_CONTROL_III2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
7652default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Â
,binding component instance '%s' to cell '%s'113*oasys2+
SPI_TRISTATE_CONTROL_IV2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
7772default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
Á
,binding component instance '%s' to cell '%s'113*oasys2*
SPI_TRISTATE_CONTROL_V2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
8012default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2

SPISEL_REG2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
8802default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
´
,binding component instance '%s' to cell '%s'113*oasys2
	SCK_I_REG2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
9512default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¶
,binding component instance '%s' to cell '%s'113*oasys2

MISO_I_REG2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
13552default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¶
,binding component instance '%s' to cell '%s'113*oasys2

MOSI_I_REG2default:default2
FD2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
13922default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
Â
,binding component instance '%s' to cell '%s'113*oasys2(
SCK_O_NE_4_FDRE_INST2default:default2
FDRE2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
19282default:default8@Z8-113
Á
merging register '%s' into '%s'3619*oasys2'
MODF_strobe_int_reg2default:default2#
MODF_strobe_reg2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
21412default:default8@Z8-4471
Í
%done synthesizing module '%s' (%s#%s)256*oasys2&
qspi_mode_0_module2default:default2
462default:default2
12default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_mode_0_module.vhd2default:default2
2922default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2"
qspi_cntrl_reg2default:default2“
}/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_cntrl_reg.vhd2default:default2
2322default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_SPI_MODE bound to: 0 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2*
SPI_TRISTATE_CONTROL_I2default:default2
FDRE2default:default2“
}/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_cntrl_reg.vhd2default:default2
4392default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¾
,binding component instance '%s' to cell '%s'113*oasys2*
SPI_TRISTATE_CONTROL_I2default:default2
FDRE2default:default2“
}/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_cntrl_reg.vhd2default:default2
4392default:default8@Z8-113
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2"
qspi_cntrl_reg2default:default2
472default:default2
12default:default2“
}/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_cntrl_reg.vhd2default:default2
2322default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2-
qspi_status_slave_sel_reg2default:default2Ÿ
ˆ/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd2default:default2
2432default:default8@Z8-638
^
%s*synth2O
;	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2-
qspi_status_slave_sel_reg2default:default2
482default:default2
12default:default2Ÿ
ˆ/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd2default:default2
2432default:default8@Z8-256
û
synthesizing module '%s'638*oasys2

soft_reset2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-638
[
%s*synth2L
8	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
	RST_FLOPS2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2752default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
¨
,binding component instance '%s' to cell '%s'113*oasys2
FF_WRACK2default:default2
FDRSE2default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
2982default:default8@Z8-113
·
%done synthesizing module '%s' (%s#%s)256*oasys2

soft_reset2default:default2
492default:default2
12default:default2Š
t/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd2default:default2
1442default:default8@Z8-256

synthesizing module '%s'638*oasys2%
interrupt_control2default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-638
U
%s*synth2F
2	Parameter C_NUM_CE bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
2default:default
–
%s*synth2†
ñ	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
2default:default
_
%s*synth2P
<	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
2default:default
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2%
interrupt_control2default:default2
502default:default2
12default:default2˜
/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd2default:default2
2602default:default8@Z8-256
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2 
rx_fifo_full2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
5512default:default8@Z8-3848
Þ
0Net %s in module/entity %s does not have driver.3422*oasys2/
reset_RcFIFO_ptr_to_spi_clk2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
3762default:default8@Z8-3848
Ý
0Net %s in module/entity %s does not have driver.3422*oasys2.
spicr_5_txfifo_frm_axi_clk2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
5712default:default8@Z8-3848
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
qspi_core_interface2default:default2
512default:default2
12default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
2642default:default8@Z8-256
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
s_axi4_awready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2832default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_wready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2912default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2

s_axi4_bid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2952default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_bresp2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2962default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_bvalid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2972default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
s_axi4_arready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3112default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2

s_axi4_rid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3152default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rdata2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3162default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rresp2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3172default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rlast2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3182default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_rvalid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3192default:default8@Z8-3848
Ð
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_quad_spi__parameterized02default:default2
522default:default2
12default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3752default:default8@Z8-256
¼
%done synthesizing module '%s' (%s#%s)256*oasys2+
system_axi_quad_spi_0_02default:default2
532default:default2
12default:default2ƒ
m/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/synth/system_axi_quad_spi_0_0.vhd2default:default2
972default:default8@Z8-256
Ô
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
axi_quad_spi_02default:default2+
system_axi_quad_spi_0_02default:default2
332default:default2
322default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
10632default:default8@Z8-350

synthesizing module '%s'638*oasys21
system_processing_system7_0_02default:default2
w/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
572default:default8@Z8-638
²
synthesizing module '%s'638*oasys2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-638
f
%s*synth2W
C	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
2default:default
^
%s*synth2O
;	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
2default:default
^
%s*synth2O
;	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
2default:default
^
%s*synth2O
;	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
2default:default
^
%s*synth2O
;	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_DM_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
2default:default
·
synthesizing module '%s'638*oasys2
BUFG2default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
542default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-256
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21712default:default8@Z8-4446
¸
synthesizing module '%s'638*oasys2
BIBUF2default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
552default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-256
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21722default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21732default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21742default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21752default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21762default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21772default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21782default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21792default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21802default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21812default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21822default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21832default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21842default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21892default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
21952default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22012default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22072default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
£
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
22132default:default8@Z8-4446
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
¸
synthesizing module '%s'638*oasys2
PS72default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
562default:default2
12default:default2M
7/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
267372default:default8@Z8-256
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
ð
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
ð
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
÷
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
î
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_3_processing_system72default:default2
572default:default2
12default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
1532default:default8@Z8-256
™
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_3_processing_system72default:default2
6732default:default2
6602default:default2
w/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
3092default:default8@Z8-350
Ì
%done synthesizing module '%s' (%s#%s)256*oasys21
system_processing_system7_0_02default:default2
582default:default2
12default:default2
w/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
572default:default8@Z8-256
à
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2(
processing_system7_02default:default21
system_processing_system7_0_02default:default2
712default:default2
662default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
10962default:default8@Z8-350
û
%done synthesizing module '%s' (%s#%s)256*oasys2
system2default:default2
592default:default2
12default:default2S
=/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/hdl/system.v2default:default2
7052default:default8@Z8-256
Î
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2!
AXI_SPI0_SS_I2default:default2
42default:default2
system2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1362default:default8@Z8-689
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2#
AXI_SPI0_MOSI_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1302default:default8@Z8-3848
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2#
AXI_SPI0_SCLK_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1332default:default8@Z8-3848
Š
0Net %s in module/entity %s does not have driver.3422*oasys2!
AXI_SPI0_SS_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1362default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys2"
system_wrapper2default:default2
602default:default2
12default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
32default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 956.406 ; gain = 317.758
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
é
'tying undriven pin %s:%s to constant 0
3295*oasys2:
&\NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST 2default:default2/
SPICR_5_TXFIFO_cdc_from_axi2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
12772default:default8@Z8-3295
Õ
'tying undriven pin %s:%s to constant 0
3295*oasys25
!\LOGIC_FOR_MD_0_GEN.SPI_MODULE_I 2default:default2 
Rx_FIFO_Full2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
24002default:default8@Z8-3295
à
'tying undriven pin %s:%s to constant 0
3295*oasys25
!\LOGIC_FOR_MD_0_GEN.SPI_MODULE_I 2default:default2+
reset_RcFIFO_ptr_to_spi2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
24002default:default8@Z8-3295
ý
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2#
AXI_SPI0_MOSI_I2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1262default:default8@Z8-3295
ý
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2#
AXI_SPI0_SCLK_I2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1262default:default8@Z8-3295
þ
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2$
AXI_SPI0_SS_I[0]2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1262default:default8@Z8-3295
]
-Analyzing %s Unisim elements for replacement
17*netlist2
322default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
˜
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
™
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
•
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
„
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default26
"system_i/processing_system7_0/inst2default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default26
"system_i/processing_system7_0/inst2default:defaultZ20-847
Ø
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2‡
s/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2Y
E/home/chris/Gen-3/Gen-3.runs/synth_1/.Xil/system_wrapper_propImpl.xdc2default:defaultZ1-236
æ
$Parsing XDC File [%s] for cell '%s'
848*designutils2s
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2-
system_i/axi_gpio_leds/U02default:defaultZ20-848
ï
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2s
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2-
system_i/axi_gpio_leds/U02default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2y
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2-
system_i/axi_gpio_leds/U02default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2y
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2-
system_i/axi_gpio_leds/U02default:defaultZ20-847
ê
$Parsing XDC File [%s] for cell '%s'
848*designutils2s
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc2default:default21
system_i/axi_gpio_switches/U02default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2s
_/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc2default:default21
system_i/axi_gpio_switches/U02default:defaultZ20-847
ð
$Parsing XDC File [%s] for cell '%s'
848*designutils2y
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc2default:default21
system_i/axi_gpio_switches/U02default:defaultZ20-848
ù
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2y
e/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc2default:default21
system_i/axi_gpio_switches/U02default:defaultZ20-847
ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2{
g/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-848
ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2{
g/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-847
ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2
m/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
m/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-847

Parsing XDC File [%s]
179*designutils2I
5/home/chris/Gen-3/Gen-3.srcs/constrs_1/new/system.xdc2default:defaultZ20-179
ˆ
Finished Parsing XDC File [%s]
178*designutils2I
5/home/chris/Gen-3/Gen-3.srcs/constrs_1/new/system.xdc2default:defaultZ20-178
™
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2I
5/home/chris/Gen-3/Gen-3.srcs/constrs_1/new/system.xdc2default:default2Y
E/home/chris/Gen-3/Gen-3.runs/synth_1/.Xil/system_wrapper_propImpl.xdc2default:defaultZ1-236
}
Parsing XDC File [%s]
179*designutils2G
3/home/chris/Gen-3/Gen-3.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
†
Finished Parsing XDC File [%s]
178*designutils2G
3/home/chris/Gen-3/Gen-3.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
—
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2G
3/home/chris/Gen-3/Gen-3.runs/synth_1/dont_touch.xdc2default:default2Y
E/home/chris/Gen-3/Gen-3.runs/synth_1/.Xil/system_wrapper_propImpl.xdc2default:defaultZ1-236
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
n/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
n/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc2default:default2.
system_i/axi_quad_spi_0/U02default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
ä
!Unisim Transformation Summary:
%s111*project2§
’  A total of 32 instances were transformed.
  FD => FDRE: 9 instances
  FDR => FDRE: 6 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 17 instances
2default:defaultZ1-111
¶
%s*synth2¦
‘Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1214.305 ; gain = 575.656
2default:default
ž
%s*synth2Ž
zFinished RTL Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1214.305 ; gain = 575.656
2default:default
Ú
merging register '%s' into '%s'3619*oasys22
gen_axilite.s_axi_wready_i_reg2default:default23
gen_axilite.s_axi_awready_i_reg2default:default2—
€/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1362default:default8@Z8-4471
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2 
rx_fifo_full2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
5512default:default8@Z8-3848
Þ
0Net %s in module/entity %s does not have driver.3422*oasys2/
reset_RcFIFO_ptr_to_spi_clk2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
3762default:default8@Z8-3848
Ý
0Net %s in module/entity %s does not have driver.3422*oasys2.
spicr_5_txfifo_frm_axi_clk2default:default2'
qspi_core_interface2default:default2™
‚/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/qspi_core_interface.vhd2default:default2
5712default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
s_axi4_awready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2832default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_wready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2912default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2

s_axi4_bid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2952default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_bresp2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2962default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_bvalid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
2972default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2"
s_axi4_arready2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3112default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2

s_axi4_rid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3152default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rdata2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3162default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rresp2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3172default:default8@Z8-3848
Ð
0Net %s in module/entity %s does not have driver.3422*oasys2 
s_axi4_rlast2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3182default:default8@Z8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2!
s_axi4_rvalid2default:default20
axi_quad_spi__parameterized02default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
3192default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2102default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2112default:default8@Z8-3848
ð
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2272default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2412default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2422default:default8@Z8-3848
ð
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
2562default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10332default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10342default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10372default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10352default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10362default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10422default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10432default:default8@Z8-3848
ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10462default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10442default:default8@Z8-3848
õ
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10452default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10552default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10532default:default8@Z8-3848
÷
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_3_processing_system72default:default2¡
Š/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v2default:default2
10542default:default8@Z8-3848
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2#
AXI_SPI0_MOSI_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1302default:default8@Z8-3848
Œ
0Net %s in module/entity %s does not have driver.3422*oasys2#
AXI_SPI0_SCLK_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1332default:default8@Z8-3848
Š
0Net %s in module/entity %s does not have driver.3422*oasys2!
AXI_SPI0_SS_I2default:default2"
system_wrapper2default:default2Y
C/home/chris/Gen-3/Gen-3.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
1362default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
2default:default
²
%s*synth2¢
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1229.301 ; gain = 590.652
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 28    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               66 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               47 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 28    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 293   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     47 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 180   
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
:
%s*synth2+
Module system_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module pselect_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module address_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module slave_attachment 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
9
%s*synth2*
Module axi_lite_ipif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module GPIO_Core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module axi_gpio__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module system_axi_gpio_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module axi_gpio__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module system_axi_gpio_1_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m00_couplers_imp_PQAAIF 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m01_couplers_imp_1DSQHE1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m02_couplers_imp_OI2D8Q 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_axi2vector 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_register_slice_v2_1_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               66 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               47 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     47 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_vector2axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_register_slice_v2_1_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_incr_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_cmd_translator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_aw_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_simple_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_b_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_ar_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_r_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_axi2vector__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_vector2axi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_protocol_converter_v2_1_b2s 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
^
%s*synth2O
;Module axi_protocol_converter_v2_1_axi_protocol_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module system_auto_pc_37 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module s00_couplers_imp_1FHMR11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module axi_crossbar_v2_1_addr_arbiter_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
M
%s*synth2>
*Module generic_baseblocks_v2_1_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module generic_baseblocks_v2_1_comparator_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_addr_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_crossbar_v2_1_splitter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module axi_crossbar_v2_1_splitter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module generic_baseblocks_v2_1_mux_enc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_decerr_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module axi_crossbar_v2_1_crossbar_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_axi_crossbar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module system_xbar_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module system_axi_interconnect_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module pselect_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pselect_f__parameterized20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module address_decoder__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 36    
2default:default
L
%s*synth2=
)Module slave_attachment__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
I
%s*synth2:
&Module axi_lite_ipif__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module reset_sync_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module qspi_cntrl_reg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
6
%s*synth2'
Module soft_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
=
%s*synth2.
Module interrupt_control 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 14    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
E
%s*synth26
"Module qspi_receive_transmit_reg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
A
%s*synth22
Module cross_clk_sync_fifo_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 12    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
>
%s*synth2/
Module qspi_mode_0_module 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 26    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 24    
2default:default
E
%s*synth26
"Module qspi_status_slave_sel_reg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
?
%s*synth20
Module qspi_core_interface 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 18    
2default:default
H
%s*synth29
%Module axi_quad_spi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
C
%s*synth24
 Module system_axi_quad_spi_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module processing_system7_v5_3_processing_system7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module system_processing_system7_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module system 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2R
>\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
Ò
merging register '%s' into '%s'3619*oasys2>
*AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg2default:default2$
bus2ip_reset_reg2default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
3862default:default8@Z8-4471
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2R
>\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
Ò
merging register '%s' into '%s'3619*oasys2>
*AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg2default:default2$
bus2ip_reset_reg2default:default2’
|/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
3862default:default8@Z8-4471
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
Å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
662default:default2
622default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2%
system_auto_pc_372default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] 2default:default2!
system_xbar_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] 2default:default2!
system_xbar_02default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
¶
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2M
9inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg2default:default2
362default:default2
352default:default2ª
“/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
…
merging register '%s' into '%s'3619*oasys2E
1QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg2default:default2Q
=QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg2default:default2‘
{/home/chris/Gen-3/Gen-3.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/axi_quad_spi_v3_1/hdl/src/vhdl/axi_quad_spi.vhd2default:default2
7462default:default8@Z8-4471
ª
%s*synth2š
…Finished Cross Boundary Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1240.312 ; gain = 601.664
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ÿ
%s*synth2
{Finished Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 1266.352 ; gain = 627.703
2default:default
®
%s*synth2ž
‰Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1416.352 ; gain = 777.703
2default:default
¡
%s*synth2‘
}Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 1433.359 ; gain = 794.711
2default:default
 
%s*synth2
|Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
l
%s*synth2]
Idesign system_auto_pc_37 has 4 max_fanout violations cannot be satisfied
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2#
AXI_SPI0_MOSI_I2default:defaultZ8-3295
ƒ
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2#
AXI_SPI0_SCLK_I2default:defaultZ8-3295
„
'tying undriven pin %s:%s to constant 0
3295*oasys2
system_i2default:default2$
AXI_SPI0_SS_I[0]2default:defaultZ8-3295
š
%s*synth2Š
vFinished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
«
%s*synth2›
†Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
¨
%s*synth2˜
ƒFinished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
é
%s*synth2Ù
Ä+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ê
%s*synth2Ú
Å|Module Name  | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
é
%s*synth2Ù
Ä+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ê
%s*synth2Ú
Å|axi_quad_spi | QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_6_reg | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
‡
%s*synth2x
d+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ˆ
%s*synth2y
e|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
‡
%s*synth2x
d+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ˆ
%s*synth2y
e|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
2default:default
ˆ
%s*synth2y
e+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |BIBUF   |   130|
2default:default
<
%s*synth2-
|2     |BUFG    |     1|
2default:default
<
%s*synth2-
|3     |CARRY4  |    18|
2default:default
<
%s*synth2-
|4     |GND     |     1|
2default:default
<
%s*synth2-
|5     |LUT1    |   133|
2default:default
<
%s*synth2-
|6     |LUT2    |   109|
2default:default
<
%s*synth2-
|7     |LUT3    |   326|
2default:default
<
%s*synth2-
|8     |LUT4    |   130|
2default:default
<
%s*synth2-
|9     |LUT5    |   205|
2default:default
<
%s*synth2-
|10    |LUT6    |   322|
2default:default
<
%s*synth2-
|11    |PS7     |     1|
2default:default
<
%s*synth2-
|12    |SRL16E  |    23|
2default:default
<
%s*synth2-
|13    |SRLC32E |    47|
2default:default
<
%s*synth2-
|14    |FD      |     8|
2default:default
<
%s*synth2-
|15    |FDR     |     6|
2default:default
<
%s*synth2-
|16    |FDRE    |  1232|
2default:default
<
%s*synth2-
|17    |FDSE    |    97|
2default:default
<
%s*synth2-
|18    |IBUF    |     9|
2default:default
<
%s*synth2-
|19    |OBUF    |     8|
2default:default
<
%s*synth2-
|20    |OBUFT   |     6|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
}
%s*synth2n
Z|      |Instance                     |Module                                     |Cells |
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
}
%s*synth2n
Z|1     |top                          |                                           |  2812|
2default:default
}
%s*synth2n
Z|2     |  system_i                   |system                                     |  2789|
2default:default
}
%s*synth2n
Z|3     |    axi_gpio_leds            |system_axi_gpio_0_0                        |   145|
2default:default
}
%s*synth2n
Z|4     |      U0                     |axi_gpio__parameterized0                   |   145|
2default:default
}
%s*synth2n
Z|5     |    axi_gpio_switches        |system_axi_gpio_1_1                        |   145|
2default:default
}
%s*synth2n
Z|6     |      U0                     |axi_gpio__parameterized2                   |   145|
2default:default
}
%s*synth2n
Z|7     |    axi_interconnect_0       |system_axi_interconnect_0_0                |  1590|
2default:default
}
%s*synth2n
Z|8     |      \s00_couplers/auto_pc  |system_auto_pc_37                          |  1276|
2default:default
}
%s*synth2n
Z|9     |      xbar                   |system_xbar_0                              |   314|
2default:default
}
%s*synth2n
Z|10    |    axi_quad_spi_0           |system_axi_quad_spi_0_0                    |   687|
2default:default
}
%s*synth2n
Z|11    |      U0                     |axi_quad_spi__parameterized0               |   687|
2default:default
}
%s*synth2n
Z|12    |    processing_system7_0     |system_processing_system7_0_0              |   221|
2default:default
}
%s*synth2n
Z|13    |      inst                   |processing_system7_v5_3_processing_system7 |   221|
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
§
%s*synth2—
‚Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 42 warnings.
2default:default
¥
%s*synth2•
€Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1443.367 ; gain = 804.719
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
232default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
±
!Unisim Transformation Summary:
%s111*project2u
a  A total of 14 instances were transformed.
  FD => FDRE: 8 instances
  FDR => FDRE: 6 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
4302default:default2
1862default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
þ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:02:102default:default2
00:02:132default:default2
1801.8522default:default2
1018.2622default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
‚
vreport_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1801.855 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Mar 26 13:43:01 20142default:defaultZ17-206