<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : mpu_status_l1_parity</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : mpu_status_l1_parity</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r.html">Component : ALT_SYSMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Parity status from L1 and scu. This is a read only register.</p>
<p>A write to this register should return an error.</p>
<p>[17] CPU1 SCU parity error</p>
<p>[16] CPU0 SCU parity error</p>
<p>[15] CPU1 BTAC parity error</p>
<p>[14] CPU1 GHB parity error</p>
<p>[13] CPU1 instruction tag RAM parity error</p>
<p>[12] CPU1 instruction data RAM parity error</p>
<p>[11] CPU1 main TLB parity error</p>
<p>[10] CPU1 data outer RAM parity error</p>
<p>[9] CPU1 data tag RAM parity error</p>
<p>[8] CPU1 data data RAM parity error.</p>
<p>[7] CPU0 BTAC parity error</p>
<p>[6] CPU0 GHB parity error</p>
<p>[5] CPU0 instruction tag RAM parity error</p>
<p>[4] CPU0 instruction data RAM parity error</p>
<p>[3] CPU0 main TLB parity error</p>
<p>[2] CPU0 data outer RAM parity error</p>
<p>[1] CPU0 data tag RAM parity error</p>
<p>[0] CPU0 data data RAM parity error.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[7:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> </td></tr>
<tr>
<td align="left">[17:16] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> </td></tr>
<tr>
<td align="left">[31:18] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cpu0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd2a091ce77f5aa3c9a2026cc9af3d9ea"></a><a class="anchor" id="ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0"></a></p>
<p>CPU0 L1 parity interrupt status</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad25b1b0e561fc3d30f27f8fa8f740acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gad25b1b0e561fc3d30f27f8fa8f740acd">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad25b1b0e561fc3d30f27f8fa8f740acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4032014cd6dbf9c097cc0e9729f1f396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga4032014cd6dbf9c097cc0e9729f1f396">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4032014cd6dbf9c097cc0e9729f1f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac4458ee58484005c808ec75b184e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga7ac4458ee58484005c808ec75b184e72">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7ac4458ee58484005c808ec75b184e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b41104a86f02de19e381d71632dbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga92b41104a86f02de19e381d71632dbb0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_SET_MSK</a>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:ga92b41104a86f02de19e381d71632dbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234ca5bbf9b269f3bfdb39880256a5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga234ca5bbf9b269f3bfdb39880256a5f7">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_CLR_MSK</a>&#160;&#160;&#160;0xffffff00</td></tr>
<tr class="separator:ga234ca5bbf9b269f3bfdb39880256a5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa819efe5396e582a9c5973d967b41342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gaa819efe5396e582a9c5973d967b41342">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa819efe5396e582a9c5973d967b41342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ed6908522a65b511ed03e82548cebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga88ed6908522a65b511ed03e82548cebb">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga88ed6908522a65b511ed03e82548cebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd6a72f7a2caaf056beb9720f941f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gaadd6a72f7a2caaf056beb9720f941f53">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td></tr>
<tr class="separator:gaadd6a72f7a2caaf056beb9720f941f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cpu1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0da592a85e4505cbd2707ed2e84b46c3"></a><a class="anchor" id="ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1"></a></p>
<p>CPU1 L1 parity interrupt status</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga904c5b16e6d6541ed5946ca026fc1c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga904c5b16e6d6541ed5946ca026fc1c05">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga904c5b16e6d6541ed5946ca026fc1c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ada62a04350807e16a8f6b0f05da458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga2ada62a04350807e16a8f6b0f05da458">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga2ada62a04350807e16a8f6b0f05da458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dbc6b0f5cc883e140709625f4700bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gab5dbc6b0f5cc883e140709625f4700bd">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_WIDTH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab5dbc6b0f5cc883e140709625f4700bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c0e269ff5317619fed76bc1995876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gaae9c0e269ff5317619fed76bc1995876">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_SET_MSK</a>&#160;&#160;&#160;0x0000ff00</td></tr>
<tr class="separator:gaae9c0e269ff5317619fed76bc1995876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd4ff4a951a60cb17b778a78006c2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga6fd4ff4a951a60cb17b778a78006c2c5">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_CLR_MSK</a>&#160;&#160;&#160;0xffff00ff</td></tr>
<tr class="separator:ga6fd4ff4a951a60cb17b778a78006c2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76da9d9d85df243003419e02753eb7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga76da9d9d85df243003419e02753eb7c1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga76da9d9d85df243003419e02753eb7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f0fc92c0369fd4b6e8a6917d59a3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga11f0fc92c0369fd4b6e8a6917d59a3d7">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga11f0fc92c0369fd4b6e8a6917d59a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6590254d53f0fb3c83e56563e005dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga3c6590254d53f0fb3c83e56563e005dd">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td></tr>
<tr class="separator:ga3c6590254d53f0fb3c83e56563e005dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : scu </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb7d36fc17b5a5bc75ed21262824ce5c0"></a><a class="anchor" id="ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU"></a></p>
<p>SCU parity interrupt status</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8985f059f9d84366dac6456fc187c13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga8985f059f9d84366dac6456fc187c13c">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8985f059f9d84366dac6456fc187c13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f07b84c5a242383eb736a7c918a746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gac4f07b84c5a242383eb736a7c918a746">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gac4f07b84c5a242383eb736a7c918a746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0abb4915a4a247c5486e7b3d85b33845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga0abb4915a4a247c5486e7b3d85b33845">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0abb4915a4a247c5486e7b3d85b33845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2f93a339d8a35b2069fa782605d02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga2b2f93a339d8a35b2069fa782605d02e">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_SET_MSK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:ga2b2f93a339d8a35b2069fa782605d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf11a62a2e6ffab9e5a7484e54142dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gaeaf11a62a2e6ffab9e5a7484e54142dd">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_CLR_MSK</a>&#160;&#160;&#160;0xfffcffff</td></tr>
<tr class="separator:gaeaf11a62a2e6ffab9e5a7484e54142dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360c55588aeaf5c7054e4fda28233b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga360c55588aeaf5c7054e4fda28233b87">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga360c55588aeaf5c7054e4fda28233b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc58b0f14772f5574f508c081c3ae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#gaccc58b0f14772f5574f508c081c3ae00">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaccc58b0f14772f5574f508c081c3ae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5b679202b9264aed91c5d40135215f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga7f5b679202b9264aed91c5d40135215f">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td></tr>
<tr class="separator:ga7f5b679202b9264aed91c5d40135215f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_STAT_L1_PARITY_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9f8adfdf755ba63d4df0251b6c2214ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga9f8adfdf755ba63d4df0251b6c2214ea">ALT_SYSMGR_MPU_STAT_L1_PARITY_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9f8adfdf755ba63d4df0251b6c2214ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e47fefa52ff1ae48ff08f28aa0a68cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga6e47fefa52ff1ae48ff08f28aa0a68cb">ALT_SYSMGR_MPU_STAT_L1_PARITY_OFST</a>&#160;&#160;&#160;0xac</td></tr>
<tr class="separator:ga6e47fefa52ff1ae48ff08f28aa0a68cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7281399547b77dda04bcd78951d2bed2"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_STAT_L1_PARITY_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga7281399547b77dda04bcd78951d2bed2">ALT_SYSMGR_MPU_STAT_L1_PARITY_t</a></td></tr>
<tr class="separator:ga7281399547b77dda04bcd78951d2bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s" id="struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_MPU_STAT_L1_PARITY_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_STAT_L1_PARITY</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a810ed7beec15394a84d5c54b5c823487"></a>uint32_t</td>
<td class="fieldname">
cpu0: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2bcb36498a1a15729fcdd93154c3e35"></a>uint32_t</td>
<td class="fieldname">
cpu1: 8</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a527858dcc0cc5bae5e41ae3127e83b4c"></a>uint32_t</td>
<td class="fieldname">
scu: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9cfcf2874f4f218ae26a0270426eba9f"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 14</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad25b1b0e561fc3d30f27f8fa8f740acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4032014cd6dbf9c097cc0e9729f1f396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ac4458ee58484005c808ec75b184e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92b41104a86f02de19e381d71632dbb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_SET_MSK&#160;&#160;&#160;0x000000ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga234ca5bbf9b269f3bfdb39880256a5f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_CLR_MSK&#160;&#160;&#160;0xffffff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa819efe5396e582a9c5973d967b41342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga88ed6908522a65b511ed03e82548cebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaadd6a72f7a2caaf056beb9720f941f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga904c5b16e6d6541ed5946ca026fc1c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ada62a04350807e16a8f6b0f05da458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5dbc6b0f5cc883e140709625f4700bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_WIDTH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae9c0e269ff5317619fed76bc1995876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_SET_MSK&#160;&#160;&#160;0x0000ff00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6fd4ff4a951a60cb17b778a78006c2c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_CLR_MSK&#160;&#160;&#160;0xffff00ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga76da9d9d85df243003419e02753eb7c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga11f0fc92c0369fd4b6e8a6917d59a3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000ff00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3c6590254d53f0fb3c83e56563e005dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1">ALT_SYSMGR_MPU_STAT_L1_PARITY_CPU1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8985f059f9d84366dac6456fc187c13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac4f07b84c5a242383eb736a7c918a746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0abb4915a4a247c5486e7b3d85b33845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b2f93a339d8a35b2069fa782605d02e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_SET_MSK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeaf11a62a2e6ffab9e5a7484e54142dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_CLR_MSK&#160;&#160;&#160;0xfffcffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga360c55588aeaf5c7054e4fda28233b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaccc58b0f14772f5574f508c081c3ae00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00030000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7f5b679202b9264aed91c5d40135215f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU">ALT_SYSMGR_MPU_STAT_L1_PARITY_SCU</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9f8adfdf755ba63d4df0251b6c2214ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_STAT_L1_PARITY</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6e47fefa52ff1ae48ff08f28aa0a68cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_MPU_STAT_L1_PARITY_OFST&#160;&#160;&#160;0xac</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_STAT_L1_PARITY</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7281399547b77dda04bcd78951d2bed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#struct_a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y__s">ALT_SYSMGR_MPU_STAT_L1_PARITY_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html#ga7281399547b77dda04bcd78951d2bed2">ALT_SYSMGR_MPU_STAT_L1_PARITY_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___m_p_u___s_t_a_t___l1___p_a_r_i_t_y.html">ALT_SYSMGR_MPU_STAT_L1_PARITY</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:48 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
