{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 22:37:47 2017 " "Info: Processing started: Sat Aug 19 22:37:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First_project -c First_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off First_project -c First_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info (12023): Found entity 1: PWM" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frqdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file frqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 frqdiv " "Info (12023): Found entity 1: frqdiv" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Info (12023): Found entity 1: SPI_slave" {  } { { "spi_slave.v" "" { Text "V:/Altera project/Altera-PWM-Driver/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file first_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_project " "Info (12023): Found entity 1: First_project" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepdirdriver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file stepdirdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepdirdriver " "Info (12023): Found entity 1: stepdirdriver" {  } { { "stepdirdriver.v" "" { Text "V:/Altera project/Altera-PWM-Driver/stepdirdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SETPOS.v(17) " "Warning (10268): Verilog HDL information at SETPOS.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "SETPOS.v" "" { Text "V:/Altera project/Altera-PWM-Driver/SETPOS.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpos.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file setpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 SETPOS " "Info (12023): Found entity 1: SETPOS" {  } { { "SETPOS.v" "" { Text "V:/Altera project/Altera-PWM-Driver/SETPOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file relay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RELAY " "Info (12023): Found entity 1: RELAY" {  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_saver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file energy_saver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Energy_saver " "Info (12023): Found entity 1: Energy_saver" {  } { { "Energy_saver.v" "" { Text "V:/Altera project/Altera-PWM-Driver/Energy_saver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "humidity.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file humidity.v" { { "Info" "ISGN_ENTITY_NAME" "1 Humidity " "Info (12023): Found entity 1: Humidity" {  } { { "Humidity.v" "" { Text "V:/Altera project/Altera-PWM-Driver/Humidity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "five_sec.v(11) " "Warning (10268): Verilog HDL information at five_sec.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "five_sec.v" "" { Text "V:/Altera project/Altera-PWM-Driver/five_sec.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_sec.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file five_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_sec " "Info (12023): Found entity 1: five_sec" {  } { { "five_sec.v" "" { Text "V:/Altera project/Altera-PWM-Driver/five_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byte_received First_project.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at First_project.v(35): created implicit net for \"byte_received\"" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "First_project " "Info (12127): Elaborating entity \"First_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:SPI_MODULE " "Info (12128): Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:SPI_MODULE\"" {  } { { "First_project.v" "SPI_MODULE" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED spi_slave.v(6) " "Warning (10034): Output port \"LED\" at spi_slave.v(6) has no driver" {  } { { "spi_slave.v" "" { Text "V:/Altera project/Altera-PWM-Driver/spi_slave.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frqdiv frqdiv:FGD " "Info (12128): Elaborating entity \"frqdiv\" for hierarchy \"frqdiv:FGD\"" {  } { { "First_project.v" "FGD" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETPOS SETPOS:STPS " "Info (12128): Elaborating entity \"SETPOS\" for hierarchy \"SETPOS:STPS\"" {  } { { "First_project.v" "STPS" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELAY RELAY:RL " "Info (12128): Elaborating entity \"RELAY\" for hierarchy \"RELAY:RL\"" {  } { { "First_project.v" "RL" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepdirdriver stepdirdriver:SDRV " "Info (12128): Elaborating entity \"stepdirdriver\" for hierarchy \"stepdirdriver:SDRV\"" {  } { { "First_project.v" "SDRV" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_saver Energy_saver:E_s " "Info (12128): Elaborating entity \"Energy_saver\" for hierarchy \"Energy_saver:E_s\"" {  } { { "First_project.v" "E_s" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:p_w_m " "Info (12128): Elaborating entity \"PWM\" for hierarchy \"PWM:p_w_m\"" {  } { { "First_project.v" "p_w_m" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out3 PWM.v(6) " "Warning (10034): Output port \"PWM_out3\" at PWM.v(6) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out4 PWM.v(7) " "Warning (10034): Output port \"PWM_out4\" at PWM.v(7) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out5 PWM.v(8) " "Warning (10034): Output port \"PWM_out5\" at PWM.v(8) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out6 PWM.v(9) " "Warning (10034): Output port \"PWM_out6\" at PWM.v(9) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out7 PWM.v(10) " "Warning (10034): Output port \"PWM_out7\" at PWM.v(10) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out8 PWM.v(11) " "Warning (10034): Output port \"PWM_out8\" at PWM.v(11) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out9 PWM.v(12) " "Warning (10034): Output port \"PWM_out9\" at PWM.v(12) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Humidity Humidity:Hum " "Info (12128): Elaborating entity \"Humidity\" for hierarchy \"Humidity:Hum\"" {  } { { "First_project.v" "Hum" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec five_sec:F_S " "Info (12128): Elaborating entity \"five_sec\" for hierarchy \"five_sec:F_S\"" {  } { { "First_project.v" "F_S" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Info (12023): Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Info (12023): Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info (12023): Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Info (12023): Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info (12023): Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info (12023): Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Info (12023): Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info (12023): Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_65j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_65j " "Info (12023): Found entity 1: cntr_65j" {  } { { "db/cntr_65j.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_65j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info (12023): Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info (12023): Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info (12023): Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "Info (12205): 1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Info (12211): Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "Info (12208): 2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Info (12229): Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Info (12229): Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1032 " "Info (21057): Implemented 1032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Info (21058): Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info (21059): Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "863 " "Info (21061): Implemented 863 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Info (21064): Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "V:/Altera project/Altera-PWM-Driver/First_project.map.smsg " "Info (144001): Generated suppressed messages file V:/Altera project/Altera-PWM-Driver/First_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Info: Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 22:37:53 2017 " "Info: Processing ended: Sat Aug 19 22:37:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 22:37:53 2017 " "Info: Processing started: Sat Aug 19 22:37:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off First_project -c First_project --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off First_project -c First_project --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Info (35006): Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Info (35007): Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Info (35007): Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 36 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 36 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Info (35002): Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SWEEP_DANGLING" "5 " "Info (35003): Optimize away 5 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sld_signaltap:auto_signaltap_0 " "Info (35004): Node: \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1519 " "Info (21057): Implemented 1519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info (21058): Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info (21059): Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info (21060): Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1450 " "Info (21061): Implemented 1450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Info (21064): Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 22:37:54 2017 " "Info: Processing ended: Sat Aug 19 22:37:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 22:37:55 2017 " "Info: Processing started: Sat Aug 19 22:37:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off First_project -c First_project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off First_project -c First_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "First_project EP2C5T144C8 " "Info (119006): Selected device EP2C5T144C8 for design \"First_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "35.78 1 0 4 " "Info (171122): Fitter is preserving placement for 35.78 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info (176445): Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info (176445): Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info (176445): Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info (169125): Pin ~ASDO~ is reserved at location 1" {  } { { "v:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "v:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 3976 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info (169125): Pin ~nCSO~ is reserved at location 2" {  } { { "v:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "v:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 3977 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "v:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "v:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 3978 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "frqdiv:FGD\|clk1M~clkctrl 0 frqdiv:FGD\|clk1M " "Info (172077): Clock Control Block frqdiv:FGD\|clk1M~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block frqdiv:FGD\|clk1M. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 5 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1M~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1041 6069 6992 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "frqdiv:FGD\|clk1hz~clkctrl 0 frqdiv:FGD\|clk1hz " "Info (172077): Clock Control Block frqdiv:FGD\|clk1hz~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block frqdiv:FGD\|clk1hz. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 3 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1hz~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1042 6069 6992 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "clk50M~clkctrl 0 clk50M " "Info (172077): Clock Control Block clk50M~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block clk50M. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 2 0 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1044 6069 6992 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "RELAY:RL\|Q~clkctrl 0 RELAY:RL\|Q " "Info (172077): Clock Control Block RELAY:RL\|Q~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block RELAY:RL\|Q. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RELAY:RL|Q~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1045 6069 6992 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "First_project.sdc " "Info (332104): Reading SDC File: 'First_project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frqdiv:FGD\|clk1hz " "Warning (332060): Node: frqdiv:FGD\|clk1hz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frqdiv:FGD\|clk1M " "Warning (332060): Node: frqdiv:FGD\|clk1M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info (332111): Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "Info (332111):   20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk50M (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info (176352): Promoted node clk50M (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clk50M~clkctrl Global Clock CLKCTRL_G2 " "Info (176354): Promoted clk50M~clkctrl to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 2 0 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1044 6069 6992 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frqdiv:FGD\|clk1hz " "Info (176357): Destination node frqdiv:FGD\|clk1hz" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 3 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 443 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frqdiv:FGD\|clk1M " "Info (176357): Destination node frqdiv:FGD\|clk1M" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 5 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 438 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "v:/altera/quartus/bin64/pin_planner.ppl" { clk50M } } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50M" } } } } { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 2 0 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 36 6069 6992 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "frqdiv:FGD\|clk1hz  " "Info (176352): Promoted node frqdiv:FGD\|clk1hz " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "frqdiv:FGD\|clk1hz~clkctrl Global Clock " "Info (176354): Promoted frqdiv:FGD\|clk1hz~clkctrl to use location or clock signal Global Clock" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 3 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1hz~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1042 6069 6992 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SETPOS:STPS\|M_EN " "Info (176357): Destination node SETPOS:STPS\|M_EN" {  } { { "SETPOS.v" "" { Text "V:/Altera project/Altera-PWM-Driver/SETPOS.v" 1 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SETPOS:STPS|M_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 398 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frqdiv:FGD\|clk1hz~0 " "Info (176357): Destination node frqdiv:FGD\|clk1hz~0" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 3 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 575 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RELAY:RL\|Q " "Info (176357): Destination node RELAY:RL\|Q" {  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RELAY:RL|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 371 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led1 " "Info (176357): Destination node led1" {  } { { "v:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "v:/altera/quartus/bin64/pin_planner.ppl" { led1 } } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } } { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 5 0 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 38 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 3 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 443 6069 6992 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "frqdiv:FGD\|clk1M  " "Info (176352): Promoted node frqdiv:FGD\|clk1M " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "frqdiv:FGD\|clk1M~clkctrl Global Clock " "Info (176354): Promoted frqdiv:FGD\|clk1M~clkctrl to use location or clock signal Global Clock" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 5 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1M~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1041 6069 6992 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frqdiv:FGD\|clk1M~0 " "Info (176357): Destination node frqdiv:FGD\|clk1M~0" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 5 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 842 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 5 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frqdiv:FGD|clk1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 438 6069 6992 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "RELAY:RL\|Q  " "Info (176352): Promoted node RELAY:RL\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "RELAY:RL\|Q~clkctrl Global Clock " "Info (176354): Promoted RELAY:RL\|Q~clkctrl to use location or clock signal Global Clock" {  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RELAY:RL|Q~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1045 6069 6992 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RELAY:RL|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 371 6069 6992 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Info (176355): Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1043 6069 6992 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1028 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 2734 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1585 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 2212 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1368 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 2548 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1222 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1291 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1292 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1369 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "v:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "V:/Altera project/Altera-PWM-Driver/" { { 0 { 0 ""} 0 1122 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "26 M4K " "Error (170048): Selected device has 26 RAM location(s) of type M4K.  However, the current design needs more than 26 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "Info (170057): List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a0 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 55 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a0" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a1 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 85 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a1" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a2 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 115 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a2" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a3 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 145 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a3" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a4 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 175 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a4" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a5 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 205 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a5" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a6 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 235 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a6" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a7 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 265 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a7" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a8 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 295 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a8" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a9 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 325 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a9" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a10 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 355 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a10" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a11 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 385 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a11" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a12 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 415 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a12" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a13 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 445 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a13" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a14 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 475 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a14" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a15 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 505 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a15" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a16 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 535 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a16" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a17 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 565 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a17" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a18 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 595 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a18" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a19 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 625 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a19" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a20 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 655 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a20" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a21 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 685 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a21" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a22 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 715 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a22" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a23 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 745 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a23" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a24 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 775 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a24" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a25 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 805 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a25" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a26 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 835 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a26" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a27 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 865 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a27" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a28 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 895 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a28" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a29 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 925 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a29" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a30 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 955 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a30" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a31 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 985 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a31" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a32 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 1015 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a32" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a33 " "Info (170000): Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_0hq1.tdf" 1045 2 0 } } { "v:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "v:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_os14:auto_generated\|altsyncram_0hq1:altsyncram1\|ram_block2a33" } } } } { "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "v:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ram_block2a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "" 0 -1}  } { { "v:/altera/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "V:/Altera project/Altera-PWM-Driver/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error (171000): Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "V:/Altera project/Altera-PWM-Driver/First_project.fit.smsg " "Info (144001): Generated suppressed messages file V:/Altera project/Altera-PWM-Driver/First_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Error: Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 19 22:37:57 2017 " "Error: Processing ended: Sat Aug 19 22:37:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
