\hypertarget{DWC__pcie__dbi__mbar0_8h_source}{}\doxysection{DWC\+\_\+pcie\+\_\+dbi\+\_\+mbar0.\+h}
\label{DWC__pcie__dbi__mbar0_8h_source}\index{leo-\/sdk-\/c/include/DWC\_pcie\_dbi\_mbar0.h@{leo-\/sdk-\/c/include/DWC\_pcie\_dbi\_mbar0.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#ifndef\ MBAR0\_\_DWC\_PCIE\_DBI\_H\_}}
\DoxyCodeLine{00002\ \textcolor{preprocessor}{\#define\ MBAR0\_\_DWC\_PCIE\_DBI\_H\_}}
\DoxyCodeLine{00003\ }
\DoxyCodeLine{00004\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{hal_8h}{hal.h}}"{}}}
\DoxyCodeLine{00005\ }
\DoxyCodeLine{00006\ }
\DoxyCodeLine{00007\ \textcolor{comment}{//TODO\ YW:\ this\ is\ a\ temp\ fix,\ need\ to\ merge\ from\ the\ same-\/name\ header\ in\ leo\_sw}}
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#define\ csr\_cxl\_mbar0\_0\_PF0\_PCIE\_CAP\_LINK\_CONTROL\_LINK\_STATUS\_REG\ 0x6c0081}}
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#define\ csr\_cxl\_mbar0\_1\_PF0\_PCIE\_CAP\_LINK\_CONTROL\_LINK\_STATUS\_REG\ 0x7c0081}}
\DoxyCodeLine{00010\ }
\DoxyCodeLine{00011\ \textcolor{preprocessor}{\#define\ CSR\_CXL\_DBI\_0\_PF0\_CXL\_DEVICE\_CAP\_RCIEP\_DVSEC\_HDR\_1\_OFF\ \ \ \ \ \ \ \ \ 0x6003A4}}
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#define\ CSR\_CXL\_DBI\_0\_PF0\_CXL\_DEVICE\_CAP\_RCIEP\_FLEXBUS\_R2\_SIZE\_LOW\_OFF\ 0x6003CC}}
\DoxyCodeLine{00013\ }
\DoxyCodeLine{00014\ \textcolor{comment}{//TODO\ YW:\ definition\ need\ to\ be\ replaced\ later}}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#define\ LEO\_CXL0\_EQ\_CONTROL1\_ADDR\ 0x6002f0}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#define\ LEO\_CXL1\_EQ\_CONTROL1\_ADDR\ 0x7002f0}}
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#define\ LEO\_CXL0\_EQ\_STATUS2\_ADDR\ 0x600304}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#define\ LEO\_CXL1\_EQ\_STATUS2\_ADDR\ 0x700304}}
\DoxyCodeLine{00020\ }
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
