<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/Prithvi V/Documents/Vivado/Lab5-4c/Lab5-4c.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ad39b2c8fc2846b0834f92a87c78b754"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/Lab5-4c.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/Lab5-4c.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="77"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/controls.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/new/controls.vhd"/>
          <Attr Name="ImportTime" Val="1511823677"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/regs.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/new/regs.vhd"/>
          <Attr Name="ImportTime" Val="1511309852"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab2-2/lab2-2.srcs/sources_1/new/myALU.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab2-2/lab2-2.srcs/sources_1/new/myALU.vhd"/>
          <Attr Name="ImportTime" Val="1511816316"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/rx.vhd"/>
          <Attr Name="ImportTime" Val="1508693285"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Documents/Vivado/lab3-1/lab3-1.srcs/sources_1/new/tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Documents/Vivado/lab3-1/lab3-1.srcs/sources_1/new/tx.vhd"/>
          <Attr Name="ImportTime" Val="1508807435"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/uart.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/sources_1/imports/Prithvi V/Desktop/uart.vhd"/>
          <Attr Name="ImportTime" Val="1508714899"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/new/framebuffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/new/framebuffer.vhd"/>
          <Attr Name="ImportTime" Val="1511310486"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/Lab5-4b/Lab5-4b.srcs/sources_1/new/clock_div_UART.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../Lab5-4b/Lab5-4b.srcs/sources_1/new/clock_div_UART.vhd"/>
          <Attr Name="ImportTime" Val="1511826690"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/debounce.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/new/debounce.vhd"/>
          <Attr Name="ImportTime" Val="1507079904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/clock_div.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/new/clock_div.vhd"/>
          <Attr Name="ImportTime" Val="1511806033"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab4-2/lab4-2.srcs/sources_1/new/pixel_pusher.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/Vivado/lab4-2/lab4-2.srcs/sources_1/new/pixel_pusher.vhd"/>
          <Attr Name="ImportTime" Val="1511313979"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Vivado/lab5-1/lab5-1.srcs/sources_1/imports/new/vga_ctrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/sources_1/imports/new/vga_ctrl.vhd"/>
          <Attr Name="ImportTime" Val="1509498190"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/top_level_design/top_level_design.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_uart_0_0/top_level_design_uart_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_myALU_0_0/top_level_design_myALU_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_regs_0_0/top_level_design_regs_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_controls_0_0/top_level_design_controls_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_blk_mem_gen_0_1/top_level_design_blk_mem_gen_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_blk_mem_gen_0_0/top_level_design_blk_mem_gen_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_framebuffer_0_0/top_level_design_framebuffer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="hdl/top_level_design.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_vga_ctrl_0_0/top_level_design_vga_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_clock_div_VGA_0_0/top_level_design_clock_div_VGA_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_debounce_0_0/top_level_design_debounce_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_clock_div_UART_0_0/top_level_design_clock_div_UART_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="ip/top_level_design_pixel_pusher_0_0/top_level_design_pixel_pusher_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_vga_ctrl_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_myALU_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_regs_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_controls_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_pixel_pusher_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_vga_ctrl_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_clock_div_VGA_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_debounce_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_clock_div_VGA_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_debounce_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_clock_div_UART_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_clock_div_UART_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_pixel_pusher_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_framebuffer_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_uart_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_uart_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="sim/top_level_design_myALU_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_regs_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_framebuffer_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="top_level_design_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="hw_handoff/top_level_design_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="hw_handoff/top_level_design.hwh"/>
        <CompFileExtendedInfo CompFileName="top_level_design.bd" FileRelPathName="hdl/top_level_design.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/top_level_design/hdl/top_level_design_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../Dropbox/Year 4/Fall/Embedded_Devices/Lab_5/hello2.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../Dropbox/Year 4/Fall/Embedded_Devices/Lab_5/hello_data2.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_level_design_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Vivado/ZYBO_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../lab5-1/lab5-1.srcs/constrs_1/imports/Vivado/ZYBO_Master.xdc"/>
          <Attr Name="ImportTime" Val="1511806851"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_level_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.simulate.runtime" Val="10ns"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
