#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 29 17:38:57 2022
# Process ID: 22008
# Current directory: /home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v}
# read_verilog {/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1689.168 ; gain = 153.688 ; free physical = 115 ; free virtual = 5591
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:664]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:664]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:665]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:665]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:666]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:666]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:667]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:667]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_rom.init' is read successfully [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2125]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_sram.init' is read successfully [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2140]
INFO: [Synth 8-3876] $readmem data file 'nexys4ddr_main_ram.init' is read successfully [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1848]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1871]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1883]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1938]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1980]
INFO: [Synth 8-6157] synthesizing module 'MOTOR' [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:83]
WARNING: [Synth 8-6090] variable 'busy' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:112]
INFO: [Synth 8-6155] done synthesizing module 'MOTOR' (1#1) [/home/zero/Downloads/SoC_project_2022-1/module/verilog/MOTOR/MOTOR.v:3]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
	Parameter STEPS_AT_ONCE bound to: 1 - type: integer 
	Parameter CARRY_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2223]
INFO: [Synth 8-4471] merging register 'pcpi_ready_reg' into 'pcpi_wr_reg' [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2304]
WARNING: [Synth 8-6014] Unused sequential element pcpi_ready_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (2#1) [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2440]
INFO: [Synth 8-4471] merging register 'pcpi_wr_reg' into 'pcpi_ready_reg' [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2461]
WARNING: [Synth 8-6014] Unused sequential element pcpi_wr_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2461]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (3#1) [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:403]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1117]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-155] case statement is not full and has no default [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1579]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1731]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1762]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1832]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1832]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1855]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1855]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1897]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1897]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:392]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:393]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:571]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:572]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:792]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:798]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1288]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1401]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1402]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1403]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1435]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1442]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1460]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1490]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (4#1) [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:62]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 25 given [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2294]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_scratch_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1867]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_bus_errors_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1868]
WARNING: [Synth 8-6014] Unused sequential element basesoc_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1880]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_load_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1913]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_reload_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1917]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_en_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1921]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_value_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1926]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_status_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1927]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_enable_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1935]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_txfull_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1965]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_rxempty_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1966]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_status_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1967]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_enable_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1975]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_txempty_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1976]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_rxfull_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1977]
WARNING: [Synth 8-6014] Unused sequential element basesoc_txfull_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2007]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rxempty_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2008]
WARNING: [Synth 8-6014] Unused sequential element basesoc_status_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2009]
WARNING: [Synth 8-6014] Unused sequential element basesoc_enable_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2017]
WARNING: [Synth 8-6014] Unused sequential element basesoc_txempty_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2018]
WARNING: [Synth 8-6014] Unused sequential element basesoc_rxfull_re_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2019]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2191]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2212]
WARNING: [Synth 8-6014] Unused sequential element storage_2_dat0_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2233]
WARNING: [Synth 8-6014] Unused sequential element storage_3_dat0_reg was removed.  [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2254]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (5#1) [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1750.887 ; gain = 215.406 ; free physical = 201 ; free virtual = 5589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.699 ; gain = 236.219 ; free physical = 208 ; free virtual = 5596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.699 ; gain = 236.219 ; free physical = 208 ; free virtual = 5596
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:62]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
Finished Parsing XDC File [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.371 ; gain = 0.000 ; free physical = 121 ; free virtual = 5494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1917.371 ; gain = 0.000 ; free physical = 121 ; free virtual = 5494
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 208 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 207 ; free virtual = 5581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 207 ; free virtual = 5580
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'motorout_reg' in module 'MOTOR'
INFO: [Synth 8-5544] ROM "motorout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motorout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/local/lib/python3.8/dist-packages/pythondata_cpu_picorv32/verilog/picorv32.v:1235]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:882]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1081]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:1051]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:852]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_3_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2258]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_2_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2237]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2195]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.v:2216]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
                 iSTATE0 |                            00010 |                             1000
                 iSTATE1 |                            00100 |                             0100
                 iSTATE2 |                            01000 |                             0010
                 iSTATE3 |                            10000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'motorout_reg' using encoding 'one-hot' in module 'MOTOR'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 193 ; free virtual = 5568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 17    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 148   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              160 Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 51    
	   6 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 5     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 26    
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 100   
	   4 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4ddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 15    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 44    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 46    
Module MOTOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module picorv32_pcpi_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 85    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   6 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[39]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[7]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[38]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[6]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[37]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[5]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[35]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[3]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[33]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[34]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[0]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[1]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[2]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[47]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[15]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[46]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[14]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[45]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[13]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[63]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[31]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[62]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[30]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[59]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[27]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[57]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[58]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[25]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[26]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[55]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[23]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[54]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[22]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[53]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[21]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[51]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[19]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[50]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[18]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[61]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[29]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[49]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[17]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[41]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[42]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[43]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[9]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[9]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[10]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[10]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/pcpi_mul/\rdx_reg[11] )
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rd_reg[5]' (FDRE) to 'picorv32/decoded_rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[0]' (FDE) to 'picorv32/decoded_rs2_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[1]' (FDE) to 'picorv32/decoded_rs2_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[2]' (FDE) to 'picorv32/decoded_rs2_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[3]' (FDE) to 'picorv32/decoded_rs2_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[4]' (FDE) to 'picorv32/decoded_rs2_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[5]' (FDRE) to 'picorv32/decoded_rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[0]' (FDRE) to 'picorv32/decoded_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[1]' (FDRE) to 'picorv32/decoded_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[2]' (FDRE) to 'picorv32/decoded_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[3]' (FDRE) to 'picorv32/decoded_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[4]' (FDRE) to 'picorv32/decoded_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[5]' (FDSE) to 'picorv32/decoded_rs1_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[0]' (FDE) to 'picorv32/decoded_imm_j_reg[11]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[1]' (FDE) to 'picorv32/decoded_imm_j_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[2]' (FDE) to 'picorv32/decoded_imm_j_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[3]' (FDE) to 'picorv32/decoded_imm_j_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[4]' (FDE) to 'picorv32/decoded_imm_j_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\decoded_rs2_reg[5] )
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[9]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[9]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[9]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[8]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[8]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[8]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[6]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[5]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[4]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[10]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[10]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[10]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[14]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[14]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[14]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[13]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[13]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[13]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[12]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[12]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[12]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[31]' (FDE) to 'picorv32/decoded_imm_j_reg[20]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[25]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[25]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[25]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[30]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[30]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[30]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[30]' (FDE) to 'picorv32/decoded_imm_j_reg[20]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[28]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[28]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface1_bank_bus_dat_r_reg[28]' (FDR) to 'builder_interface1_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface4_bank_bus_dat_r_reg[26]' (FDR) to 'builder_interface4_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_interface3_bank_bus_dat_r_reg[26]' (FDR) to 'builder_interface3_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface4_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface3_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface1_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\decoded_imm_j_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/compressed_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\cpu_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/latched_compr_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 194 ; free virtual = 5531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|nexys4ddr   | rom_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | sram_reg     | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | main_ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22   | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_2_reg | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_3_reg | Implied   | 16 x 8               | RAM32M x 2    | 
+------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_40/sram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_40/sram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/main_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/main_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/main_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/main_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_91/rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 125 ; free virtual = 5415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1917.371 ; gain = 381.891 ; free physical = 124 ; free virtual = 5413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | sram_reg     | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | main_ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22   | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_2_reg | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2    | 
|nexys4ddr   | storage_3_reg | Implied   | 16 x 8               | RAM32M x 2    | 
+------------+---------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance main_ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1939.402 ; gain = 403.922 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   199|
|3     |LUT1       |   288|
|4     |LUT2       |   396|
|5     |LUT3       |   317|
|6     |LUT4       |   423|
|7     |LUT5       |   435|
|8     |LUT6       |   836|
|9     |RAM32M     |     8|
|10    |RAM64M     |    22|
|11    |RAMB36E1   |     2|
|12    |RAMB36E1_1 |     4|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |     1|
|15    |RAMB36E1_4 |     1|
|16    |RAMB36E1_5 |     1|
|17    |RAMB36E1_6 |     1|
|18    |RAMB36E1_7 |     1|
|19    |RAMB36E1_8 |     1|
|20    |RAMB36E1_9 |     1|
|21    |FDRE       |  1632|
|22    |FDSE       |   150|
|23    |IBUF       |     4|
|24    |OBUF       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |  4731|
|2     |  MOTOR      |MOTOR             |    91|
|3     |  picorv32   |picorv32          |  3637|
|4     |    pcpi_div |picorv32_pcpi_div |   660|
|5     |    pcpi_mul |picorv32_pcpi_mul |   644|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1945.340 ; gain = 409.859 ; free physical = 165 ; free virtual = 5425
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1945.340 ; gain = 264.188 ; free physical = 219 ; free virtual = 5479
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1945.348 ; gain = 409.859 ; free physical = 219 ; free virtual = 5479
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:62]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc:64]
Finished Parsing XDC File [/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.348 ; gain = 0.000 ; free physical = 173 ; free virtual = 5434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1945.348 ; gain = 608.000 ; free physical = 278 ; free virtual = 5538
# report_timing_summary -file nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2331.852 ; gain = 83.547 ; free physical = 137 ; free virtual = 5238

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 293d51a54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.852 ; gain = 0.000 ; free physical = 138 ; free virtual = 5238

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ee16145

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d95ccc0b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2015960c6

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2015960c6

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2015960c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ab5d716d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              8  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150
Ending Logic Optimization Task | Checksum: 29d5e9709

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2371.852 ; gain = 0.000 ; free physical = 140 ; free virtual = 5150

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 29d5e9709

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 265 ; free virtual = 5133
Ending Power Optimization Task | Checksum: 29d5e9709

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2585.480 ; gain = 213.629 ; free physical = 271 ; free virtual = 5138

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29d5e9709

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5138

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5138
Ending Netlist Obfuscation Task | Checksum: 29d5e9709

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5138
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2585.480 ; gain = 337.176 ; free physical = 271 ; free virtual = 5138
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5139
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c2ab6b64

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5139
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 271 ; free virtual = 5139

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6b31541c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 263 ; free virtual = 5134

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10ea2d56e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 259 ; free virtual = 5132

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10ea2d56e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 259 ; free virtual = 5132
Phase 1 Placer Initialization | Checksum: 10ea2d56e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 259 ; free virtual = 5132

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10ea2d56e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 257 ; free virtual = 5130

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 18eb11f90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 245 ; free virtual = 5119
Phase 2 Global Placement | Checksum: 18eb11f90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 245 ; free virtual = 5119

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18eb11f90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 245 ; free virtual = 5119

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ec3a9c0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 243 ; free virtual = 5117

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8fa8707

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 243 ; free virtual = 5117

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8fa8707

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 243 ; free virtual = 5117

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18bc76d2b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 241 ; free virtual = 5116

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 241 ; free virtual = 5116

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 241 ; free virtual = 5116
Phase 3 Detail Placement | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 241 ; free virtual = 5116

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 241 ; free virtual = 5116

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cabf4fa4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117
Phase 4.4 Final Placement Cleanup | Checksum: 140048f10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 140048f10

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117
Ending Placer Task | Checksum: d1b60c5e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 242 ; free virtual = 5117
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 253 ; free virtual = 5128
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
# report_utilization -file nexys4ddr_utilization_place.rpt
# report_io -file nexys4ddr_io.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 243 ; free virtual = 5118
# report_control_sets -verbose -file nexys4ddr_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 249 ; free virtual = 5125
# report_clock_utilization -file nexys4ddr_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 20bfc0fb ConstDB: 0 ShapeSum: b0f64b63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8eeebdaf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 127 ; free virtual = 4986
Post Restoration Checksum: NetGraph: 25891370 NumContArr: 6965aa3f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8eeebdaf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 116 ; free virtual = 4954

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8eeebdaf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 119 ; free virtual = 4938

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8eeebdaf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 119 ; free virtual = 4938
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dcb6958c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4923
Phase 2 Router Initialization | Checksum: 145618af2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4923

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3594
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3594
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154c43c36

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4923

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 154c43c36

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4923
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 16928e226

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 144 ; free virtual = 4925

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 420
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: dca431df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925
Phase 4 Rip-up And Reroute | Checksum: dca431df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: dca431df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dca431df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925
Phase 5 Delay and Skew Optimization | Checksum: dca431df

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dca431df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925
Phase 6.1 Hold Fix Iter | Checksum: dca431df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925
Phase 6 Post Hold Fix | Checksum: dca431df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.598816 %
  Global Horizontal Routing Utilization  = 0.855996 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dca431df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 143 ; free virtual = 4925

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dca431df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4924

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15512f028

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4925

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 15512f028

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 142 ; free virtual = 4925
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 160 ; free virtual = 4942

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 160 ; free virtual = 4942
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force nexys4ddr_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 158 ; free virtual = 4940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2585.480 ; gain = 0.000 ; free physical = 150 ; free virtual = 4940
INFO: [Common 17-1381] The checkpoint '/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1928 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MOTOR/clkpwm_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file nexys4ddr_route_status.rpt
# report_drc -file nexys4ddr_drc.rpt
Command: report_drc -file nexys4ddr_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/nexys4ddr_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.230 ; gain = 20.750 ; free physical = 140 ; free virtual = 4931
# report_timing_summary -datasheet -max_paths 10 -file nexys4ddr_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file nexys4ddr_power.rpt
Command: report_power -file nexys4ddr_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force nexys4ddr.bit 
Command: write_bitstream -force nexys4ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys4ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/zero/Downloads/SoC_project_2022-1/build/nexys4ddr/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jun 29 17:42:50 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2938.312 ; gain = 332.082 ; free physical = 459 ; free virtual = 4905
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 17:42:50 2022...
