#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000196dc5f4e00 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v00000196dc67f5b0_0 .var "CLK", 0 0;
v00000196dc67f790_0 .net "INSTRUCTION", 31 0, L_00000196dc680af0;  1 drivers
v00000196dc67f650_0 .net "PC", 31 0, v00000196dc680230_0;  1 drivers
v00000196dc680050_0 .var "RESET", 0 0;
v00000196dc67f8d0_0 .net *"_ivl_0", 7 0, L_00000196dc67f3d0;  1 drivers
v00000196dc680410_0 .net *"_ivl_10", 31 0, L_00000196dc6807d0;  1 drivers
v00000196dc680e10_0 .net *"_ivl_12", 7 0, L_00000196dc67f330;  1 drivers
L_00000196dc6b0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000196dc6800f0_0 .net/2u *"_ivl_14", 31 0, L_00000196dc6b0118;  1 drivers
v00000196dc680730_0 .net *"_ivl_16", 31 0, L_00000196dc6809b0;  1 drivers
v00000196dc67f970_0 .net *"_ivl_18", 7 0, L_00000196dc680a50;  1 drivers
L_00000196dc6b0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000196dc67f290_0 .net/2u *"_ivl_2", 31 0, L_00000196dc6b0088;  1 drivers
v00000196dc67fbf0_0 .net *"_ivl_4", 31 0, L_00000196dc680eb0;  1 drivers
v00000196dc680190_0 .net *"_ivl_6", 7 0, L_00000196dc6802d0;  1 drivers
L_00000196dc6b00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000196dc67fdd0_0 .net/2u *"_ivl_8", 31 0, L_00000196dc6b00d0;  1 drivers
v00000196dc680910 .array "instr_mem", 0 1023, 7 0;
L_00000196dc67f3d0 .array/port v00000196dc680910, L_00000196dc680eb0;
L_00000196dc680eb0 .arith/sum 32, v00000196dc680230_0, L_00000196dc6b0088;
L_00000196dc6802d0 .array/port v00000196dc680910, L_00000196dc6807d0;
L_00000196dc6807d0 .arith/sum 32, v00000196dc680230_0, L_00000196dc6b00d0;
L_00000196dc67f330 .array/port v00000196dc680910, L_00000196dc6809b0;
L_00000196dc6809b0 .arith/sum 32, v00000196dc680230_0, L_00000196dc6b0118;
L_00000196dc680a50 .array/port v00000196dc680910, v00000196dc680230_0;
L_00000196dc680af0 .delay 32 (2,2,2) L_00000196dc680af0/d;
L_00000196dc680af0/d .concat [ 8 8 8 8], L_00000196dc680a50, L_00000196dc67f330, L_00000196dc6802d0, L_00000196dc67f3d0;
S_00000196dc60c770 .scope module, "mycpu" "cpu" 2 44, 3 7 0, S_00000196dc5f4e00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
v00000196dc67fab0_0 .net "ALUOP", 2 0, v00000196dc679910_0;  1 drivers
v00000196dc67fc90_0 .net "ALURESULT", 7 0, v00000196dc67a9f0_0;  1 drivers
v00000196dc67f6f0_0 .net "CLK", 0 0, v00000196dc67f5b0_0;  1 drivers
v00000196dc680b90_0 .net "IMM", 0 0, v00000196dc67a130_0;  1 drivers
v00000196dc680550_0 .net "IMMEDIATE", 7 0, L_00000196dc6927f0;  1 drivers
v00000196dc67fe70_0 .net "INSTRUCTION", 31 0, L_00000196dc680af0;  alias, 1 drivers
v00000196dc680690_0 .net "OPCODE", 7 0, L_00000196dc680c30;  1 drivers
v00000196dc67fd30_0 .net "OUT2_S", 7 0, L_00000196dc691df0;  1 drivers
v00000196dc67fb50_0 .net "OUT_IMM", 7 0, v00000196dc67b030_0;  1 drivers
v00000196dc6804b0_0 .net "OUT_SIGN", 7 0, v00000196dc67a810_0;  1 drivers
v00000196dc680230_0 .var "PC", 31 0;
v00000196dc67f470_0 .var "PCreg", 31 0;
v00000196dc67f510_0 .net "READREG1", 2 0, L_00000196dc680d70;  1 drivers
v00000196dc6805f0_0 .net "READREG2", 2 0, L_00000196dc691a30;  1 drivers
v00000196dc67ff10_0 .net "REGOUT1", 7 0, L_00000196dc6194f0;  1 drivers
v00000196dc67f0b0_0 .net "REGOUT2", 7 0, L_00000196dc619800;  1 drivers
v00000196dc67ffb0_0 .net "RESET", 0 0, v00000196dc680050_0;  1 drivers
v00000196dc680870_0 .net "SIGN", 0 0, v00000196dc67a770_0;  1 drivers
v00000196dc67f830_0 .net "WRITEENABLE", 0 0, v00000196dc6799b0_0;  1 drivers
v00000196dc67f1f0_0 .net "WRITEREG", 2 0, L_00000196dc692890;  1 drivers
v00000196dc67fa10_0 .net *"_ivl_11", 7 0, L_00000196dc691990;  1 drivers
v00000196dc680370_0 .net *"_ivl_3", 7 0, L_00000196dc680cd0;  1 drivers
v00000196dc67f150_0 .net *"_ivl_7", 7 0, L_00000196dc67f010;  1 drivers
E_00000196dc624720 .event anyedge, v00000196dc680230_0;
L_00000196dc680c30 .part L_00000196dc680af0, 24, 8;
L_00000196dc680cd0 .part L_00000196dc680af0, 8, 8;
L_00000196dc680d70 .part L_00000196dc680cd0, 0, 3;
L_00000196dc67f010 .part L_00000196dc680af0, 16, 8;
L_00000196dc692890 .part L_00000196dc67f010, 0, 3;
L_00000196dc691990 .part L_00000196dc680af0, 0, 8;
L_00000196dc691a30 .part L_00000196dc691990, 0, 3;
L_00000196dc6927f0 .part L_00000196dc680af0, 0, 8;
S_00000196dc60c900 .scope module, "alu_inst" "alu" 3 58, 4 43 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000196dc67b670_0 .net "DATA1", 7 0, L_00000196dc6194f0;  alias, 1 drivers
v00000196dc679d70_0 .net "DATA2", 7 0, v00000196dc67b030_0;  alias, 1 drivers
v00000196dc67a9f0_0 .var "RESULT", 7 0;
v00000196dc679c30_0 .net "SELECT", 2 0, v00000196dc679910_0;  alias, 1 drivers
v00000196dc679eb0_0 .net "add_out", 7 0, L_00000196dc6921b0;  1 drivers
v00000196dc67ae50_0 .net "and_out", 7 0, L_00000196dc619250;  1 drivers
v00000196dc6797d0_0 .net "forward_out", 7 0, L_00000196dc619100;  1 drivers
v00000196dc679b90_0 .net "or_out", 7 0, L_00000196dc618ca0;  1 drivers
E_00000196dc624ca0/0 .event anyedge, v00000196dc679c30_0, v00000196dc67ac70_0, v00000196dc67a950_0, v00000196dc5f20b0_0;
E_00000196dc624ca0/1 .event anyedge, v00000196dc67b170_0;
E_00000196dc624ca0 .event/or E_00000196dc624ca0/0, E_00000196dc624ca0/1;
S_00000196dc603c50 .scope module, "add" "addunit" 4 50, 4 11 0, S_00000196dc60c900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000196dc5f1f70_0 .net "DATA1", 7 0, L_00000196dc6194f0;  alias, 1 drivers
v00000196dc5f2010_0 .net "DATA2", 7 0, v00000196dc67b030_0;  alias, 1 drivers
v00000196dc5f20b0_0 .net "RESULT", 7 0, L_00000196dc6921b0;  alias, 1 drivers
L_00000196dc6921b0 .delay 8 (2,2,2) L_00000196dc6921b0/d;
L_00000196dc6921b0/d .arith/sum 8, L_00000196dc6194f0, v00000196dc67b030_0;
S_00000196dc603de0 .scope module, "andg" "andunit" 4 51, 4 27 0, S_00000196dc60c900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000196dc619250/d .functor AND 8, L_00000196dc6194f0, v00000196dc67b030_0, C4<11111111>, C4<11111111>;
L_00000196dc619250 .delay 8 (1,1,1) L_00000196dc619250/d;
v00000196dc67aa90_0 .net "DATA1", 7 0, L_00000196dc6194f0;  alias, 1 drivers
v00000196dc67b210_0 .net "DATA2", 7 0, v00000196dc67b030_0;  alias, 1 drivers
v00000196dc67a950_0 .net "RESULT", 7 0, L_00000196dc619250;  alias, 1 drivers
S_00000196dc6029e0 .scope module, "fwd" "forward" 4 49, 4 19 0, S_00000196dc60c900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000196dc619100/d .functor BUFZ 8, v00000196dc67b030_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000196dc619100 .delay 8 (1,1,1) L_00000196dc619100/d;
v00000196dc67b490_0 .net "DATA2", 7 0, v00000196dc67b030_0;  alias, 1 drivers
v00000196dc67b170_0 .net "RESULT", 7 0, L_00000196dc619100;  alias, 1 drivers
S_00000196dc602b70 .scope module, "org" "orunit" 4 52, 4 35 0, S_00000196dc60c900;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000196dc618ca0/d .functor OR 8, L_00000196dc6194f0, v00000196dc67b030_0, C4<00000000>, C4<00000000>;
L_00000196dc618ca0 .delay 8 (1,1,1) L_00000196dc618ca0/d;
v00000196dc679cd0_0 .net "DATA1", 7 0, L_00000196dc6194f0;  alias, 1 drivers
v00000196dc67a590_0 .net "DATA2", 7 0, v00000196dc67b030_0;  alias, 1 drivers
v00000196dc67ac70_0 .net "RESULT", 7 0, L_00000196dc618ca0;  alias, 1 drivers
S_00000196dc614d70 .scope module, "control_inst" "control_unit" 3 65, 5 1 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "IMM";
    .port_info 2 /OUTPUT 1 "SIGN";
    .port_info 3 /OUTPUT 1 "WRITEENABLE";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000196dc679910_0 .var "ALUOP", 2 0;
v00000196dc67a130_0 .var "IMM", 0 0;
v00000196dc67b3f0_0 .net "OPCODE", 7 0, L_00000196dc680c30;  alias, 1 drivers
v00000196dc67a770_0 .var "SIGN", 0 0;
v00000196dc6799b0_0 .var "WRITEENABLE", 0 0;
E_00000196dc625520 .event anyedge, v00000196dc67b3f0_0;
S_00000196dc614f00 .scope module, "mux1" "mux" 3 39, 6 1 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000196dc679e10_0 .net "DATA1", 7 0, L_00000196dc691df0;  alias, 1 drivers
v00000196dc67b0d0_0 .net "DATA2", 7 0, L_00000196dc619800;  alias, 1 drivers
v00000196dc67a810_0 .var "OUTPUT", 7 0;
v00000196dc67b530_0 .net "SELECT", 0 0, v00000196dc67a770_0;  alias, 1 drivers
E_00000196dc6249a0 .event anyedge, v00000196dc67a770_0, v00000196dc67b0d0_0, v00000196dc679e10_0;
S_00000196dc60cca0 .scope module, "mux2" "mux" 3 51, 6 1 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000196dc67a4f0_0 .net "DATA1", 7 0, L_00000196dc6927f0;  alias, 1 drivers
v00000196dc67ab30_0 .net "DATA2", 7 0, v00000196dc67a810_0;  alias, 1 drivers
v00000196dc67b030_0 .var "OUTPUT", 7 0;
v00000196dc679870_0 .net "SELECT", 0 0, v00000196dc67a130_0;  alias, 1 drivers
E_00000196dc625560 .event anyedge, v00000196dc67a130_0, v00000196dc67a810_0, v00000196dc67a4f0_0;
S_00000196dc60ce30 .scope module, "reg_file_inst" "reg_file" 3 27, 7 8 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000196dc6194f0/d .functor BUFZ 8, L_00000196dc691b70, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000196dc6194f0 .delay 8 (2,2,2) L_00000196dc6194f0/d;
L_00000196dc619800/d .functor BUFZ 8, L_00000196dc691210, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000196dc619800 .delay 8 (2,2,2) L_00000196dc619800/d;
v00000196dc67a3b0_0 .net "CLK", 0 0, v00000196dc67f5b0_0;  alias, 1 drivers
v00000196dc67b5d0_0 .net "IN", 7 0, v00000196dc67a9f0_0;  alias, 1 drivers
v00000196dc67a310_0 .net "INADDRESS", 2 0, L_00000196dc692890;  alias, 1 drivers
v00000196dc67a450_0 .net "OUT1", 7 0, L_00000196dc6194f0;  alias, 1 drivers
v00000196dc679ff0_0 .net "OUT1ADDRESS", 2 0, L_00000196dc680d70;  alias, 1 drivers
v00000196dc67ad10_0 .net "OUT2", 7 0, L_00000196dc619800;  alias, 1 drivers
v00000196dc67a090_0 .net "OUT2ADDRESS", 2 0, L_00000196dc691a30;  alias, 1 drivers
v00000196dc67a1d0 .array "REGISTER", 0 7, 7 0;
v00000196dc67a630_0 .net "RESET", 0 0, v00000196dc680050_0;  alias, 1 drivers
v00000196dc67a6d0_0 .net "WRITE", 0 0, v00000196dc6799b0_0;  alias, 1 drivers
v00000196dc67a8b0_0 .net *"_ivl_0", 7 0, L_00000196dc691b70;  1 drivers
v00000196dc67a270_0 .net *"_ivl_10", 4 0, L_00000196dc691cb0;  1 drivers
L_00000196dc6b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000196dc67af90_0 .net *"_ivl_13", 1 0, L_00000196dc6b01a8;  1 drivers
v00000196dc679a50_0 .net *"_ivl_2", 4 0, L_00000196dc692750;  1 drivers
L_00000196dc6b0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000196dc67abd0_0 .net *"_ivl_5", 1 0, L_00000196dc6b0160;  1 drivers
v00000196dc67adb0_0 .net *"_ivl_8", 7 0, L_00000196dc691210;  1 drivers
E_00000196dc6253e0 .event posedge, v00000196dc67a3b0_0;
L_00000196dc691b70 .array/port v00000196dc67a1d0, L_00000196dc692750;
L_00000196dc692750 .concat [ 3 2 0 0], L_00000196dc680d70, L_00000196dc6b0160;
L_00000196dc691210 .array/port v00000196dc67a1d0, L_00000196dc691cb0;
L_00000196dc691cb0 .concat [ 3 2 0 0], L_00000196dc691a30, L_00000196dc6b01a8;
S_00000196dc5f93e0 .scope module, "twos_inst" "two_s_comple" 3 46, 8 1 0, S_00000196dc60c770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "OUTPUT";
L_00000196dc619870 .functor NOT 8, L_00000196dc619800, C4<00000000>, C4<00000000>, C4<00000000>;
v00000196dc67aef0_0 .net "DATA2", 7 0, L_00000196dc619800;  alias, 1 drivers
v00000196dc67b2b0_0 .net "OUTPUT", 7 0, L_00000196dc691df0;  alias, 1 drivers
v00000196dc67b350_0 .net *"_ivl_0", 7 0, L_00000196dc619870;  1 drivers
L_00000196dc6b01f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000196dc679af0_0 .net/2u *"_ivl_2", 7 0, L_00000196dc6b01f0;  1 drivers
L_00000196dc691df0 .delay 8 (1,1,1) L_00000196dc691df0/d;
L_00000196dc691df0/d .arith/sum 8, L_00000196dc619870, L_00000196dc6b01f0;
    .scope S_00000196dc60ce30;
T_0 ;
    %wait E_00000196dc6253e0;
    %load/vec4 v00000196dc67a630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000196dc67a1d0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000196dc67a6d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v00000196dc67b5d0_0;
    %load/vec4 v00000196dc67a310_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000196dc67a1d0, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000196dc60ce30;
T_1 ;
    %vpi_call 7 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v00000196dc67a1d0, 0>, &A<v00000196dc67a1d0, 1>, &A<v00000196dc67a1d0, 2>, &A<v00000196dc67a1d0, 3>, &A<v00000196dc67a1d0, 4>, &A<v00000196dc67a1d0, 5>, &A<v00000196dc67a1d0, 6>, &A<v00000196dc67a1d0, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000196dc614f00;
T_2 ;
    %wait E_00000196dc6249a0;
    %load/vec4 v00000196dc67b530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000196dc679e10_0;
    %store/vec4 v00000196dc67a810_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000196dc67b0d0_0;
    %store/vec4 v00000196dc67a810_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000196dc60cca0;
T_3 ;
    %wait E_00000196dc625560;
    %load/vec4 v00000196dc679870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000196dc67a4f0_0;
    %store/vec4 v00000196dc67b030_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000196dc67ab30_0;
    %store/vec4 v00000196dc67b030_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000196dc60c900;
T_4 ;
    %wait E_00000196dc624ca0;
    %load/vec4 v00000196dc679c30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000196dc6797d0_0;
    %store/vec4 v00000196dc67a9f0_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000196dc679c30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000196dc679eb0_0;
    %store/vec4 v00000196dc67a9f0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000196dc679c30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000196dc67ae50_0;
    %store/vec4 v00000196dc67a9f0_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000196dc679c30_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000196dc679b90_0;
    %store/vec4 v00000196dc67a9f0_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000196dc614d70;
T_5 ;
    %wait E_00000196dc625520;
    %delay 1, 0;
    %load/vec4 v00000196dc67b3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc6799b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000196dc679910_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000196dc60c770;
T_6 ;
    %wait E_00000196dc6253e0;
    %load/vec4 v00000196dc67ffb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000196dc680230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000196dc67f470_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v00000196dc67f470_0;
    %store/vec4 v00000196dc680230_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000196dc60c770;
T_7 ;
    %wait E_00000196dc624720;
    %delay 1, 0;
    %load/vec4 v00000196dc67f470_0;
    %addi 4, 0, 32;
    %store/vec4 v00000196dc67f470_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000196dc5f4e00;
T_8 ;
    %vpi_call 2 36 "$readmemb", "instr_mem.mem", v00000196dc680910 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000196dc5f4e00;
T_9 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000196dc5f4e00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc67f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc680050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196dc680050_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196dc680050_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000196dc5f4e00;
T_10 ;
    %delay 4, 0;
    %load/vec4 v00000196dc67f5b0_0;
    %inv;
    %store/vec4 v00000196dc67f5b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./mux.v";
    "./reg_file.v";
    "./two_s_comple.v";
