Loading plugins phase: Elapsed time ==> 0s.264ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s G:\DSA\PORIGE\Workspace03\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Channel1_R.analog_0" on TopDesign is unconnected.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2063)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_2530.1)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_2906)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_2907)
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_2908)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.966ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.099ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 19 14:54:05 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 19 14:54:05 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Design01.v (line 1429, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 1608, col 77):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 1698, col 49):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 19 14:54:06 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 19 14:54:06 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ShiftReg_5:Net_1\
	\ShiftReg_5:Net_2\
	\ShiftReg_5:bSR:ctrl_f0_full\
	\ShiftReg_6:Net_1\
	\ShiftReg_6:Net_2\
	\ShiftReg_6:bSR:ctrl_f0_full\
	\ShiftReg_7:Net_1\
	\ShiftReg_7:Net_2\
	\ShiftReg_7:bSR:ctrl_f0_full\
	\ShiftReg_8:Net_1\
	\ShiftReg_8:Net_2\
	\ShiftReg_8:bSR:ctrl_f0_full\
	Net_1669
	Net_1670
	Net_1671
	Net_1672
	Net_1673
	Net_1674
	EN_2
	\EN_Channel1:control_out_0\
	Net_2044
	Net_2045
	Net_2046
	Net_2047
	Net_2048
	Net_2049
	Net_2050
	\Sel_Gen_Channel1:control_bus_7\
	\Sel_Gen_Channel1:control_bus_6\
	\Sel_Gen_Channel1:control_bus_5\
	\Sel_Gen_Channel1:control_bus_4\
	\Sel_Gen_Channel1:control_bus_3\
	\Sel_Gen_Channel1:control_bus_2\
	\Counter_Channel1:MODULE_1:b_31\
	\Counter_Channel1:MODULE_1:b_30\
	\Counter_Channel1:MODULE_1:b_29\
	\Counter_Channel1:MODULE_1:b_28\
	\Counter_Channel1:MODULE_1:b_27\
	\Counter_Channel1:MODULE_1:b_26\
	\Counter_Channel1:MODULE_1:b_25\
	\Counter_Channel1:MODULE_1:b_24\
	\Counter_Channel1:MODULE_1:b_23\
	\Counter_Channel1:MODULE_1:b_22\
	\Counter_Channel1:MODULE_1:b_21\
	\Counter_Channel1:MODULE_1:b_20\
	\Counter_Channel1:MODULE_1:b_19\
	\Counter_Channel1:MODULE_1:b_18\
	\Counter_Channel1:MODULE_1:b_17\
	\Counter_Channel1:MODULE_1:b_16\
	\Counter_Channel1:MODULE_1:b_15\
	\Counter_Channel1:MODULE_1:b_14\
	\Counter_Channel1:MODULE_1:b_13\
	\Counter_Channel1:MODULE_1:b_12\
	\Counter_Channel1:MODULE_1:b_11\
	\Counter_Channel1:MODULE_1:b_10\
	\Counter_Channel1:MODULE_1:b_9\
	\Counter_Channel1:MODULE_1:b_8\
	\Counter_Channel1:MODULE_1:b_7\
	\Counter_Channel1:MODULE_1:b_6\
	\Counter_Channel1:MODULE_1:b_5\
	\Counter_Channel1:MODULE_1:b_4\
	\Counter_Channel1:MODULE_1:b_3\
	\Counter_Channel1:MODULE_1:b_2\
	\Counter_Channel1:MODULE_1:b_1\
	\Counter_Channel1:MODULE_1:b_0\
	\Counter_Channel1:MODULE_1:g2:a0:a_31\
	\Counter_Channel1:MODULE_1:g2:a0:a_30\
	\Counter_Channel1:MODULE_1:g2:a0:a_29\
	\Counter_Channel1:MODULE_1:g2:a0:a_28\
	\Counter_Channel1:MODULE_1:g2:a0:a_27\
	\Counter_Channel1:MODULE_1:g2:a0:a_26\
	\Counter_Channel1:MODULE_1:g2:a0:a_25\
	\Counter_Channel1:MODULE_1:g2:a0:a_24\
	\Counter_Channel1:MODULE_1:g2:a0:b_31\
	\Counter_Channel1:MODULE_1:g2:a0:b_30\
	\Counter_Channel1:MODULE_1:g2:a0:b_29\
	\Counter_Channel1:MODULE_1:g2:a0:b_28\
	\Counter_Channel1:MODULE_1:g2:a0:b_27\
	\Counter_Channel1:MODULE_1:g2:a0:b_26\
	\Counter_Channel1:MODULE_1:g2:a0:b_25\
	\Counter_Channel1:MODULE_1:g2:a0:b_24\
	\Counter_Channel1:MODULE_1:g2:a0:b_23\
	\Counter_Channel1:MODULE_1:g2:a0:b_22\
	\Counter_Channel1:MODULE_1:g2:a0:b_21\
	\Counter_Channel1:MODULE_1:g2:a0:b_20\
	\Counter_Channel1:MODULE_1:g2:a0:b_19\
	\Counter_Channel1:MODULE_1:g2:a0:b_18\
	\Counter_Channel1:MODULE_1:g2:a0:b_17\
	\Counter_Channel1:MODULE_1:g2:a0:b_16\
	\Counter_Channel1:MODULE_1:g2:a0:b_15\
	\Counter_Channel1:MODULE_1:g2:a0:b_14\
	\Counter_Channel1:MODULE_1:g2:a0:b_13\
	\Counter_Channel1:MODULE_1:g2:a0:b_12\
	\Counter_Channel1:MODULE_1:g2:a0:b_11\
	\Counter_Channel1:MODULE_1:g2:a0:b_10\
	\Counter_Channel1:MODULE_1:g2:a0:b_9\
	\Counter_Channel1:MODULE_1:g2:a0:b_8\
	\Counter_Channel1:MODULE_1:g2:a0:b_7\
	\Counter_Channel1:MODULE_1:g2:a0:b_6\
	\Counter_Channel1:MODULE_1:g2:a0:b_5\
	\Counter_Channel1:MODULE_1:g2:a0:b_4\
	\Counter_Channel1:MODULE_1:g2:a0:b_3\
	\Counter_Channel1:MODULE_1:g2:a0:b_2\
	\Counter_Channel1:MODULE_1:g2:a0:b_1\
	\Counter_Channel1:MODULE_1:g2:a0:b_0\
	\Counter_Channel1:MODULE_1:g2:a0:s_31\
	\Counter_Channel1:MODULE_1:g2:a0:s_30\
	\Counter_Channel1:MODULE_1:g2:a0:s_29\
	\Counter_Channel1:MODULE_1:g2:a0:s_28\
	\Counter_Channel1:MODULE_1:g2:a0:s_27\
	\Counter_Channel1:MODULE_1:g2:a0:s_26\
	\Counter_Channel1:MODULE_1:g2:a0:s_25\
	\Counter_Channel1:MODULE_1:g2:a0:s_24\
	\Counter_Channel1:MODULE_1:g2:a0:s_23\
	\Counter_Channel1:MODULE_1:g2:a0:s_22\
	\Counter_Channel1:MODULE_1:g2:a0:s_21\
	\Counter_Channel1:MODULE_1:g2:a0:s_20\
	\Counter_Channel1:MODULE_1:g2:a0:s_19\
	\Counter_Channel1:MODULE_1:g2:a0:s_18\
	\Counter_Channel1:MODULE_1:g2:a0:s_17\
	\Counter_Channel1:MODULE_1:g2:a0:s_16\
	\Counter_Channel1:MODULE_1:g2:a0:s_15\
	\Counter_Channel1:MODULE_1:g2:a0:s_14\
	\Counter_Channel1:MODULE_1:g2:a0:s_13\
	\Counter_Channel1:MODULE_1:g2:a0:s_12\
	\Counter_Channel1:MODULE_1:g2:a0:s_11\
	\Counter_Channel1:MODULE_1:g2:a0:s_10\
	\Counter_Channel1:MODULE_1:g2:a0:s_9\
	\Counter_Channel1:MODULE_1:g2:a0:s_8\
	\Counter_Channel1:MODULE_1:g2:a0:s_7\
	\Counter_Channel1:MODULE_1:g2:a0:s_6\
	\Counter_Channel1:MODULE_1:g2:a0:s_5\
	\Counter_Channel1:MODULE_1:g2:a0:s_4\
	\Counter_Channel1:MODULE_1:g2:a0:s_3\
	\Counter_Channel1:MODULE_1:g2:a0:s_2\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	CCL
	\MODULE_2:g1:a0:gx:u0:albi_3\
	\MODULE_2:g1:a0:gx:u0:agbi_3\
	\MODULE_2:g1:a0:gx:u0:lt_6\
	\MODULE_2:g1:a0:gx:u0:gt_6\
	\MODULE_2:g1:a0:gx:u0:lti_2\
	\MODULE_2:g1:a0:gx:u0:gti_2\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:lt_0\
	\MODULE_3:g1:a0:gx:u0:gt_0\
	\MODULE_3:g1:a0:gx:u0:lt_1\
	\MODULE_3:g1:a0:gx:u0:gt_1\
	\MODULE_3:g1:a0:gx:u0:lti_0\
	\MODULE_3:g1:a0:gx:u0:gti_0\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:lt_0\
	\MODULE_4:g1:a0:gx:u0:gt_0\
	\MODULE_4:g1:a0:gx:u0:lt_1\
	\MODULE_4:g1:a0:gx:u0:gt_1\
	\MODULE_4:g1:a0:gx:u0:lti_0\
	\MODULE_4:g1:a0:gx:u0:gti_0\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\

    Synthesized names
	\Counter_Channel1:add_vi_vv_MODGEN_4_31\
	\Counter_Channel1:add_vi_vv_MODGEN_4_30\
	\Counter_Channel1:add_vi_vv_MODGEN_4_29\
	\Counter_Channel1:add_vi_vv_MODGEN_4_28\
	\Counter_Channel1:add_vi_vv_MODGEN_4_27\
	\Counter_Channel1:add_vi_vv_MODGEN_4_26\
	\Counter_Channel1:add_vi_vv_MODGEN_4_25\
	\Counter_Channel1:add_vi_vv_MODGEN_4_24\
	\Counter_Channel1:add_vi_vv_MODGEN_4_23\
	\Counter_Channel1:add_vi_vv_MODGEN_4_22\
	\Counter_Channel1:add_vi_vv_MODGEN_4_21\
	\Counter_Channel1:add_vi_vv_MODGEN_4_20\
	\Counter_Channel1:add_vi_vv_MODGEN_4_19\
	\Counter_Channel1:add_vi_vv_MODGEN_4_18\
	\Counter_Channel1:add_vi_vv_MODGEN_4_17\
	\Counter_Channel1:add_vi_vv_MODGEN_4_16\
	\Counter_Channel1:add_vi_vv_MODGEN_4_15\
	\Counter_Channel1:add_vi_vv_MODGEN_4_14\
	\Counter_Channel1:add_vi_vv_MODGEN_4_13\
	\Counter_Channel1:add_vi_vv_MODGEN_4_12\
	\Counter_Channel1:add_vi_vv_MODGEN_4_11\
	\Counter_Channel1:add_vi_vv_MODGEN_4_10\
	\Counter_Channel1:add_vi_vv_MODGEN_4_9\
	\Counter_Channel1:add_vi_vv_MODGEN_4_8\
	\Counter_Channel1:add_vi_vv_MODGEN_4_7\
	\Counter_Channel1:add_vi_vv_MODGEN_4_6\
	\Counter_Channel1:add_vi_vv_MODGEN_4_5\
	\Counter_Channel1:add_vi_vv_MODGEN_4_4\
	\Counter_Channel1:add_vi_vv_MODGEN_4_3\
	\Counter_Channel1:add_vi_vv_MODGEN_4_2\

Deleted 221 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ShiftReg_5:bSR:status_2\ to zero
Aliasing \ShiftReg_5:bSR:status_1\ to zero
Aliasing \ShiftReg_5:bSR:reset\ to zero
Aliasing \ShiftReg_5:bSR:store\ to zero
Aliasing \ShiftReg_6:bSR:status_2\ to zero
Aliasing \ShiftReg_6:bSR:status_1\ to zero
Aliasing \ShiftReg_6:bSR:reset\ to zero
Aliasing \ShiftReg_6:bSR:store\ to zero
Aliasing \ShiftReg_7:bSR:status_2\ to zero
Aliasing \ShiftReg_7:bSR:status_1\ to zero
Aliasing \ShiftReg_7:bSR:reset\ to zero
Aliasing \ShiftReg_7:bSR:store\ to zero
Aliasing \ShiftReg_8:bSR:status_2\ to zero
Aliasing \ShiftReg_8:bSR:status_1\ to zero
Aliasing \ShiftReg_8:bSR:reset\ to zero
Aliasing \ShiftReg_8:bSR:store\ to zero
Aliasing \LUT_1:tmp__LUT_1_ins_0\ to \ShiftReg_5:Net_350\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing Net_871_6 to zero
Aliasing Net_871_5 to zero
Aliasing Net_871_4 to zero
Aliasing Net_871_3 to zero
Aliasing Net_871_2 to zero
Aliasing Net_871_1 to zero
Aliasing Net_871_0 to one
Aliasing tmpOE__Channel1_R_net_0 to one
Aliasing \EN_Channel1:clk\ to zero
Aliasing \EN_Channel1:rst\ to zero
Aliasing AMuxHw_1_Decoder_enable to one
Aliasing \Sel_Gen_Channel1:clk\ to zero
Aliasing \Sel_Gen_Channel1:rst\ to zero
Aliasing \SWReg_Channel1:status_7\ to zero
Aliasing \SWReg_Channel1:status_6\ to zero
Aliasing \SWReg_Channel1:status_5\ to zero
Aliasing \SWReg_Channel1:status_4\ to zero
Aliasing \SWReg_Channel1:status_3\ to zero
Aliasing \SWReg_Channel1:status_2\ to zero
Aliasing Net_1980 to one
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Counter_Channel1:MODIN1_1\ to \SWReg_Channel1:status_1\
Aliasing \Counter_Channel1:MODIN1_0\ to \SWReg_Channel1:status_0\
Aliasing \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ADC_Channel1:vp_ctl_0\ to zero
Aliasing \ADC_Channel1:vp_ctl_2\ to zero
Aliasing \ADC_Channel1:vn_ctl_1\ to zero
Aliasing \ADC_Channel1:vn_ctl_3\ to zero
Aliasing \ADC_Channel1:vp_ctl_1\ to zero
Aliasing \ADC_Channel1:vp_ctl_3\ to zero
Aliasing \ADC_Channel1:vn_ctl_0\ to zero
Aliasing \ADC_Channel1:vn_ctl_2\ to zero
Aliasing \ADC_Channel1:Net_383\ to zero
Aliasing \PGA_Channel1:Net_36\ to zero
Aliasing \PGA_Channel1:Net_40\ to zero
Aliasing \PGA_Channel1:Net_37\ to zero
Aliasing \PGA_Channel1:Net_38\ to zero
Aliasing tmpOE__Vout_R1_net_0 to one
Aliasing tmpOE__Cap1_4_net_0 to one
Aliasing tmpOE__Cap1_3_net_0 to one
Aliasing tmpOE__Cap1_2_net_0 to one
Aliasing tmpOE__Cap1_1_net_0 to one
Aliasing tmpOE__Channel_1_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to one
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to one
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN4_1 to \SWReg_Channel1:status_1\
Aliasing MODIN4_0 to \SWReg_Channel1:status_0\
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN7_1 to \SWReg_Channel1:status_1\
Aliasing MODIN7_0 to \SWReg_Channel1:status_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \ShiftReg_6:bSR:load_reg\\D\ to \ShiftReg_5:bSR:load_reg\\D\
Aliasing \ShiftReg_8:bSR:load_reg\\D\ to \ShiftReg_7:bSR:load_reg\\D\
Aliasing cydff_1D to \ShiftReg_7:Net_350\
Aliasing cydff_2D to \LUT_1:tmp__LUT_1_ins_2\
Aliasing AMuxHw_1_Decoder_old_id_1D to \SWReg_Channel1:status_1\
Aliasing AMuxHw_1_Decoder_old_id_0D to \SWReg_Channel1:status_0\
Removing Lhs of wire \ShiftReg_5:Net_350\[0] = Net_660[1]
Removing Rhs of wire Net_660[1] = \ShiftReg_6:bSR:so_24_0\[217]
Removing Rhs of wire \ShiftReg_5:bSR:ctrl_clk_enable\[4] = \ShiftReg_5:bSR:control_0\[5]
Removing Lhs of wire \ShiftReg_5:bSR:status_2\[20] = zero[13]
Removing Rhs of wire \ShiftReg_5:bSR:status_0\[21] = \ShiftReg_5:bSR:final_load\[22]
Removing Lhs of wire \ShiftReg_5:bSR:status_1\[23] = zero[13]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[24] = \ShiftReg_5:bSR:f0_blk_stat_final\[25]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[24] = \ShiftReg_5:bSR:f0_blk_stat_24_2\[36]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[26] = \ShiftReg_5:bSR:f0_bus_stat_final\[27]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[26] = \ShiftReg_5:bSR:f0_bus_stat_24_2\[37]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[28] = \ShiftReg_5:bSR:f1_blk_stat_final\[29]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[28] = \ShiftReg_5:bSR:f1_blk_stat_24_2\[38]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[30] = \ShiftReg_5:bSR:f1_bus_stat_final\[31]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[30] = \ShiftReg_5:bSR:f1_bus_stat_24_2\[39]
Removing Rhs of wire Net_703[35] = cydff_3[681]
Removing Lhs of wire \ShiftReg_5:bSR:reset\[41] = zero[13]
Removing Lhs of wire \ShiftReg_5:bSR:store\[42] = zero[13]
Removing Rhs of wire Net_667[167] = \ShiftReg_5:bSR:so_24_0\[54]
Removing Lhs of wire \ShiftReg_6:Net_350\[168] = Net_667[167]
Removing Rhs of wire \ShiftReg_6:bSR:ctrl_clk_enable\[171] = \ShiftReg_6:bSR:control_0\[172]
Removing Lhs of wire \ShiftReg_6:bSR:status_2\[184] = zero[13]
Removing Rhs of wire \ShiftReg_6:bSR:status_0\[185] = \ShiftReg_6:bSR:final_load\[186]
Removing Lhs of wire \ShiftReg_6:bSR:status_1\[187] = zero[13]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[188] = \ShiftReg_6:bSR:f0_blk_stat_final\[189]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[188] = \ShiftReg_6:bSR:f0_blk_stat_24_2\[199]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[190] = \ShiftReg_6:bSR:f0_bus_stat_final\[191]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[190] = \ShiftReg_6:bSR:f0_bus_stat_24_2\[200]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[192] = \ShiftReg_6:bSR:f1_blk_stat_final\[193]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[192] = \ShiftReg_6:bSR:f1_blk_stat_24_2\[201]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[194] = \ShiftReg_6:bSR:f1_bus_stat_final\[195]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[194] = \ShiftReg_6:bSR:f1_bus_stat_24_2\[202]
Removing Lhs of wire \ShiftReg_6:bSR:reset\[204] = zero[13]
Removing Lhs of wire \ShiftReg_6:bSR:store\[205] = zero[13]
Removing Lhs of wire \ShiftReg_7:Net_350\[330] = Net_697[331]
Removing Rhs of wire Net_697[331] = \LUT_1:tmp__LUT_1_reg_0\[664]
Removing Rhs of wire \ShiftReg_7:bSR:ctrl_clk_enable\[334] = \ShiftReg_7:bSR:control_0\[335]
Removing Lhs of wire \ShiftReg_7:bSR:status_2\[347] = zero[13]
Removing Rhs of wire \ShiftReg_7:bSR:status_0\[348] = \ShiftReg_7:bSR:final_load\[349]
Removing Lhs of wire \ShiftReg_7:bSR:status_1\[350] = zero[13]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[351] = \ShiftReg_7:bSR:f0_blk_stat_final\[352]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[351] = \ShiftReg_7:bSR:f0_blk_stat_24_2\[363]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[353] = \ShiftReg_7:bSR:f0_bus_stat_final\[354]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[353] = \ShiftReg_7:bSR:f0_bus_stat_24_2\[364]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[355] = \ShiftReg_7:bSR:f1_blk_stat_final\[356]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[355] = \ShiftReg_7:bSR:f1_blk_stat_24_2\[365]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[357] = \ShiftReg_7:bSR:f1_bus_stat_final\[358]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[357] = \ShiftReg_7:bSR:f1_bus_stat_24_2\[366]
Removing Rhs of wire Net_917[362] = cydff_4[718]
Removing Lhs of wire \ShiftReg_7:bSR:reset\[368] = zero[13]
Removing Lhs of wire \ShiftReg_7:bSR:store\[369] = zero[13]
Removing Rhs of wire Net_679[494] = \ShiftReg_7:bSR:so_24_0\[381]
Removing Lhs of wire \ShiftReg_8:Net_350\[495] = Net_679[494]
Removing Rhs of wire \ShiftReg_8:bSR:ctrl_clk_enable\[498] = \ShiftReg_8:bSR:control_0\[499]
Removing Lhs of wire \ShiftReg_8:bSR:status_2\[511] = zero[13]
Removing Rhs of wire \ShiftReg_8:bSR:status_0\[512] = \ShiftReg_8:bSR:final_load\[513]
Removing Lhs of wire \ShiftReg_8:bSR:status_1\[514] = zero[13]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[515] = \ShiftReg_8:bSR:f0_blk_stat_final\[516]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[515] = \ShiftReg_8:bSR:f0_blk_stat_24_2\[526]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[517] = \ShiftReg_8:bSR:f0_bus_stat_final\[518]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[517] = \ShiftReg_8:bSR:f0_bus_stat_24_2\[527]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[519] = \ShiftReg_8:bSR:f1_blk_stat_final\[520]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[519] = \ShiftReg_8:bSR:f1_blk_stat_24_2\[528]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[521] = \ShiftReg_8:bSR:f1_bus_stat_final\[522]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[521] = \ShiftReg_8:bSR:f1_bus_stat_24_2\[529]
Removing Lhs of wire \ShiftReg_8:bSR:reset\[531] = zero[13]
Removing Lhs of wire \ShiftReg_8:bSR:store\[532] = zero[13]
Removing Rhs of wire Net_698[657] = \ShiftReg_8:bSR:so_24_0\[544]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[658] = Net_686[659]
Removing Rhs of wire Net_686[659] = \LUT_1:tmp__LUT_1_reg_1\[663]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[660] = Net_698[657]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[661] = Net_660[1]
Removing Lhs of wire Gen_ext_Channel1[668] = cydff_1[667]
Removing Lhs of wire Gen_RST_Channel1[671] = cydff_2[670]
Removing Rhs of wire Net_860[682] = \Control_Reg_1:control_out_0\[687]
Removing Rhs of wire Net_860[682] = \Control_Reg_1:control_0\[710]
Removing Rhs of wire Net_896[683] = cmp_vv_vv_MODGEN_1[684]
Removing Rhs of wire Net_896[683] = \MODULE_2:g1:a0:xeq\[1318]
Removing Rhs of wire Net_896[683] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[1285]
Removing Lhs of wire \Control_Reg_1:clk\[685] = zero[13]
Removing Lhs of wire \Control_Reg_1:rst\[686] = zero[13]
Removing Rhs of wire Net_914[688] = \Control_Reg_1:control_out_1\[689]
Removing Rhs of wire Net_914[688] = \Control_Reg_1:control_1\[709]
Removing Lhs of wire Net_871_6[711] = zero[13]
Removing Lhs of wire Net_871_5[712] = zero[13]
Removing Lhs of wire Net_871_4[713] = zero[13]
Removing Lhs of wire Net_871_3[714] = zero[13]
Removing Lhs of wire Net_871_2[715] = zero[13]
Removing Lhs of wire Net_871_1[716] = zero[13]
Removing Lhs of wire Net_871_0[717] = one[10]
Removing Lhs of wire tmpOE__Channel1_R_net_0[723] = one[10]
Removing Lhs of wire \EN_Channel1:clk\[729] = zero[13]
Removing Lhs of wire \EN_Channel1:rst\[730] = zero[13]
Removing Rhs of wire Net_2001[759] = cmp_vv_vv_MODGEN_3[814]
Removing Rhs of wire Net_2001[759] = \MODULE_4:g1:a0:xeq\[1406]
Removing Rhs of wire Net_2001[759] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[1395]
Removing Lhs of wire AMuxHw_1_Decoder_enable[760] = one[10]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[762] = \MODULE_3:g1:a0:xeq\[1362]
Removing Lhs of wire \Sel_Gen_Channel1:clk\[778] = zero[13]
Removing Lhs of wire \Sel_Gen_Channel1:rst\[779] = zero[13]
Removing Rhs of wire Net_1981_1[792] = \Sel_Gen_Channel1:control_out_1\[793]
Removing Rhs of wire Net_1981_1[792] = \Sel_Gen_Channel1:control_1\[803]
Removing Rhs of wire Net_1981_0[794] = \Sel_Gen_Channel1:control_out_0\[795]
Removing Rhs of wire Net_1981_0[794] = \Sel_Gen_Channel1:control_0\[804]
Removing Lhs of wire \SWReg_Channel1:status_7\[805] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_6\[806] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_5\[807] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_4\[808] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_3\[809] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_2\[810] = zero[13]
Removing Lhs of wire \SWReg_Channel1:status_1\[811] = EN_1[765]
Removing Lhs of wire \SWReg_Channel1:status_0\[812] = EN_0[767]
Removing Lhs of wire Net_1980[815] = one[10]
Removing Lhs of wire \Counter_Channel1:add_vi_vv_MODGEN_4_1\[816] = \Counter_Channel1:MODULE_1:g2:a0:s_1\[976]
Removing Lhs of wire \Counter_Channel1:add_vi_vv_MODGEN_4_0\[817] = \Counter_Channel1:MODULE_1:g2:a0:s_0\[977]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_23\[858] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_22\[859] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_21\[860] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_20\[861] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_19\[862] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_18\[863] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_17\[864] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_16\[865] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_15\[866] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_14\[867] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_13\[868] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_12\[869] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_11\[870] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_10\[871] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_9\[872] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_8\[873] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_7\[874] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_6\[875] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_5\[876] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_4\[877] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_3\[878] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_2\[879] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_1\[880] = EN_1[765]
Removing Lhs of wire \Counter_Channel1:MODIN1_1\[881] = EN_1[765]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:a_0\[882] = EN_0[767]
Removing Lhs of wire \Counter_Channel1:MODIN1_0\[883] = EN_0[767]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1015] = one[10]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1016] = one[10]
Removing Lhs of wire \ADC_Channel1:vp_ctl_0\[1024] = zero[13]
Removing Lhs of wire \ADC_Channel1:vp_ctl_2\[1025] = zero[13]
Removing Lhs of wire \ADC_Channel1:vn_ctl_1\[1026] = zero[13]
Removing Lhs of wire \ADC_Channel1:vn_ctl_3\[1027] = zero[13]
Removing Lhs of wire \ADC_Channel1:vp_ctl_1\[1028] = zero[13]
Removing Lhs of wire \ADC_Channel1:vp_ctl_3\[1029] = zero[13]
Removing Lhs of wire \ADC_Channel1:vn_ctl_0\[1030] = zero[13]
Removing Lhs of wire \ADC_Channel1:vn_ctl_2\[1031] = zero[13]
Removing Rhs of wire \ADC_Channel1:Net_188\[1035] = \ADC_Channel1:Net_221\[1036]
Removing Lhs of wire \ADC_Channel1:Net_383\[1067] = zero[13]
Removing Lhs of wire \PGA_Channel1:Net_36\[1072] = zero[13]
Removing Lhs of wire \PGA_Channel1:Net_40\[1073] = zero[13]
Removing Lhs of wire \PGA_Channel1:Net_37\[1074] = zero[13]
Removing Lhs of wire \PGA_Channel1:Net_38\[1075] = zero[13]
Removing Lhs of wire tmpOE__Vout_R1_net_0[1078] = one[10]
Removing Lhs of wire tmpOE__Cap1_4_net_0[1098] = one[10]
Removing Lhs of wire tmpOE__Cap1_3_net_0[1104] = one[10]
Removing Lhs of wire tmpOE__Cap1_2_net_0[1110] = one[10]
Removing Lhs of wire tmpOE__Cap1_1_net_0[1116] = one[10]
Removing Lhs of wire tmpOE__Channel_1_net_0[1122] = one[10]
Removing Lhs of wire tmpOE__Pin_1_net_0[1129] = one[10]
Removing Lhs of wire tmpOE__Pin_3_net_0[1135] = one[10]
Removing Lhs of wire tmpOE__Pin_2_net_0[1144] = one[10]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1152] = one[10]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[1159] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[1213] = MODIN2_6[1214]
Removing Lhs of wire MODIN2_6[1214] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[1215] = MODIN2_5[1216]
Removing Lhs of wire MODIN2_5[1216] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[1217] = MODIN2_4[1218]
Removing Lhs of wire MODIN2_4[1218] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[1219] = MODIN2_3[1220]
Removing Lhs of wire MODIN2_3[1220] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[1221] = MODIN2_2[1222]
Removing Lhs of wire MODIN2_2[1222] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[1223] = MODIN2_1[1224]
Removing Lhs of wire MODIN2_1[1224] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[1225] = MODIN2_0[1226]
Removing Lhs of wire MODIN2_0[1226] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[1227] = MODIN3_6[1228]
Removing Lhs of wire MODIN3_6[1228] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[1229] = MODIN3_5[1230]
Removing Lhs of wire MODIN3_5[1230] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[1231] = MODIN3_4[1232]
Removing Lhs of wire MODIN3_4[1232] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[1233] = MODIN3_3[1234]
Removing Lhs of wire MODIN3_3[1234] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[1235] = MODIN3_2[1236]
Removing Lhs of wire MODIN3_2[1236] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[1237] = MODIN3_1[1238]
Removing Lhs of wire MODIN3_1[1238] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[1239] = MODIN3_0[1240]
Removing Lhs of wire MODIN3_0[1240] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[1241] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[1242] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[1243] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[1244] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[1245] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[1246] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[1247] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[1248] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[1249] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[1250] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[1251] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[1252] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[1253] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[1254] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[1255] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[1256] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[1257] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[1258] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[1259] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[1260] = zero[13]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[1261] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[1262] = Net_872_6[673]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[1263] = Net_872_5[674]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[1264] = Net_872_4[675]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[1265] = Net_872_3[676]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[1266] = Net_872_2[677]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[1267] = Net_872_1[678]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[1268] = Net_872_0[679]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[1276] = one[10]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[1277] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[1275]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[1284] = \MODULE_2:g1:a0:gx:u0:eq_6\[1283]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[1329] = EN_1[765]
Removing Lhs of wire MODIN4_1[1330] = EN_1[765]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[1331] = EN_0[767]
Removing Lhs of wire MODIN4_0[1332] = EN_0[767]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[1333] = MODIN5_1[1334]
Removing Lhs of wire MODIN5_1[1334] = AMuxHw_1_Decoder_old_id_1[764]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[1335] = MODIN5_0[1336]
Removing Lhs of wire MODIN5_0[1336] = AMuxHw_1_Decoder_old_id_0[766]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[1337] = EN_1[765]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[1338] = EN_0[767]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[1339] = AMuxHw_1_Decoder_old_id_1[764]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[1340] = AMuxHw_1_Decoder_old_id_0[766]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[1341] = EN_1[765]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[1342] = EN_0[767]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[1343] = AMuxHw_1_Decoder_old_id_1[764]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[1344] = AMuxHw_1_Decoder_old_id_0[766]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[1347] = one[10]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[1348] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[1346]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[1350] = \MODULE_3:g1:a0:gx:u0:eq_1\[1349]
Removing Rhs of wire \MODULE_3:g1:a0:xeq\[1362] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[1351]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1373] = MODIN6_1[1374]
Removing Lhs of wire MODIN6_1[1374] = Net_1981_1[792]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1375] = MODIN6_0[1376]
Removing Lhs of wire MODIN6_0[1376] = Net_1981_0[794]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1377] = EN_1[765]
Removing Lhs of wire MODIN7_1[1378] = EN_1[765]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1379] = EN_0[767]
Removing Lhs of wire MODIN7_0[1380] = EN_0[767]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1381] = Net_1981_1[792]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1382] = Net_1981_0[794]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1383] = EN_1[765]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1384] = EN_0[767]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1385] = Net_1981_1[792]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1386] = Net_1981_0[794]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1387] = EN_1[765]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1388] = EN_0[767]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[1391] = one[10]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1392] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1390]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[1394] = \MODULE_4:g1:a0:gx:u0:eq_1\[1393]
Removing Lhs of wire \ShiftReg_5:bSR:load_reg\\D\[1417] = Net_703[35]
Removing Lhs of wire \ShiftReg_6:bSR:load_reg\\D\[1418] = Net_703[35]
Removing Lhs of wire \ShiftReg_7:bSR:load_reg\\D\[1419] = Net_917[362]
Removing Lhs of wire \ShiftReg_8:bSR:load_reg\\D\[1420] = Net_917[362]
Removing Lhs of wire cydff_1D[1423] = Net_697[331]
Removing Lhs of wire cydff_2D[1424] = Net_686[659]
Removing Lhs of wire cydff_3D[1425] = Net_860[682]
Removing Lhs of wire cydff_4D[1426] = Net_914[688]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_1D[1427] = EN_1[765]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[1429] = EN_0[767]

------------------------------------------------------
Aliased 0 equations, 275 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2002' (cost = 0):
Net_2002 <= (not cydff_1);

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (EN_0);

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:s_0\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:s_0\ <= (not EN_0);

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((EN_1 and EN_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_6\ <= (not Net_872_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= (not Net_872_5);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (not Net_872_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not Net_872_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not Net_872_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not Net_872_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (Net_872_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_5\ <= ((not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= (Net_872_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= (Net_872_3
	OR Net_872_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= (not Net_872_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= (Net_872_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not Net_872_1 and not Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not EN_1)
	OR (AMuxHw_1_Decoder_old_id_1 and EN_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not EN_0)
	OR (AMuxHw_1_Decoder_old_id_0 and EN_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not EN_1 and not AMuxHw_1_Decoder_old_id_0 and not EN_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not EN_0 and AMuxHw_1_Decoder_old_id_1 and EN_1)
	OR (AMuxHw_1_Decoder_old_id_1 and EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not EN_1 and not Net_1981_1)
	OR (EN_1 and Net_1981_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not EN_0 and not Net_1981_0)
	OR (EN_0 and Net_1981_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_6\ <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not EN_1 and not EN_0 and not Net_1981_1 and not Net_1981_0)
	OR (not EN_1 and not Net_1981_1 and EN_0 and Net_1981_0)
	OR (not EN_0 and not Net_1981_0 and EN_1 and Net_1981_1)
	OR (EN_1 and EN_0 and Net_1981_1 and Net_1981_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:xeq\' (cost = 4):
\MODULE_3:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_1 and not EN_1 and not AMuxHw_1_Decoder_old_id_0 and not EN_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not EN_0 and AMuxHw_1_Decoder_old_id_1 and EN_1)
	OR (AMuxHw_1_Decoder_old_id_1 and EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0));

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:s_1\' (cost = 2):
\Counter_Channel1:MODULE_1:g2:a0:s_1\ <= ((not EN_0 and EN_1)
	OR (not EN_1 and EN_0));

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_896' (cost = 1):
Net_896 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and not Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for 'Net_2001' (cost = 4):
Net_2001 <= ((not EN_1 and not EN_0 and not Net_1981_1 and not Net_1981_0)
	OR (not EN_1 and not Net_1981_1 and EN_0 and Net_1981_0)
	OR (not EN_0 and not Net_1981_0 and EN_1 and Net_1981_1)
	OR (EN_1 and EN_0 and Net_1981_1 and Net_1981_0));

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_is_active' (cost = 64):
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_1 and not EN_1 and not AMuxHw_1_Decoder_old_id_0 and not EN_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not EN_0 and AMuxHw_1_Decoder_old_id_1 and EN_1)
	OR (AMuxHw_1_Decoder_old_id_1 and EN_1 and AMuxHw_1_Decoder_old_id_0 and EN_0));

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:gt_5\ to zero
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[986] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[996] = zero[13]
Removing Lhs of wire \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1006] = zero[13]
Removing Lhs of wire \ADC_Channel1:Net_188\[1035] = \ADC_Channel1:Net_385\[1033]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:gt_5\[1299] = zero[13]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.061ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 19 April 2018 14:54:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter_Channel1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_2059
    Analog  Clock 0: Automatic-assigning  clock 'ADC_Channel1_theACLK'. Fanout=2, Signal=\ADC_Channel1:Net_385\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\EN_Channel1:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_5:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_6:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_7:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_8:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_849:macrocell.q
        Effective Clock: Net_849:macrocell.q
        Enable Signal: True
    Routed Clock: Net_853:macrocell.q
        Effective Clock: Net_853:macrocell.q
        Enable Signal: True
    Routed Clock: \Count7_1:Counter7\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \Count7_1:Counter7\:count7cell.tc
    Routed Clock: cydff_1:macrocell.q
        Effective Clock: cydff_1:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
Info: plm.M0038: The pin named Channel_1(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Pin_2(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ShiftReg_8:bSR:load_reg\, Duplicate of \ShiftReg_7:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_8:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_8:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_6:bSR:load_reg\, Duplicate of \ShiftReg_5:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_6:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_6:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_8:bSR:status_0\, Duplicate of \ShiftReg_7:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_8:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_8:bSR:status_0\ (fanout=4)

    Removing \ShiftReg_6:bSR:status_0\, Duplicate of \ShiftReg_5:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_6:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_6:bSR:status_0\ (fanout=4)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Channel1_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Channel1_R(0)__PA ,
            pad => Channel1_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_R1(0)__PA ,
            analog_term => Net_1819 ,
            pad => Vout_R1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cap1_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_4(0)__PA ,
            analog_term => Net_2179 ,
            pad => Cap1_4(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Cap1_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_3(0)__PA ,
            analog_term => Net_2180 ,
            pad => Cap1_3(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Cap1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_2(0)__PA ,
            analog_term => Net_2177 ,
            pad => Cap1_2(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = Cap1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cap1_1(0)__PA ,
            analog_term => Net_2181 ,
            pad => Cap1_1(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = Channel_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Channel_1(0)__PA ,
            analog_term => Net_2192 ,
            pad => Channel_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_1688 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => cydff_2 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)

    MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)

    MacroCell: Name=Net_853, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)

    MacroCell: Name=Net_849, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              !Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)

    MacroCell: Name=Net_1973, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cydff_1 * !EN_1 * !EN_0 * !Net_1981_1 * !Net_1981_0
            + !cydff_1 * !EN_1 * EN_0 * !Net_1981_1 * Net_1981_0
            + !cydff_1 * EN_1 * !EN_0 * Net_1981_1 * !Net_1981_0
            + !cydff_1 * EN_1 * EN_0 * Net_1981_1 * Net_1981_0
        );
        Output = Net_1973 (fanout=1)

    MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=3)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=3)

    MacroCell: Name=Net_703, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)

    MacroCell: Name=Net_917, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=EN_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_2 * !EN_1 * EN_0
            + !cydff_2 * EN_1 * !EN_0
        );
        Output = EN_1 (fanout=8)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=EN_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !EN_0
        );
        Output = EN_0 (fanout=9)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !EN_1 * !AMuxHw_1_Decoder_old_id_0 * 
              !EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !EN_1 * AMuxHw_1_Decoder_old_id_0 * 
              EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * EN_1 * !AMuxHw_1_Decoder_old_id_0 * 
              !EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * EN_1 * AMuxHw_1_Decoder_old_id_0 * 
              EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            so_comb => Net_667 ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            so_comb => Net_660 ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            so_comb => Net_679 ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            so_comb => Net_698 ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SWReg_Channel1:sts:sts_reg\
        PORT MAP (
            status_1 => EN_1 ,
            status_0 => EN_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_5:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_5:bSR:status_6\ ,
            status_5 => \ShiftReg_5:bSR:status_5\ ,
            status_4 => \ShiftReg_5:bSR:status_4\ ,
            status_3 => \ShiftReg_5:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_6:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_6:bSR:status_6\ ,
            status_5 => \ShiftReg_6:bSR:status_5\ ,
            status_4 => \ShiftReg_6:bSR:status_4\ ,
            status_3 => \ShiftReg_6:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_7:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_7:bSR:status_6\ ,
            status_5 => \ShiftReg_7:bSR:status_5\ ,
            status_4 => \ShiftReg_7:bSR:status_4\ ,
            status_3 => \ShiftReg_7:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_8:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_8:bSR:status_6\ ,
            status_5 => \ShiftReg_8:bSR:status_5\ ,
            status_4 => \ShiftReg_8:bSR:status_4\ ,
            status_3 => \ShiftReg_8:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_5:bSR:control_7\ ,
            control_6 => \ShiftReg_5:bSR:control_6\ ,
            control_5 => \ShiftReg_5:bSR:control_5\ ,
            control_4 => \ShiftReg_5:bSR:control_4\ ,
            control_3 => \ShiftReg_5:bSR:control_3\ ,
            control_2 => \ShiftReg_5:bSR:control_2\ ,
            control_1 => \ShiftReg_5:bSR:control_1\ ,
            control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_6:bSR:control_7\ ,
            control_6 => \ShiftReg_6:bSR:control_6\ ,
            control_5 => \ShiftReg_6:bSR:control_5\ ,
            control_4 => \ShiftReg_6:bSR:control_4\ ,
            control_3 => \ShiftReg_6:bSR:control_3\ ,
            control_2 => \ShiftReg_6:bSR:control_2\ ,
            control_1 => \ShiftReg_6:bSR:control_1\ ,
            control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_7:bSR:control_7\ ,
            control_6 => \ShiftReg_7:bSR:control_6\ ,
            control_5 => \ShiftReg_7:bSR:control_5\ ,
            control_4 => \ShiftReg_7:bSR:control_4\ ,
            control_3 => \ShiftReg_7:bSR:control_3\ ,
            control_2 => \ShiftReg_7:bSR:control_2\ ,
            control_1 => \ShiftReg_7:bSR:control_1\ ,
            control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_8:bSR:control_7\ ,
            control_6 => \ShiftReg_8:bSR:control_6\ ,
            control_5 => \ShiftReg_8:bSR:control_5\ ,
            control_4 => \ShiftReg_8:bSR:control_4\ ,
            control_3 => \ShiftReg_8:bSR:control_3\ ,
            control_2 => \ShiftReg_8:bSR:control_2\ ,
            control_1 => \ShiftReg_8:bSR:control_1\ ,
            control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_914 ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Sel_Gen_Channel1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Sel_Gen_Channel1:control_7\ ,
            control_6 => \Sel_Gen_Channel1:control_6\ ,
            control_5 => \Sel_Gen_Channel1:control_5\ ,
            control_4 => \Sel_Gen_Channel1:control_4\ ,
            control_3 => \Sel_Gen_Channel1:control_3\ ,
            control_2 => \Sel_Gen_Channel1:control_2\ ,
            control_1 => Net_1981_1 ,
            control_0 => Net_1981_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Count7_1:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            count_6 => Net_872_6 ,
            count_5 => Net_872_5 ,
            count_4 => Net_872_4 ,
            count_3 => Net_872_3 ,
            count_2 => Net_872_2 ,
            count_1 => Net_872_1 ,
            count_0 => Net_872_0 ,
            tc => Net_867 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_Channel1:IRQ\
        PORT MAP (
            interrupt => Net_2019 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_4\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :  171 :  192 : 10.94 %
  Unique P-terms              :   28 :  356 :  384 :  7.29 %
  Total P-terms               :   29 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.357ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.463ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Cap1_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Cap1_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Cap1_3(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Cap1_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Channel1_R(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Channel_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_R1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Channel1_1:ABuf\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
SAR[0]@[FFB(SAR,0)] : \ADC_Channel1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_Channel1:vRef_Vdda_1\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Channel1:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \PGA_Channel1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 88% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Cap1_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Cap1_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Cap1_3(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Cap1_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Channel1_R(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Channel_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_R1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_Channel1_1:ABuf\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
SAR[0]@[FFB(SAR,0)] : \ADC_Channel1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_Channel1:vRef_Vdda_1\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_Channel1:ABuf\ (OPAMP-GPIO)
SC[0]@[FFB(SC,0)] : \PGA_Channel1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 3s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2192 {
    opamp_1_vplus
    agr5_x_opamp_1_vplus
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_2181 {
    p2_3
  }
  Net: Net_2177 {
    p2_4
  }
  Net: Net_2180 {
    p2_5
  }
  Net: Net_2179 {
    p2_6
  }
  Net: Net_1688 {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_sar_0_vplus
    sar_0_vplus
    agl7_x_p0_7
    p0_7
  }
  Net: Net_1819 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: \ADC_Channel1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_Channel1:Net_209\ {
  }
  Net: \ADC_Channel1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_2145 {
    sc_0_vin
    agl6_x_sc_0_vin
    agl6
    agl6_x_agr6
    agr6
    agr6_x_opamp_1_vminus
    opamp_1_vminus
    agr6_x_p3_6
    p3_6
  }
  Net: Net_1685 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    agr7_x_comp_3_vminus
    agr7
    agr7_x_opamp_3_vplus
    opamp_3_vplus
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
  }
  Net: AmuxNet::AMuxHw_1 {
    p0_1
    amuxbusl_x_p0_1
    amuxbusl
    amuxbusl_x_p2_6
    amuxbusl_x_p2_3
    amuxbusl_x_p2_5
    amuxbusl_x_p2_4
    p2_6
    p2_3
    p2_5
    p2_4
  }
}
Map of item to net {
  opamp_1_vplus                                    -> Net_2192
  agr5_x_opamp_1_vplus                             -> Net_2192
  agr5                                             -> Net_2192
  agl5_x_agr5                                      -> Net_2192
  agl5                                             -> Net_2192
  agl5_x_p0_1                                      -> Net_2192
  p0_1                                             -> Net_2192
  sc_0_vout                                        -> Net_1688
  agl7_x_sc_0_vout                                 -> Net_1688
  agl7                                             -> Net_1688
  agl7_x_sar_0_vplus                               -> Net_1688
  sar_0_vplus                                      -> Net_1688
  agl7_x_p0_7                                      -> Net_1688
  p0_7                                             -> Net_1688
  p3_7                                             -> Net_1819
  opamp_3_vminus_x_p3_7                            -> Net_1819
  opamp_3_vminus                                   -> Net_1819
  sar_0_vrefhi                                     -> \ADC_Channel1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_Channel1:Net_126\
  sar_0_vminus                                     -> \ADC_Channel1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_Channel1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_Channel1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_Channel1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_Channel1:Net_235\
  sar_0_vref                                       -> \ADC_Channel1:Net_235\
  sc_0_vin                                         -> Net_2145
  agl6_x_sc_0_vin                                  -> Net_2145
  agl6                                             -> Net_2145
  agl6_x_agr6                                      -> Net_2145
  agr6                                             -> Net_2145
  agr6_x_opamp_1_vminus                            -> Net_2145
  opamp_1_vminus                                   -> Net_2145
  agr6_x_p3_6                                      -> Net_2145
  p3_6                                             -> Net_2145
  common_Vdda/2                                    -> Net_1685
  common_Vdda/2_x_comp_vref_vdda                   -> Net_1685
  comp_vref_vdda                                   -> Net_1685
  comp_vref_vdda_x_comp_vref_vdda_0256             -> Net_1685
  comp_vref_vdda_0256                              -> Net_1685
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_1685
  comp_3_vminus                                    -> Net_1685
  agr7_x_comp_3_vminus                             -> Net_1685
  agr7                                             -> Net_1685
  agr7_x_opamp_3_vplus                             -> Net_1685
  opamp_3_vplus                                    -> Net_1685
  abusl0_x_comp_vref_vdda                          -> Net_1685
  abusl0                                           -> Net_1685
  abusl0_x_sc_0_vref                               -> Net_1685
  sc_0_vref                                        -> Net_1685
  p2_3                                             -> Net_2181
  p2_4                                             -> Net_2177
  p2_5                                             -> Net_2180
  p2_6                                             -> Net_2179
  amuxbusl_x_p0_1                                  -> AmuxNet::AMuxHw_1
  amuxbusl                                         -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_6                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_3                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_5                                  -> AmuxNet::AMuxHw_1
  amuxbusl_x_p2_4                                  -> AmuxNet::AMuxHw_1
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_2192
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2181
      Outer: amuxbusl_x_p2_3
      Inner: __open__
      Path {
        p2_3
        amuxbusl_x_p2_3
        amuxbusl
        amuxbusl_x_p0_1
        p0_1
      }
    }
    Arm: 1 {
      Net:   Net_2177
      Outer: amuxbusl_x_p2_4
      Inner: __open__
      Path {
        p2_4
        amuxbusl_x_p2_4
        amuxbusl
        amuxbusl_x_p0_1
        p0_1
      }
    }
    Arm: 2 {
      Net:   Net_2180
      Outer: amuxbusl_x_p2_5
      Inner: __open__
      Path {
        p2_5
        amuxbusl_x_p2_5
        amuxbusl
        amuxbusl_x_p0_1
        p0_1
      }
    }
    Arm: 3 {
      Net:   Net_2179
      Outer: amuxbusl_x_p2_6
      Inner: __open__
      Path {
        p2_6
        amuxbusl_x_p2_6
        amuxbusl
        amuxbusl_x_p0_1
        p0_1
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.29
                   Pterms :            2.00
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       2.62 :       1.62
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !EN_1 * !AMuxHw_1_Decoder_old_id_0 * 
              !EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * EN_1 * !AMuxHw_1_Decoder_old_id_0 * 
              !EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_6:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_6:bSR:status_6\ ,
        status_5 => \ShiftReg_6:bSR:status_5\ ,
        status_4 => \ShiftReg_6:bSR:status_4\ ,
        status_3 => \ShiftReg_6:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=EN_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_2 * !EN_0
        );
        Output = EN_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1973, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !cydff_1 * !EN_1 * !EN_0 * !Net_1981_1 * !Net_1981_0
            + !cydff_1 * !EN_1 * EN_0 * !Net_1981_1 * Net_1981_0
            + !cydff_1 * EN_1 * !EN_0 * Net_1981_1 * !Net_1981_0
            + !cydff_1 * EN_1 * EN_0 * Net_1981_1 * Net_1981_0
        );
        Output = Net_1973 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=EN_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (cydff_1)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_2 * !EN_1 * EN_0
            + !cydff_2 * EN_1 * !EN_0
        );
        Output = EN_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

statuscell: Name =\SWReg_Channel1:sts:sts_reg\
    PORT MAP (
        status_1 => EN_1 ,
        status_0 => EN_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Sel_Gen_Channel1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Sel_Gen_Channel1:control_7\ ,
        control_6 => \Sel_Gen_Channel1:control_6\ ,
        control_5 => \Sel_Gen_Channel1:control_5\ ,
        control_4 => \Sel_Gen_Channel1:control_4\ ,
        control_3 => \Sel_Gen_Channel1:control_3\ ,
        control_2 => \Sel_Gen_Channel1:control_2\ ,
        control_1 => Net_1981_1 ,
        control_0 => Net_1981_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_7:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_7:bSR:status_6\ ,
        status_5 => \ShiftReg_7:bSR:status_5\ ,
        status_4 => \ShiftReg_7:bSR:status_4\ ,
        status_3 => \ShiftReg_7:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_7:bSR:control_7\ ,
        control_6 => \ShiftReg_7:bSR:control_6\ ,
        control_5 => \ShiftReg_7:bSR:control_5\ ,
        control_4 => \ShiftReg_7:bSR:control_4\ ,
        control_3 => \ShiftReg_7:bSR:control_3\ ,
        control_2 => \ShiftReg_7:bSR:control_2\ ,
        control_1 => \ShiftReg_7:bSR:control_1\ ,
        control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        so_comb => Net_698 ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_8:bSR:control_7\ ,
        control_6 => \ShiftReg_8:bSR:control_6\ ,
        control_5 => \ShiftReg_8:bSR:control_5\ ,
        control_4 => \ShiftReg_8:bSR:control_4\ ,
        control_3 => \ShiftReg_8:bSR:control_3\ ,
        control_2 => \ShiftReg_8:bSR:control_2\ ,
        control_1 => \ShiftReg_8:bSR:control_1\ ,
        control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * EN_1 * AMuxHw_1_Decoder_old_id_0 * 
              EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !EN_1 * AMuxHw_1_Decoder_old_id_0 * 
              EN_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2059) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              EN_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_917, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        so_comb => Net_660 ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_6:bSR:control_7\ ,
        control_6 => \ShiftReg_6:bSR:control_6\ ,
        control_5 => \ShiftReg_6:bSR:control_5\ ,
        control_4 => \ShiftReg_6:bSR:control_4\ ,
        control_3 => \ShiftReg_6:bSR:control_3\ ,
        control_2 => \ShiftReg_6:bSR:control_2\ ,
        control_1 => \ShiftReg_6:bSR:control_1\ ,
        control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_703, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_853, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_914 ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=8, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_849, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              !Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

count7cell: Name =\Count7_1:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        count_6 => Net_872_6 ,
        count_5 => Net_872_5 ,
        count_4 => Net_872_4 ,
        count_3 => Net_872_3 ,
        count_2 => Net_872_2 ,
        count_1 => Net_872_1 ,
        count_0 => Net_872_0 ,
        tc => Net_867 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_8:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_8:bSR:status_6\ ,
        status_5 => \ShiftReg_8:bSR:status_5\ ,
        status_4 => \ShiftReg_8:bSR:status_4\ ,
        status_3 => \ShiftReg_8:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        so_comb => Net_679 ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

UDB [UDB=(2,3)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        so_comb => Net_667 ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_5:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_5:bSR:status_6\ ,
        status_5 => \ShiftReg_5:bSR:status_5\ ,
        status_4 => \ShiftReg_5:bSR:status_4\ ,
        status_3 => \ShiftReg_5:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_5:bSR:control_7\ ,
        control_6 => \ShiftReg_5:bSR:control_6\ ,
        control_5 => \ShiftReg_5:bSR:control_5\ ,
        control_4 => \ShiftReg_5:bSR:control_4\ ,
        control_3 => \ShiftReg_5:bSR:control_3\ ,
        control_2 => \ShiftReg_5:bSR:control_2\ ,
        control_1 => \ShiftReg_5:bSR:control_1\ ,
        control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_Channel1:IRQ\
        PORT MAP (
            interrupt => Net_2019 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_4\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => cydff_2 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Channel_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Channel_1(0)__PA ,
        analog_term => Net_2192 ,
        pad => Channel_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_1688 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = Channel1_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Channel1_R(0)__PA ,
        pad => Channel1_R(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Cap1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_1(0)__PA ,
        analog_term => Net_2181 ,
        pad => Cap1_1(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Cap1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_2(0)__PA ,
        analog_term => Net_2177 ,
        pad => Cap1_2(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Cap1_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_3(0)__PA ,
        analog_term => Net_2180 ,
        pad => Cap1_3(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Cap1_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cap1_4(0)__PA ,
        analog_term => Net_2179 ,
        pad => Cap1_4(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_2145 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Vout_R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_R1(0)__PA ,
        analog_term => Net_1819 ,
        pad => Vout_R1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2059 ,
            dclk_0 => Net_2059_local ,
            aclk_glb_0 => \ADC_Channel1:Net_385\ ,
            aclk_0 => \ADC_Channel1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_Channel1:Net_381\ ,
            clk_a_dig_0 => \ADC_Channel1:Net_381_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA_Channel1:SC\
        PORT MAP (
            vref => Net_1685 ,
            vin => Net_2145 ,
            modout => \PGA_Channel1:Net_30\ ,
            vout => Net_1688 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_479 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_Channel1:ABuf\
        PORT MAP (
            vplus => Net_2192 ,
            vminus => Net_2145 ,
            vout => Net_2145 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_Channel1_1:ABuf\
        PORT MAP (
            vplus => Net_1685 ,
            vminus => Net_1819 ,
            vout => Net_1819 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_1685 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_Channel1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_Channel1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_Channel1:ADC_SAR\
        PORT MAP (
            vplus => Net_1688 ,
            vminus => \ADC_Channel1:Net_126\ ,
            ext_pin => \ADC_Channel1:Net_209\ ,
            vrefhi_out => \ADC_Channel1:Net_126\ ,
            vref => \ADC_Channel1:Net_235\ ,
            clock => \ADC_Channel1:Net_385\ ,
            pump_clock => \ADC_Channel1:Net_385\ ,
            sof_udb => Net_1973 ,
            irq => \ADC_Channel1:Net_252\ ,
            next => Net_2022 ,
            data_out_udb_11 => \ADC_Channel1:Net_207_11\ ,
            data_out_udb_10 => \ADC_Channel1:Net_207_10\ ,
            data_out_udb_9 => \ADC_Channel1:Net_207_9\ ,
            data_out_udb_8 => \ADC_Channel1:Net_207_8\ ,
            data_out_udb_7 => \ADC_Channel1:Net_207_7\ ,
            data_out_udb_6 => \ADC_Channel1:Net_207_6\ ,
            data_out_udb_5 => \ADC_Channel1:Net_207_5\ ,
            data_out_udb_4 => \ADC_Channel1:Net_207_4\ ,
            data_out_udb_3 => \ADC_Channel1:Net_207_3\ ,
            data_out_udb_2 => \ADC_Channel1:Net_207_2\ ,
            data_out_udb_1 => \ADC_Channel1:Net_207_1\ ,
            data_out_udb_0 => \ADC_Channel1:Net_207_0\ ,
            eof_udb => Net_2019 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_3 => Net_2179 ,
            muxin_2 => Net_2180 ,
            muxin_1 => Net_2177 ,
            muxin_0 => Net_2181 ,
            vout => Net_2192 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(cydff_2)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      Channel_1(0) | Analog(Net_2192)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          Pin_1(0) | Analog(Net_1688)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   1 |   7 |     * |      NONE |      HI_Z_ANALOG |     Channel1_R(0) | 
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   2 |   2 |     * |      NONE |     HI_Z_DIGITAL |          Pin_3(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Cap1_1(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_2181)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Cap1_2(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_2177)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Cap1_3(0) | In(AMuxHw_1_Decoder_one_hot_2), Analog(Net_2180)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Cap1_4(0) | In(AMuxHw_1_Decoder_one_hot_3), Analog(Net_2179)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
   3 |   6 |       |      NONE |      HI_Z_ANALOG |  Dedicated_Output | Analog(Net_2145)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Vout_R1(0) | Analog(Net_1819)
-----+-----+-------+-----------+------------------+-------------------+-------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.133ms
Digital Placement phase: Elapsed time ==> 2s.153ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "cydff_1/q" to "Clock_1". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK(routed) ) to clock ( cydff_1/q ). (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.528ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.207ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.208ms
API generation phase: Elapsed time ==> 2s.656ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.002ms
