USING MINICONDA core-v-mini-mcu
/home/mattia.mirigaldi/miniconda3/envs/core-v-mini-mcu/bin/fusesoc --cores-root . run --no-export --target=pynq-z2  --setup --build openhwgroup.org:systems:core-v-mini-mcu 2>&1 | tee buildvivado.log
WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
WARNING: Unknown item formal in section Target
INFO: Preparing lowrisc:constants:top_pkg:0
INFO: Preparing lowrisc:ibex:ibex_pkg:0.1
INFO: Preparing lowrisc:ip:spi_device_pkg:0.1
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:subreg:0
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing openhwgroup.org:ip:cv32e40p:0
INFO: Preparing openhwgroup.org:ip:cv32e40x:0
INFO: Preparing pulp-platform.org::cluster_interconnect:0
INFO: Preparing pulp-platform.org::common_cells:1.29.0
INFO: Preparing pulp-platform.org::register_interface:0
INFO: Preparing pulp-platform.org::riscv_dbg_pkg:0
INFO: Preparing pulp-platform.org::tech_cells_generic:0
INFO: Preparing x-heep::packages:0
INFO: Preparing x-heep:ip:power_manager_pkg:0
INFO: Preparing yosyshq:picorv32_spimemio:0-r1:0
INFO: Preparing lowrisc:ip:rv_plic_component:0.1
INFO: Preparing lowrisc:prim:arbiter:0
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:diff_decode:0
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:tlul:headers:0.1
INFO: Preparing openhwgroup.org:ip:cve2:0
INFO: Preparing pulp-platform.org::riscv_dbg:0
INFO: Preparing pulp-platform.org:ip:gpio:0
INFO: Preparing x-heep:ip:boot_rom:0
INFO: Preparing x-heep:ip:dma:0
INFO: Preparing x-heep:ip:i2s:0
INFO: Preparing x-heep:ip:pad_control:0
INFO: Preparing x-heep:ip:pdm2pcm:0
INFO: Preparing x-heep:obi_spimemio:0.1.0:0
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:flop_en:0
INFO: Preparing lowrisc:prim:xor2:0
INFO: Preparing lowrisc:prim:alert:0
INFO: Preparing lowrisc:prim:flop_2sync:0
INFO: Preparing lowrisc:prim:fifo:0
INFO: Preparing lowrisc:prim:all:0.1
INFO: Preparing lowrisc:tlul:common:0.1
INFO: Preparing lowrisc:ip:spi_host:1.0
INFO: Preparing lowrisc:tlul:socket_1n:0.1
INFO: Preparing lowrisc:tlul:trans_intg:0.1
INFO: Preparing openhwgroup.org:ip:soc_ctrl:0
INFO: Preparing x-heep:ip:fast_intr_ctrl:0
INFO: Preparing x-heep:ip:power_manager:0
INFO: Preparing lowrisc:tlul:adapter_reg:0.1
INFO: Preparing lowrisc:ip:tlul:0.1
INFO: Preparing lowrisc:ip:i2c:0.1
INFO: Preparing lowrisc:ip:rv_plic_example:0.1
INFO: Preparing lowrisc:ip:rv_timer:0.1
INFO: Preparing lowrisc:ip:uart:0.1
INFO: Preparing openhwgroup.org:systems:core-v-mini-mcu:0
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_buf.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:flop_en-impl:0
Implementations for primitive flop_en: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_en.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.sv
Creating core file for primitive flop_en.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop_en-impl_0/prim_flop_en.core
INFO: Generating lowrisc:prim:xor2-impl:0
Implementations for primitive xor2: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_xor2.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_xor2-impl_0/prim_xor2.sv
Creating core file for primitive xor2.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_xor2-impl_0/prim_xor2.core
INFO: Generating lowrisc:prim:flop_2sync-impl:0
Implementations for primitive flop_2sync: generic
Inspecting generic module /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/vendor/lowrisc_opentitan/hw/ip/prim_generic/rtl/prim_generic_flop_2sync.sv
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.sv
Creating core file for primitive flop_2sync.
Core file written to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/generated/lowrisc_prim_flop_2sync-impl_0/prim_flop_2sync.core
INFO: Wrote dependency graph to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/core-deps.mk
INFO: Setting up project
INFO: Building
make[1]: Entering directory '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado'
vivado -notrace -mode batch -source openhwgroup.org_systems_core-v-mini-mcu_0.tcl

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source openhwgroup.org_systems_core-v-mini-mcu_0.tcl -notrace
Wrote  : </home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.srcs/sources_1/bd/xilinx_clk_wizard/xilinx_clk_wizard.bd> 
Wrote  : </home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.srcs/sources_1/bd/xilinx_clk_wizard/xilinx_clk_wizard.bd> 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.srcs/sources_1/bd/xilinx_clk_wizard/xilinx_clk_wizard.bd> 
Verilog Output written to : /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/bd/xilinx_clk_wizard/synth/xilinx_clk_wizard.v
Verilog Output written to : /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/bd/xilinx_clk_wizard/sim/xilinx_clk_wizard.v
Verilog Output written to : /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/bd/xilinx_clk_wizard/hdl/xilinx_clk_wizard_wrapper.v
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Primitive' from '8kx2' to '2kx9' has been ignored for IP 'xilinx_mem_gen_0'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_mem_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xilinx_mem_gen_0
[Wed Jun 21 14:01:21 2023] Launched xilinx_mem_gen_0_synth_1...
Run output will be captured here: /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/runme.log
[Wed Jun 21 14:01:21 2023] Waiting for xilinx_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log xilinx_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_mem_gen_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xilinx_mem_gen_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xilinx_mem_gen_0
Command: synth_design -top xilinx_mem_gen_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 622390
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/eda/xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.340 ; gain = 367.750 ; free physical = 29311 ; free virtual = 29859
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3885.188; parent = 2281.312; children = 1603.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_mem_gen_0' [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/synth/xilinx_mem_gen_0.vhd:70]
WARNING: [Synth 8-3819] Generic 'COREV_PULP' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'FPU' not present in instantiated entity will be ignored
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xilinx_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/synth/xilinx_mem_gen_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'xilinx_mem_gen_0' (0#1) [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/synth/xilinx_mem_gen_0.vhd:70]
WARNING: [Synth 8-3301] Unused top level parameter/generic COREV_PULP
WARNING: [Synth 8-3301] Unused top level parameter/generic FPU
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2537.785 ; gain = 627.195 ; free physical = 29377 ; free virtual = 29925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4141.664; parent = 2537.789; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2537.785 ; gain = 627.195 ; free physical = 29376 ; free virtual = 29924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4141.664; parent = 2537.789; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2537.785 ; gain = 627.195 ; free physical = 29376 ; free virtual = 29924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4141.664; parent = 2537.789; children = 1603.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.754 ; gain = 0.000 ; free physical = 29368 ; free virtual = 29917
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/xilinx_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.gen/sources_1/ip/xilinx_mem_gen_0/xilinx_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.418 ; gain = 0.000 ; free physical = 29296 ; free virtual = 29844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2612.418 ; gain = 0.000 ; free physical = 29295 ; free virtual = 29843
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/eda/xilinx/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29365 ; free virtual = 29914
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.281; parent = 2580.406; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29365 ; free virtual = 29914
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.281; parent = 2580.406; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29365 ; free virtual = 29913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.281; parent = 2580.406; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29359 ; free virtual = 29908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4184.281; parent = 2580.406; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29350 ; free virtual = 29898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.439; parent = 1136.496; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.289; parent = 2588.414; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29234 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.529; parent = 1221.735; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.289; parent = 2588.414; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29234 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1400.799; parent = 1222.005; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.289; parent = 2588.414; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.291; parent = 1222.497; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.467; parent = 1222.673; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.482; parent = 1222.688; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.529; parent = 1222.735; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.541; parent = 1222.747; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.541; parent = 1222.747; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.557; parent = 1222.763; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    33|
|3     |RAMB36E1 |     8|
|4     |FDRE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29233 ; free virtual = 29781
Synthesis current peak Physical Memory [PSS] (MB): peak = 1401.604; parent = 1222.810; children = 178.943
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4200.297; parent = 2596.422; children = 1603.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2612.418 ; gain = 627.195 ; free physical = 29286 ; free virtual = 29834
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.418 ; gain = 701.828 ; free physical = 29287 ; free virtual = 29836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.418 ; gain = 0.000 ; free physical = 29282 ; free virtual = 29830
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.430 ; gain = 0.000 ; free physical = 29328 ; free virtual = 29877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dbc1c49
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2620.430 ; gain = 1122.984 ; free physical = 29539 ; free virtual = 30088
INFO: [Common 17-1381] The checkpoint '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/xilinx_mem_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xilinx_mem_gen_0, cache-ID = 9c64195dadb0b007
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado/openhwgroup.org_systems_core-v-mini-mcu_0.runs/xilinx_mem_gen_0_synth_1/xilinx_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_mem_gen_0_utilization_synth.rpt -pb xilinx_mem_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 14:01:54 2023...
[Wed Jun 21 14:02:04 2023] xilinx_mem_gen_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2049.891 ; gain = 0.000 ; free physical = 30483 ; free virtual = 31031
WARNING: [filemgmt 56-12] File '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/fpga/xilinx_core_v_mini_mcu_wrapper.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/hw/fpga/sram_wrapper.sv' cannot be added to the project because it already exists in the project, skipping this file
ERROR: [BD 5-874] A design with the name 'xilinx_clk_wizard' already exists.
ERROR: [Common 17-39] 'create_bd_design' failed due to earlier errors.

    while executing
"create_bd_design $design_name"
    (file "../../../hw/fpga/scripts/xilinx_generate_clk_wizard.tcl" line 15)

    while executing
"source {../../../hw/fpga/scripts/xilinx_generate_clk_wizard.tcl}"
    (file "openhwgroup.org_systems_core-v-mini-mcu_0.tcl" line 424)
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 14:02:04 2023...
make[1]: *** [Makefile:8: openhwgroup.org_systems_core-v-mini-mcu_0.xpr] Error 1
make[1]: Leaving directory '/home/mattia.mirigaldi/projects/pqc_x_heep/hw/vendor/esl_epfl_x_heep/build/openhwgroup.org_systems_core-v-mini-mcu_0/pynq-z2-vivado'
ERROR: Failed to build openhwgroup.org:systems:core-v-mini-mcu:0 : '['make']' exited with an error: 2

