plane	,	V_3
parent	,	V_242
DC_COM_HSPI_CS_DC	,	V_299
tegra_dc_destroy	,	F_80
of_match_node	,	F_159
supports_block_linear	,	V_94
tiling	,	V_96
"failed to unregister host1x client: %d\n"	,	L_27
stride	,	V_88
WIN_B_UF_INT	,	V_257
DC_DISP_H_PULSE0_POSITION_A	,	V_310
DC_DISP_CURSOR_START_ADDR_NS	,	V_357
tegra_dc_enable_vblank	,	F_72
DC_DISP_ACTIVE	,	V_240
dev	,	V_197
time_before	,	F_89
DC_DISP_DISP_MISC_CONTROL	,	V_370
DC_WIN_BUFFER_ADDR_MODE_LINEAR	,	V_106
has_powergate	,	V_427
DC_COM_CRC_CHECKSUM	,	V_289
dfixed_div	,	F_18
ARRAY_SIZE	,	F_60
dfixed_frac	,	F_21
debugfs_files	,	V_394
planar	,	V_39
DC_DISP_DISP_SIGNAL_OPTIONS1	,	V_306
CURSOR_ALPHA	,	V_184
DC_DISP_DISP_SIGNAL_OPTIONS0	,	V_305
tegra_dc_state_setup_clock	,	F_102
drm_plane_state	,	V_9
host1x_client_register	,	F_171
DC_DISP_LCD_SPI_OPTIONS	,	V_349
"dc"	,	L_19
DC_DISP_CURSOR_FOREGROUND	,	V_355
PM0_ENABLE	,	V_221
domain	,	V_401
reset_control_deassert	,	F_166
WIN_COLOR_DEPTH_YUV422R	,	V_44
of_node	,	V_417
DC_WIN_BUFFER_ADDR_MODE_TILE_UV	,	V_107
drm_plane	,	V_2
WIN_COLOR_DEPTH_YUV422P	,	V_42
DRM_FORMAT_UYVY	,	V_30
"failed to power partition: %d\n"	,	L_21
tegra_fb_get_plane	,	F_56
hdisplay	,	V_238
bottom_up	,	V_90
tegra_dc_rgb_exit	,	F_153
usleep_range	,	F_90
DC_DISP_CURSOR_POSITION	,	V_185
DC_WIN_BUFFER_CONTROL	,	V_378
bo	,	V_154
of_property_read_u32	,	F_155
DC_DISP_DI_CONTROL	,	V_338
WIN_COLOR_DEPTH_R8G8B8A8	,	V_25
DC_DISP_V_PULSE3_CONTROL	,	V_334
DC_DISP_COLOR_KEY1_UPPER	,	V_354
drm_crtc	,	V_198
tegra_dc_rgb_init	,	F_142
DC_CMD_STATE_CONTROL	,	V_19
DC_WIN_WIN_OPTIONS	,	V_122
SYNCPT_VBLANK1	,	V_409
COLOR_EXPAND	,	V_120
SYNCPT_VBLANK0	,	V_410
DC_DISP_V_PULSE0_CONTROL	,	V_324
fourcc	,	V_20
h	,	V_75
compute_initial_dda	,	F_20
i	,	V_144
irq	,	V_251
tegra_dc_state	,	V_5
h_offset	,	V_59
WIN_COLOR_DEPTH_B5G6R5	,	V_29
DC_WIN_BLEND_2WIN_Y	,	V_126
p	,	V_128
DC_WIN_BLEND_2WIN_X	,	V_125
tegra_plane_reset	,	F_36
s	,	V_261
vsync_end	,	V_229
v	,	V_49
jiffies	,	V_212
w	,	V_76
DC_COM_GPIO_CTRL	,	V_302
supports_cursor	,	V_403
x	,	V_73
WIN_COLOR_DEPTH_YUV420P	,	V_41
y	,	V_72
CURSOR_THRESHOLD	,	F_146
tegra_crtc_mode_fixup	,	F_94
tegra_plane	,	V_1
tegra_plane_atomic_disable	,	F_57
platform_device	,	V_418
dc	,	V_11
DRM_DEBUG_KMS	,	F_99
drm_crtc_cleanup	,	F_81
dc_client_ops	,	V_434
dev_dbg	,	F_91
DC_COM_SPI_START_BYTE	,	V_296
DC_DISP_SPI_INIT_SEQ_DATA_A	,	V_360
DC_DISP_SPI_INIT_SEQ_DATA_B	,	V_361
DC_DISP_SPI_INIT_SEQ_DATA_C	,	V_362
to_tegra_dc	,	F_50
DC_DISP_SPI_INIT_SEQ_DATA_D	,	V_363
tegra_dc_exit	,	F_151
tegra_dc_debugfs_init	,	F_128
DC_DISP_H_PULSE2_POSITION_D	,	V_323
to_dc_state	,	F_3
WIN_C_OF_INT	,	V_413
dda_inc	,	V_53
DC_CMD_DISPLAY_COMMAND	,	V_209
drm_crtc_vblank_put	,	F_78
reset_control_assert	,	F_177
tegra_dc_init	,	F_135
CURSOR_ENABLE	,	V_177
tegra_drm	,	V_397
tegra_dc_debugfs_exit	,	F_133
planes	,	V_136
list	,	V_425
"failed to initialize RGB output: %d\n"	,	L_11
spin_unlock_irqrestore	,	F_9
DRM_ERROR	,	F_52
DC_WIN_HP_FETCH_CONTROL	,	V_380
tegra_plane_state_add	,	F_45
platform_get_resource	,	F_167
fb	,	V_129
DC_COM_PIN_PM1_CONTROL	,	V_293
DC_WINBUF_ADDR_V_OFFSET	,	V_92
DISP_CTRL_MODE_C_DISPLAY	,	V_250
cursor	,	V_399
private	,	V_264
formats	,	V_163
drm_crtc_vblank_get	,	F_113
DC_DISP_SYNC_WIDTH	,	V_233
tegra_crtc_funcs	,	V_404
tegra_powergate_power_off	,	F_178
DC_CMD_WIN_C_INCR_SYNCPT	,	V_275
DC_DISP_DISP_COLOR_CONTROL	,	V_345
rgb	,	V_214
DC_DISP_PP_SELECT_A	,	V_340
DC_CMD_WIN_A_INCR_SYNCPT	,	V_269
DC_DISP_PP_SELECT_B	,	V_341
debugfs_remove	,	F_132
timeout	,	V_211
DC_DISP_PP_SELECT_C	,	V_342
DC_DISP_PP_SELECT_D	,	V_343
DC_WINBUF_SURFACE_KIND_BLOCK	,	V_103
DC_WINBUF_START_ADDR	,	V_85
WIN_A_ACT_REQ	,	V_137
tegra_primary_plane_helper_funcs	,	V_168
DC_CMD_GENERAL_INCR_SYNCPT_ERROR	,	V_268
debugfs_create_dir	,	F_130
DC_WINBUF_CD_UFLOW_STATUS	,	V_389
DC_DISP_BORDER_COLOR	,	V_350
tegra_cursor_plane_formats	,	V_186
DC_COM_PIN_PM0_DUTY_CYCLE	,	V_292
DC_DISP_PP_CONTROL	,	V_339
client	,	V_396
tegra_dc_commit	,	F_10
tegra_primary_plane_funcs	,	V_166
yuv	,	V_65
tegra_fb_get_tiling	,	F_51
DC_DISP_COLOR_KEY0_LOWER	,	V_351
drm_format_num_planes	,	F_53
WIN_COLOR_DEPTH_YUV422	,	V_40
v_size	,	V_62
DC_DISP_H_PULSE2_CONTROL	,	V_319
DC_DISP_H_PULSE2_POSITION_A	,	V_320
spin_unlock	,	F_76
tegra_dc_wait_idle	,	F_87
DC_DISP_H_PULSE2_POSITION_C	,	V_322
crtc_h	,	V_152
DC_DISP_H_PULSE2_POSITION_B	,	V_321
DC_DISP_V_PULSE2_POSITION_A	,	V_333
DC_WIN_BUF_STRIDE	,	V_84
DC_WIN_COLOR_DEPTH	,	V_69
DC_DISP_H_PULSE0_POSITION_D	,	V_313
"failed to attach to domain: %d\n"	,	L_10
DC_DISP_H_PULSE0_POSITION_B	,	V_311
dev_private	,	V_398
tegra_dc_parse_dt	,	F_154
DC_DISP_H_PULSE0_POSITION_C	,	V_312
crtc_y	,	V_150
DC_WINBUF_BD_UFLOW_STATUS	,	V_388
host1x_client_to_dc	,	F_137
crtc_w	,	V_151
crtc_x	,	V_149
DC_DISP_DISP_CLOCK_CONTROL	,	V_245
ENOMEM	,	V_164
dev_get_drvdata	,	F_136
PIXEL_CLK_DIVIDER_PCD1	,	V_244
WIN_A_UF_INT	,	V_256
DC_WIN_BLEND_NOKEY	,	V_123
bits_per_pixel	,	V_66
WIN_C_UF_INT	,	V_258
WINDOW_A_THRESHOLD	,	F_147
tegra_bo	,	V_153
"dc.%d"	,	L_9
event_lock	,	V_199
lock	,	V_15
"failed to enable clock: %d\n"	,	L_22
"failed to register host1x client: %d\n"	,	L_26
DC_DISP_V_PULSE2_CONTROL	,	V_332
id	,	V_421
tegra_dc_probe	,	F_157
clk	,	V_241
in	,	V_47
h_ref_to_sync	,	V_225
DC_DISP_SD_LUT	,	F_125
mode_config	,	V_160
tegra_dc_setup_clock	,	F_96
index	,	V_56
DC_DISP_REF_TO_SYNC	,	V_228
tegra_crtc_prepare	,	F_106
tegra_plane_state	,	V_8
tegra_dc	,	V_10
IRQ_HANDLED	,	V_259
DC_DISP_SD_BL_TF	,	F_127
DC_COM_CRC_CHECKSUM_LATCHED	,	V_304
drm_universal_plane_init	,	F_61
"failed to get reset\n"	,	L_20
WINDOW_C_THRESHOLD	,	F_149
powergate	,	V_428
planes_changed	,	V_208
DC_DISP_INIT_SEQ_CONTROL	,	V_359
status	,	V_253
dfixed_init	,	F_14
tegra_plane_destroy	,	F_32
DRM_PLANE_TYPE_PRIMARY	,	V_167
tegra_crtc_helper_funcs	,	V_405
"failed to probe RGB output: %d\n"	,	L_25
SHIFT_CLK_DIVIDER	,	F_101
tegra_crtc_atomic_flush	,	F_114
DC_WINBUF_ADDR_V_OFFSET_NS	,	V_385
file	,	V_203
WIN_COLOR_DEPTH_YCbCr422	,	V_31
drm_atomic_get_crtc_state	,	F_46
DC_CMD_GENERAL_INCR_SYNCPT_CNTRL	,	V_267
tegra_crtc_reset	,	F_82
DC_WIN_SIZE	,	V_77
DC_WINBUF_START_ADDR_V	,	V_87
err	,	V_140
max	,	V_54
DC_WINBUF_START_ADDR_U	,	V_86
DC_WINBUF_ADDR_H_OFFSET_NS	,	V_384
for_each_matching_node	,	F_156
DC_DISP_BACK_PORCH	,	V_236
tegra_plane_atomic_destroy_state	,	F_42
DC_DISP_H_PULSE0_CONTROL	,	V_309
tegra_overlay_plane_formats	,	V_191
DC_WIN_CSC_KVR	,	V_114
WINDOW_B_THRESHOLD	,	F_148
tegra_plane_atomic_update	,	F_54
DC_CMD_STATE_ACCESS	,	V_17
DC_DISP_CURSOR_START_ADDR	,	V_174
TEGRA_POWERGATE_DISB	,	V_430
DC_WINBUF_UFLOW_STATUS	,	V_386
DC_WIN_CSC_KVG	,	V_116
DC_DISP_INTERLACE_CONTROL	,	V_248
drm_debugfs_create_files	,	F_131
DC_WIN_CSC_KVB	,	V_118
PW4_ENABLE	,	V_220
CSC_ENABLE	,	V_119
DC_COM_PIN_INPUT_ENABLE	,	F_122
BYTE_SWAP_NOSWAP	,	V_23
hsync_end	,	V_231
minor	,	V_391
debugfs	,	V_392
soc	,	V_93
vsync_start	,	V_230
DC_DISP_SD_CONTROL	,	V_371
H_DDA_INC	,	F_30
drm_crtc_send_vblank_event	,	F_77
DC_CMD_DISPLAY_WINDOW_HEADER	,	V_68
DC_WIN_POSITION	,	V_74
possible_crtcs	,	V_159
DC_WIN_CSC_KUR	,	V_113
mode	,	V_97
pdev	,	V_419
u32	,	T_1
DC_CMD_WIN_A_INCR_SYNCPT_ERROR	,	V_271
host1x_client	,	V_395
drm_crtc_index	,	F_111
pitches	,	V_142
DC_WIN_CSC_KUG	,	V_115
pipe	,	V_187
drm_debugfs_remove_files	,	F_134
DC_WIN_CSC_KUB	,	V_117
drm	,	V_158
tegra_crtc_disable	,	F_92
"failed to set clock rate to %lu Hz\n"	,	L_7
swap	,	V_22
DRM_FORMAT_RGB565	,	V_28
H_SIZE	,	F_26
adjusted	,	V_224
tegra_dc_irq	,	F_115
DC_DISP_MCCIF_DISPLAY1B_HYST	,	V_368
FRAME_END_INT	,	V_255
DC_COM_PIN_OUTPUT_SELECT	,	F_124
tegra_dc_stop	,	F_85
DC_WIN_BLEND_3WIN_XY	,	V_127
DC_DISP_SD_BL_CONTROL	,	V_375
spin_lock_irqsave	,	F_6
DC_WIN_CSC_YOF	,	V_111
cleanup	,	V_402
drm_plane_helper_add	,	F_62
CURSOR_MODE_NORMAL	,	V_181
"unsupported UV-plane configuration\n"	,	L_2
DRM_PLANE_TYPE_CURSOR	,	V_189
tegra_cursor_atomic_update	,	F_64
DC_DISP_SERIAL_INTERFACE_OPTIONS	,	V_348
PW3_ENABLE	,	V_219
"debugfs cleanup failed: %d\n"	,	L_14
platform_set_drvdata	,	F_172
devm_kzalloc	,	F_158
DC_DISP_CURSOR_START_ADDR_HI	,	V_175
drm_crtc_vblank_on	,	F_108
DC_COM_SCRATCH_REGISTER_B	,	V_301
np	,	V_416
DC_COM_SCRATCH_REGISTER_A	,	V_300
platform_get_drvdata	,	F_174
dst	,	V_71
tegra_cursor_atomic_disable	,	F_67
ENXIO	,	V_432
drm_crtc_state	,	V_6
DC_CMD_WIN_B_INCR_SYNCPT	,	V_272
tegra_dc_format_is_yuv	,	F_12
WIN_ENABLE	,	V_110
WARN_ON_ONCE	,	F_15
devm_reset_control_get	,	F_163
drm_framebuffer	,	V_132
DC_COM_GPIO_DEBOUNCE_COUNTER	,	V_303
tegra_dc_cancel_page_flip	,	F_79
DC_DISP_MCCIF_DISPLAY0B_HYST	,	V_366
DC_DISP_V_PULSE1_CONTROL	,	V_328
dev_name	,	F_145
bpp	,	V_50
src	,	V_78
DC_DISP_DATA_ENABLE_OPTIONS	,	V_347
tegra_dc_idle	,	F_86
CURSOR_SIZE_256x256	,	V_173
CURSOR_SIZE_128x128	,	V_172
container_of	,	F_2
DC_COM_CRC_CONTROL	,	V_288
DC_DISP_V_PULSE3_POSITION_A	,	V_335
DC_DISP_DISP_MEM_HIGH_PRIORITY	,	V_307
offsets	,	V_156
tegra_dc_cursor_plane_create	,	F_68
"debugfs setup failed: %d\n"	,	L_12
CURSOR_DST_BLEND_NEG_K1_TIMES_SRC	,	V_182
drm_file	,	V_202
tegra_primary_plane_formats	,	V_165
IS_ERR	,	F_47
devm_request_irq	,	F_144
to_tegra_plane_state	,	F_4
drm_info_node	,	V_262
spin_lock_init	,	F_160
H_POSITION	,	F_24
tegra_dc_show_regs	,	F_117
DC_DISP_DC_PIXEL_COUNT	,	V_374
DC_CMD_WIN_B_INCR_SYNCPT_CNTRL	,	V_273
v_offset	,	V_60
mode_changed	,	V_206
DC_CMD_DISPLAY_COMMAND_OPTION0	,	V_279
"failed to remove RGB output: %d\n"	,	L_28
pixel_format	,	V_141
DC_CMD_WIN_A_INCR_SYNCPT_CNTRL	,	V_270
CONFIG_DEBUG_FS	,	V_408
DC_COM_HSPI_WRITE_DATA_AB	,	V_297
state	,	V_7
file_priv	,	V_204
height	,	V_95
"pclk: %lu\n"	,	L_8
"nvidia,head"	,	L_16
DC_WINBUF_SURFACE_KIND_BLOCK_HEIGHT	,	F_31
DC_DISP_H_PULSE1_CONTROL	,	V_314
adjusted_mode	,	V_246
DISP_CTRL_MODE_MASK	,	V_210
clk_set_parent	,	F_97
node	,	V_263
DC_DISP_DISP_MEM_HIGH_PRIORITY_TIMER	,	V_308
DRM_PLANE_TYPE_OVERLAY	,	V_193
v_dda	,	V_64
CURSOR_SIZE_32x32	,	V_170
paddr	,	V_155
DC_CMD_REG_ACT_CONTROL	,	V_287
GFP_KERNEL	,	V_130
DC_DISP_DISP_WIN_OPTIONS	,	V_176
DC_CMD_INT_POLARITY	,	V_283
DC_CMD_SIGNAL_RAISE	,	V_280
tegra_dc_writel	,	F_7
tegra_dc_window	,	V_57
drm_minor	,	V_390
src_h	,	V_148
tegra_plane_atomic_check	,	F_49
DC_WINBUF_START_ADDR_V_NS	,	V_383
DC_WIN_BUFFER_ADDR_MODE_LINEAR_UV	,	V_105
DC_DISP_SD_FLICKER_CONTROL	,	V_373
device_node	,	V_415
tegra_dc_set_timings	,	F_95
DC_DISP_DISP_INTERFACE_CONTROL	,	V_344
rst	,	V_426
src_x	,	V_145
src_w	,	V_147
drm_framebuffer_unreference	,	F_37
tegra	,	V_134
src_y	,	V_146
CURSOR_DST_BLEND_MASK	,	V_179
WIN_COLOR_DEPTH_B8G8R8A8	,	V_27
DC_WINBUF_SURFACE_KIND_PITCH	,	V_99
devm_ioremap_resource	,	F_168
drm_framebuffer_reference	,	F_41
seq_file	,	V_260
V_SIZE	,	F_25
DC_CMD_GENERAL_INCR_SYNCPT	,	V_266
regs	,	V_423
"failed to deassert reset: %d\n"	,	L_23
h_dda	,	V_63
drm_mode_crtc_set_gamma_size	,	F_140
CURSOR_SRC_BLEND_MASK	,	V_180
max_t	,	F_16
"failed to request IRQ#%u: %d\n"	,	L_13
DC_DISP_CURSOR_BACKGROUND	,	V_356
tegra_dc_finish_page_flip	,	F_74
V_DIRECTION	,	V_121
ERR_PTR	,	F_59
DC_DISP_M1_CONTROL	,	V_337
READ_MUX	,	V_16
num_formats	,	V_162
CONFIG_ARCH_DMA_ADDR_T_64BIT	,	F_66
WIN_A_OF_INT	,	V_411
pclk	,	V_243
tegra_dc_primary_plane_create	,	F_58
DC_DISP_SD_CSC_COEFF	,	V_372
DC_CMD_WIN_B_INCR_SYNCPT_ERROR	,	V_274
INIT_LIST_HEAD	,	F_161
DC_DISP_SD_MAN_K_VALUES	,	V_377
hsync_start	,	V_232
DC_DISP_SD_HISTOGRAM	,	F_126
CURSOR_SRC_BLEND_K1_TIMES_SRC	,	V_183
tegra_dc_rgb_remove	,	F_176
kasprintf	,	F_129
tegra_cursor_atomic_check	,	F_63
platform_get_irq	,	F_169
tegra_crtc_mode_set_nofb	,	F_105
"hardware doesn't support block linear mode\n"	,	L_1
drm_display_mode	,	V_223
DC_CMD_WIN_C_INCR_SYNCPT_ERROR	,	V_277
DC_WINBUF_START_ADDR_U_NS	,	V_382
crtc_state	,	V_133
WARN	,	F_65
clk_get_rate	,	F_100
drm_crtc_handle_vblank	,	F_116
ETIMEDOUT	,	V_213
tegra_overlay_plane_funcs	,	V_192
ops	,	V_433
DC_WIN_DV_CONTROL	,	V_379
DC_WIN_V_INITIAL_DDA	,	V_82
DC_DISP_COLOR_KEY1_LOWER	,	V_353
name	,	T_4
host1x_client_unregister	,	F_175
DC_WIN_BLEND_1WIN	,	V_124
TEGRA_POWERGATE_DIS	,	V_429
DC_WIN_CSC_KYRGB	,	V_112
DC_WINBUF_ADDR_H_OFFSET	,	V_91
full	,	V_55
DC_DISP_COLOR_KEY0_UPPER	,	V_352
"failed to get IRQ\n"	,	L_24
to_tegra_plane	,	F_1
syncpt	,	V_400
tegra_dc_add_planes	,	F_71
DC_COM_PIN_OUTPUT_ENABLE	,	F_119
DC_WINBUF_SURFACE_KIND_TILED	,	V_101
DC_DISP_V_PULSE0_POSITION_C	,	V_327
DC_DISP_V_PULSE0_POSITION_B	,	V_326
iommu_attach_device	,	F_138
tegra_dc_rgb_probe	,	F_170
v_ref_to_sync	,	V_226
DC_DISP_V_PULSE0_POSITION_A	,	V_325
WIN_COLOR_DEPTH_YCbCr420P	,	V_35
dev_err	,	F_98
kzalloc	,	F_38
DC_COM_SPI_CONTROL	,	V_295
WIN_COLOR_DEPTH_YCbCr422RA	,	V_45
DC_WIN_BYTE_SWAP	,	V_70
of_device_id	,	V_420
tegra_dc_readl_active	,	F_5
DC_CMD_INT_STATUS	,	V_254
tegra_cursor_plane_funcs	,	V_188
tegra_plane_prepare_fb	,	F_43
vdisplay	,	V_237
devm_clk_get	,	F_162
DC_DISP_SD_HW_K_VALUES	,	V_376
clk_disable_unprepare	,	F_179
outf	,	V_51
PW2_ENABLE	,	V_218
tegra_dc_format	,	F_11
tegra_bo_tiling	,	V_139
DRM_FORMAT_XRGB8888	,	V_26
drm_crtc_vblank_off	,	F_93
window	,	V_58
tegra_dc_overlay_plane_create	,	F_70
base	,	V_4
DC_DISP_DC_MCCIF_FIFOCTRL	,	V_364
tegra_plane_atomic_duplicate_state	,	F_39
TEGRA_BO_TILING_MODE_BLOCK	,	V_102
drm_plane_cleanup	,	F_33
tegra_crtc_atomic_destroy_state	,	F_84
WIN_COLOR_DEPTH_YCbCr422P	,	V_37
TEGRA_BO_TILING_MODE_PITCH	,	V_98
active_changed	,	V_207
WIN_COLOR_DEPTH_YCbCr422R	,	V_43
"timeout waiting for DC to become idle\n"	,	L_4
tegra_dc_commit_state	,	F_103
drm_device	,	V_157
DC_DISP_V_PULSE1_POSITION_B	,	V_330
DC_DISP_V_PULSE1_POSITION_A	,	V_329
DC_DISP_V_PULSE1_POSITION_C	,	V_331
tegra_crtc_atomic_begin	,	F_110
DC_WINBUF_AD_UFLOW_STATUS	,	V_387
WIN_COLOR_DEPTH_YUV422RA	,	V_46
V_DDA_INC	,	F_29
destroy	,	V_205
DC_WIN_BUFFER_ADDR_MODE	,	V_109
DC_WINBUF_START_ADDR_NS	,	V_381
WINDOW_A_SELECT	,	V_67
CURSOR_CLIP_DISPLAY	,	V_169
"failed to get clock\n"	,	L_18
crtc	,	V_135
"cursor size %ux%u not supported\n"	,	L_3
pitch_align	,	V_406
old_state	,	V_143
primary	,	V_201
ENODEV	,	V_407
kfree	,	F_34
flags	,	V_13
DC_DISP_FRONT_PORCH	,	V_239
supports_interlacing	,	V_247
out	,	V_48
DC_WIN_H_INITIAL_DDA	,	V_81
tegra_dc_of_match	,	V_424
drm_crtc_helper_add	,	F_141
num_crtc	,	V_161
DC_WIN_PRESCALED_SIZE	,	V_79
tegra_dc_readl	,	F_8
copy	,	V_131
event	,	V_200
tegra_dc_disable_vblank	,	F_73
clk_prepare_enable	,	F_165
DC_WIN_BUFFER_ADDR_MODE_TILE	,	V_108
debugfs_root	,	V_393
supports_border_color	,	V_414
tegra_crtc_atomic_check	,	F_109
DRM_FORMAT_YUYV	,	V_32
EINVAL	,	V_38
"missing \"nvidia,head\" property\n"	,	L_17
DC_DISP_SHIFT_CLOCK_OPTIONS	,	V_346
PM1_ENABLE	,	V_222
GENERAL_ACT_REQ	,	V_18
tegra_overlay_plane_helper_funcs	,	V_194
DC_DISP_DISP_TIMING_OPTIONS	,	V_227
DRM_FORMAT_XBGR8888	,	V_24
DC_CMD_INT_ENABLE	,	V_281
tegra_dc_remove	,	F_173
info_ent	,	V_265
PW0_ENABLE	,	V_216
vtotal	,	V_234
CURSOR_SIZE_64x64	,	V_171
tegra_overlay_plane_destroy	,	F_69
compute_dda_inc	,	F_13
data	,	V_252
"rate: %lu, div: %u\n"	,	L_6
IS_ENABLED	,	F_143
DRM_FORMAT_YUV422	,	V_36
DC_WINBUF_SURFACE_KIND	,	V_104
WIN_B_OF_INT	,	V_412
DRM_FORMAT_YUV420	,	V_34
DC_COM_PIN_PM1_DUTY_CYCLE	,	V_294
h_size	,	V_61
DUMP_REG	,	F_118
tegra_primary_plane_destroy	,	F_35
DC_COM_PIN_INPUT_DATA	,	F_123
DC_CMD_INT_MASK	,	V_195
H_PRESCALED_SIZE	,	F_28
"failed to set parent clock: %d\n"	,	L_5
BYTE_SWAP_SWAP2	,	V_33
tegra_crtc_atomic_duplicate_state	,	F_83
iommu_detach_device	,	F_150
offset	,	V_12
DC_DISP_DAC_CRT_CTRL	,	V_369
resource	,	V_422
format	,	V_21
VBLANK_INT	,	V_196
tegra_plane_cleanup_fb	,	F_44
PTR_ERR	,	F_48
DC_DISP_MCCIF_DISPLAY0A_HYST	,	V_365
dfixed_const	,	F_17
V_POSITION	,	F_23
tegra_powergate_sequence_power_up	,	F_164
PW1_ENABLE	,	V_217
clk_set_rate	,	F_104
DC_DISP_CURSOR_POSITION_NS	,	V_358
DC_COM_PIN_MISC_CONTROL	,	V_290
INTERLACE_ENABLE	,	V_249
DC_DISP_H_PULSE1_POSITION_C	,	V_317
drm_crtc_init_with_planes	,	F_139
DC_DISP_BLEND_CURSOR_CONTROL	,	V_178
DC_COM_PIN_OUTPUT_DATA	,	F_121
DC_DISP_H_PULSE1_POSITION_D	,	V_318
DC_DISP_M0_CONTROL	,	V_336
kmemdup	,	F_40
V_PRESCALED_SIZE	,	F_27
msecs_to_jiffies	,	F_88
devm_free_irq	,	F_152
htotal	,	V_235
tegra_cursor_plane_helper_funcs	,	V_190
DC_CMD_SIGNAL_RAISE1	,	V_284
DC_WIN_DDA_INC	,	V_80
DC_CMD_INT_TYPE	,	V_282
DC_CMD_SIGNAL_RAISE2	,	V_285
DC_CMD_SIGNAL_RAISE3	,	V_286
DC_COM_HSPI_WRITE_DATA_CD	,	V_298
spin_lock	,	F_75
DC_CMD_DISPLAY_POWER_CONTROL	,	V_215
plane_state	,	V_138
"failed to shutdown RGB output: %d\n"	,	L_15
IORESOURCE_MEM	,	V_431
value	,	V_14
DC_COM_PIN_OUTPUT_POLARITY	,	F_120
inf	,	V_52
tegra_dc_setup_window	,	F_22
tegra_fb_is_bottom_up	,	F_55
DC_CMD_WIN_C_INCR_SYNCPT_CNTRL	,	V_276
irqreturn_t	,	T_3
WARN_ON	,	F_112
DC_WIN_UV_BUF_STRIDE	,	V_83
TEGRA_BO_TILING_MODE_TILED	,	V_100
tegra_crtc_commit	,	F_107
DC_DISP_MCCIF_DISPLAY1A_HYST	,	V_367
min_t	,	F_19
DC_WIN_LINE_STRIDE	,	V_89
DC_COM_PIN_PM0_CONTROL	,	V_291
DC_DISP_H_PULSE1_POSITION_A	,	V_315
DC_DISP_H_PULSE1_POSITION_B	,	V_316
DC_CMD_CONT_SYNCPT_VSYNC	,	V_278
fixed20_12	,	T_2
