library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ShiftRegister4 is
  port(clk : in std_logic;
		 sin : in std_logic_vector(3 downto 0);
		 dataOut : out std_logic);

end ShiftRegister4;

architecture Behavioral of ShiftRegister4 is

begin
	process(clk)
	begin
	
	  if (rising_edge(clk)) then
	  
			dataOut <= dataOut(2 downto 0) & data_in;
	  end if;
	end process;

end Behavioral;