read -sv run_verilog_mid/adder_32b_14_72_8ffde733f3cbeab2efb809a598a644b2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_72_8ffde733f3cbeab2efb809a598a644b2_yosys.v
