{
    "code": "module TopModule (\n    input wire a,  // 1-bit unsigned input\n    input wire b,  // 1-bit unsigned input\n    input wire c,  // 1-bit unsigned input\n    input wire d,  // 1-bit unsigned input\n    output wire out // 1-bit unsigned output\n);\n\n    assign out = (~a & ~b & d) | (~a & b & ~d) | (a & ~b & d) | (a & b & ~d);\n\nendmodule",
    "test_results": {
        "num_mismatch": 112,
        "passfail": "R"
    }
}