Figure 10.44 shows a common solution to the clock distribution problem it
limits the number of gate capacitors the signal has to drive by building a fanout
buffer tree. The fanout degree of the circuit shown in Figure 10.44 is 3.