{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525952212865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525952212872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 19:36:52 2018 " "Processing started: Thu May 10 19:36:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525952212872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1525952212872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diagonal -c diagonal --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off diagonal -c diagonal --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1525952212872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1525952213800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1525952213800 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224187 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224188 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224192 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224192 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224196 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/working/diagonal.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224196 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224200 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224200 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224204 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224204 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224208 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224208 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224213 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224213 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224217 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224217 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224221 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224221 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224225 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224225 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224229 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224229 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224233 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224233 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/ " "Previously generated files were detected in the Qsys file generation directory (\"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1525952224237 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M.qsys " "Skipped generation of the Qsys file \"C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1525952224237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/test_pkt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/test_pkt.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pkt " "Found entity 1: test_pkt" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/new_hmm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/new_hmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_HMM " "Found entity 1: new_HMM" {  } { { "../source/new_HMM.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/new_HMM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hmm.v(106) " "Verilog HDL information at hmm.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1525952224617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/hmm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/hmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hmm " "Found entity 1: hmm" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/pu8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/pu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 PU8 " "Found entity 1: PU8" {  } { { "../source/PU8.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PU8.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/pipeline_ss.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/pipeline_ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_SS " "Found entity 1: pipeline_SS" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/pip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/pip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pip_top " "Found entity 1: pip_top" {  } { { "../source/pip_top.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pip_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/pex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/pex.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEx " "Found entity 1: PEx" {  } { { "../source/PEx.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PEx.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/source/pe0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/source/pe0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE0 " "Found entity 1: PE0" {  } { { "../source/PE0.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PE0.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_9600x128 " "Found entity 1: ram_9600x128" {  } { { "../ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_9600x128_cfg:config " "Found design unit 1: ram_9600x128_cfg:config" {  } { { "../ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_9600x128_ram_2port_161_hoafeji " "Found entity 1: ram_9600x128_ram_2port_161_hoafeji" {  } { { "../ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_512x128 " "Found entity 1: fifo_512x128" {  } { { "../ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_512x128_cfg:config " "Found design unit 1: fifo_512x128_cfg:config" {  } { { "../ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_512x128_fifo_161_zztc6vy " "Found entity 1: fifo_512x128_fifo_161_zztc6vy" {  } { { "../ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagonal/synth/diagonal.v 1 1 " "Found 1 design units, including 1 entities, in source file diagonal/synth/diagonal.v" { { "Info" "ISGN_ENTITY_NAME" "1 diagonal " "Found entity 1: diagonal" {  } { { "diagonal/synth/diagonal.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/synth/diagonal.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagonal/synth/diagonal_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file diagonal/synth/diagonal_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diagonal_cfg:config " "Found design unit 1: diagonal_cfg:config" {  } { { "diagonal/synth/diagonal_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/synth/diagonal_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952224744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952224744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagonal/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file diagonal/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (diagonal_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (diagonal_altera_fp_functions_161)" {  } { { "diagonal/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagonal/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file diagonal/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "diagonal/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225690 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "diagonal/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225690 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "diagonal/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225690 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "diagonal/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diagonal_altera_fp_functions_161_4gfcm3q-normal " "Found design unit 1: diagonal_altera_fp_functions_161_4gfcm3q-normal" {  } { { "diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225702 ""} { "Info" "ISGN_ENTITY_NAME" "1 diagonal_altera_fp_functions_161_4gfcm3q " "Found entity 1: diagonal_altera_fp_functions_161_4gfcm3q" {  } { { "diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/diagonal/altera_fp_functions_161/synth/diagonal_altera_fp_functions_161_4gfcm3q.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sub " "Found entity 1: fp_sub" {  } { { "../ip_core/fp_sub/fp_sub/synth/fp_sub.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sub_cfg:config " "Found design unit 1: fp_sub_cfg:config" {  } { { "../ip_core/fp_sub/fp_sub/synth/fp_sub_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_sub_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (fp_sub_altera_fp_functions_161)" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225729 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225729 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sub_altera_fp_functions_161_2aqu3xy-normal " "Found design unit 1: fp_sub_altera_fp_functions_161_2aqu3xy-normal" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225739 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_sub_altera_fp_functions_161_2aqu3xy " "Found entity 1: fp_sub_altera_fp_functions_161_2aqu3xy" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x32 " "Found entity 1: rom_256x32" {  } { { "../ip_core/rom_256x32/rom_256x32/synth/rom_256x32.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_256x32_cfg:config " "Found design unit 1: rom_256x32_cfg:config" {  } { { "../ip_core/rom_256x32/rom_256x32/synth/rom_256x32_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/synth/rom_256x32_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_1port_161/synth/rom_256x32_rom_1port_161_n3fz64y.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_1port_161/synth/rom_256x32_rom_1port_161_n3fz64y.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x32_rom_1port_161_n3fz64y " "Found entity 1: rom_256x32_rom_1port_161_n3fz64y" {  } { { "../ip_core/rom_256x32/rom_256x32/rom_1port_161/synth/rom_256x32_rom_1port_161_n3fz64y.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_1port_161/synth/rom_256x32_rom_1port_161_n3fz64y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2port_512x32 " "Found entity 1: ram_2port_512x32" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port_512x32_cfg:config " "Found design unit 1: ram_2port_512x32_cfg:config" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2port_512x32_ram_2port_161_wdhffea " "Found entity 1: ram_2port_512x32_ram_2port_161_wdhffea" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/synth/rom_check0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/synth/rom_check0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check0 " "Found entity 1: Rom_Check0" {  } { { "../ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/synth/rom_check0_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/synth/rom_check0_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_Check0_cfg:config " "Found design unit 1: Rom_Check0_cfg:config" {  } { { "../ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/rom_1port_161/synth/rom_check0_rom_1port_161_3nxzucq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check0/rom_check0/rom_1port_161/synth/rom_check0_rom_1port_161_3nxzucq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check0_rom_1port_161_3nxzucq " "Found entity 1: Rom_Check0_rom_1port_161_3nxzucq" {  } { { "../ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/synth/rom_check1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/synth/rom_check1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check1 " "Found entity 1: Rom_Check1" {  } { { "../ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/synth/rom_check1_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/synth/rom_check1_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_Check1_cfg:config " "Found design unit 1: Rom_Check1_cfg:config" {  } { { "../ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/rom_1port_161/synth/rom_check1_rom_1port_161_awi72cq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check1/rom_check1/rom_1port_161/synth/rom_check1_rom_1port_161_awi72cq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check1_rom_1port_161_awi72cq " "Found entity 1: Rom_Check1_rom_1port_161_awi72cq" {  } { { "../ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/synth/rom_check2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/synth/rom_check2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check2 " "Found entity 1: Rom_Check2" {  } { { "../ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/synth/rom_check2_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/synth/rom_check2_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_Check2_cfg:config " "Found design unit 1: Rom_Check2_cfg:config" {  } { { "../ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/rom_1port_161/synth/rom_check2_rom_1port_161_basrbna.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/rom_check2/rom_check2/rom_1port_161/synth/rom_check2_rom_1port_161_basrbna.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Check2_rom_1port_161_basrbna " "Found entity 1: Rom_Check2_rom_1port_161_basrbna" {  } { { "../ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mult " "Found entity 1: fp_mult" {  } { { "../ip_core/fp_mult/fp_mult/synth/fp_mult.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_cfg:config " "Found design unit 1: fp_mult_cfg:config" {  } { { "../ip_core/fp_mult/fp_mult/synth/fp_mult_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mult_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (fp_mult_altera_fp_functions_161)" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225872 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225872 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225872 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_altera_fp_functions_161_vu66qjy-normal " "Found design unit 1: fp_mult_altera_fp_functions_161_vu66qjy-normal" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225887 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_altera_fp_functions_161_vu66qjy " "Found entity 1: fp_mult_altera_fp_functions_161_vu66qjy" {  } { { "../ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/altera_fp_functions_161/synth/fp_mult_altera_fp_functions_161_vu66qjy.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../ip_core/fp_add/fp_add/synth/fp_add.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_cfg:config " "Found design unit 1: fp_add_cfg:config" {  } { { "../ip_core/fp_add/fp_add/synth/fp_add_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_add_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (fp_add_altera_fp_functions_161)" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225913 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225913 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_altera_fp_functions_161_2hdqrwq-normal " "Found design unit 1: fp_add_altera_fp_functions_161_2hdqrwq-normal" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225925 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_altera_fp_functions_161_2hdqrwq " "Found entity 1: fp_add_altera_fp_functions_161_2hdqrwq" {  } { { "../ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/altera_fp_functions_161/synth/fp_add_altera_fp_functions_161_2hdqrwq.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/synth/fifo_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/synth/fifo_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_X " "Found entity 1: fifo_X" {  } { { "../ip_core/fifo_X/fifo_X/synth/fifo_X.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/synth/fifo_X.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/synth/fifo_x_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/synth/fifo_x_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_X_cfg:config " "Found design unit 1: fifo_X_cfg:config" {  } { { "../ip_core/fifo_X/fifo_X/synth/fifo_X_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/synth/fifo_X_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/fifo_161/synth/fifo_x_fifo_161_skz73ra.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_x/fifo_x/fifo_161/synth/fifo_x_fifo_161_skz73ra.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_X_fifo_161_skz73ra " "Found entity 1: fifo_X_fifo_161_skz73ra" {  } { { "../ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/synth/fifo_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/synth/fifo_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_M " "Found entity 1: fifo_M" {  } { { "../ip_core/fifo_M/fifo_M/synth/fifo_M.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/synth/fifo_M.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/synth/fifo_m_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/synth/fifo_m_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_M_cfg:config " "Found design unit 1: fifo_M_cfg:config" {  } { { "../ip_core/fifo_M/fifo_M/synth/fifo_M_cfg.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/synth/fifo_M_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/fifo_161/synth/fifo_m_fifo_161_skz73ra.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/edger/desktop/diagonal/synth/ip_core/fifo_m/fifo_m/fifo_161/synth/fifo_m_fifo_161_skz73ra.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_M_fifo_161_skz73ra " "Found entity 1: fifo_M_fifo_161_skz73ra" {  } { { "../ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952225970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952225970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "new_HMM " "Elaborating entity \"new_HMM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1525952226542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_9600x128 ram_9600x128:u1 " "Elaborating entity \"ram_9600x128\" for hierarchy \"ram_9600x128:u1\"" {  } { { "../source/new_HMM.v" "u1" { Text "C:/Users/edger/Desktop/diagonal/synth/source/new_HMM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952226655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_9600x128_ram_2port_161_hoafeji ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0 " "Elaborating entity \"ram_9600x128_ram_2port_161_hoafeji\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\"" {  } { { "../ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v" "ram_2port_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/synth/ram_9600x128.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952226760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" "altera_syncram_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952227168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/edger/Desktop/diagonal/synth/newversion.mif " "Parameter \"init_file\" = \"C:/Users/edger/Desktop/diagonal/synth/newversion.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9600 " "Parameter \"numwords_a\" = \"9600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227182 ""}  } { { "../ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_2port_161/synth/ram_9600x128_ram_2port_161_hoafeji.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952227182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8nb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8nb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8nb2 " "Found entity 1: altera_syncram_8nb2" {  } { { "db/altera_syncram_8nb2.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_8nb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952227357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952227357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8nb2 ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated " "Elaborating entity \"altera_syncram_8nb2\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bre4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bre4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bre4 " "Found entity 1: altsyncram_bre4" {  } { { "db/altsyncram_bre4.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_bre4.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952227456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952227456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bre4 ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1 " "Elaborating entity \"altsyncram_bre4\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1\"" {  } { { "db/altera_syncram_8nb2.tdf" "altsyncram1" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_8nb2.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kda.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kda.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kda " "Found entity 1: decode_kda" {  } { { "db/decode_kda.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/decode_kda.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952227574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952227574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_kda ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1\|decode_kda:decode3 " "Elaborating entity \"decode_kda\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1\|decode_kda:decode3\"" {  } { { "db/altsyncram_bre4.tdf" "decode3" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_bre4.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h9b " "Found entity 1: mux_h9b" {  } { { "db/mux_h9b.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/mux_h9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952227654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952227654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h9b ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1\|mux_h9b:mux4 " "Elaborating entity \"mux_h9b\" for hierarchy \"ram_9600x128:u1\|ram_9600x128_ram_2port_161_hoafeji:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_8nb2:auto_generated\|altsyncram_bre4:altsyncram1\|mux_h9b:mux4\"" {  } { { "db/altsyncram_bre4.tdf" "mux4" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_bre4.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_pkt test_pkt:u0 " "Elaborating entity \"test_pkt\" for hierarchy \"test_pkt:u0\"" {  } { { "../source/new_HMM.v" "u0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/new_HMM.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f3_get_data_ren test_pkt.v(88) " "Verilog HDL or VHDL warning at test_pkt.v(88): object \"f3_get_data_ren\" assigned a value but never read" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952227708 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_pkt.v(178) " "Verilog HDL assignment warning at test_pkt.v(178): truncated value with size 32 to match size of target (8)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_pkt.v(203) " "Verilog HDL assignment warning at test_pkt.v(203): truncated value with size 32 to match size of target (8)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_pkt.v(265) " "Verilog HDL assignment warning at test_pkt.v(265): truncated value with size 32 to match size of target (16)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_pkt.v(282) " "Verilog HDL assignment warning at test_pkt.v(282): truncated value with size 32 to match size of target (8)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_pkt.v(312) " "Verilog HDL assignment warning at test_pkt.v(312): truncated value with size 32 to match size of target (16)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_pkt.v(314) " "Verilog HDL assignment warning at test_pkt.v(314): truncated value with size 32 to match size of target (16)" {  } { { "../source/test_pkt.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/test_pkt.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952227709 "|new_HMM|test_pkt:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hmm hmm:hmm0 " "Elaborating entity \"hmm\" for hierarchy \"hmm:hmm0\"" {  } { { "../source/new_HMM.v" "hmm0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/new_HMM.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227710 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_next hmm.v(106) " "Verilog HDL Always Construct warning at hmm.v(106): inferring latch(es) for variable \"state_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525952227748 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_5 hmm.v(110) " "Inferred latch for \"state_next.S_5\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_4 hmm.v(110) " "Inferred latch for \"state_next.S_4\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_3 hmm.v(110) " "Inferred latch for \"state_next.S_3\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_2 hmm.v(110) " "Inferred latch for \"state_next.S_2\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_1 hmm.v(110) " "Inferred latch for \"state_next.S_1\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S_0 hmm.v(110) " "Inferred latch for \"state_next.S_0\" at hmm.v(110)" {  } { { "../source/hmm.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525952227749 "|new_HMM|hmm:hmm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_top hmm:hmm0\|pip_top:s0 " "Elaborating entity \"pip_top\" for hierarchy \"hmm:hmm0\|pip_top:s0\"" {  } { { "../source/hmm.v" "s0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/hmm.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PU8 hmm:hmm0\|pip_top:s0\|PU8:P0 " "Elaborating entity \"PU8\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\"" {  } { { "../source/pip_top.v" "P0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pip_top.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE0 hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0 " "Elaborating entity \"PE0\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\"" {  } { { "../source/PU8.v" "PE0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PU8.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUM_start_flag PE0.v(116) " "Verilog HDL or VHDL warning at PE0.v(116): object \"SUM_start_flag\" assigned a value but never read" {  } { { "../source/PE0.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PE0.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952227878 "|new_HMM|hmm:hmm0|pip_top:s0|PU8:P0|PE0:PE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_mult:mul0 " "Elaborating entity \"fp_mult\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_mult:mul0\"" {  } { { "../source/PE0.v" "mul0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PE0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_altera_fp_functions_161_vu66qjy hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_mult:mul0\|fp_mult_altera_fp_functions_161_vu66qjy:fp_functions_0 " "Elaborating entity \"fp_mult_altera_fp_functions_161_vu66qjy\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_mult:mul0\|fp_mult_altera_fp_functions_161_vu66qjy:fp_functions_0\"" {  } { { "../ip_core/fp_mult/fp_mult/synth/fp_mult.v" "fp_functions_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/synth/fp_mult.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_add:a0 " "Elaborating entity \"fp_add\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_add:a0\"" {  } { { "../source/PE0.v" "a0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PE0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altera_fp_functions_161_2hdqrwq hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_add:a0\|fp_add_altera_fp_functions_161_2hdqrwq:fp_functions_0 " "Elaborating entity \"fp_add_altera_fp_functions_161_2hdqrwq\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PE0:PE0\|fp_add:a0\|fp_add_altera_fp_functions_161_2hdqrwq:fp_functions_0\"" {  } { { "../ip_core/fp_add/fp_add/synth/fp_add.v" "fp_functions_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/synth/fp_add.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952227969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEx hmm:hmm0\|pip_top:s0\|PU8:P0\|PEx:PE1 " "Elaborating entity \"PEx\" for hierarchy \"hmm:hmm0\|pip_top:s0\|PU8:P0\|PEx:PE1\"" {  } { { "../source/PU8.v" "PE1" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PU8.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUM_start_flag PEx.v(111) " "Verilog HDL or VHDL warning at PEx.v(111): object \"SUM_start_flag\" assigned a value but never read" {  } { { "../source/PEx.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/PEx.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952228070 "|new_HMM|hmm:hmm0|pip_top:s0|PU8:P0|PEx:PE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_512x128 hmm:hmm0\|pip_top:s0\|fifo_512x128:u0 " "Elaborating entity \"fifo_512x128\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\"" {  } { { "../source/pip_top.v" "u0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pip_top.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_512x128_fifo_161_zztc6vy hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0 " "Elaborating entity \"fifo_512x128_fifo_161_zztc6vy\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\"" {  } { { "../ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v" "fifo_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/synth/fifo_512x128.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" "scfifo_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228783 ""}  } { { "../ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_161/synth/fifo_512x128_fifo_161_zztc6vy.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952228783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5ua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5ua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5ua1 " "Found entity 1: scfifo_5ua1" {  } { { "db/scfifo_5ua1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/scfifo_5ua1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952228844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952228844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5ua1 hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated " "Elaborating entity \"scfifo_5ua1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_c4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c4b1 " "Found entity 1: a_dpfifo_c4b1" {  } { { "db/a_dpfifo_c4b1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_c4b1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952228883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952228883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c4b1 hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo " "Elaborating entity \"a_dpfifo_c4b1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\"" {  } { { "db/scfifo_5ua1.tdf" "dpfifo" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/scfifo_5ua1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_fefifo_s7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952228914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952228914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_c4b1.tdf" "fifo_state" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_c4b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f97.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f97.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f97 " "Found entity 1: cntr_f97" {  } { { "db/cntr_f97.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cntr_f97.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952228998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952228998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f97 hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_f97:count_usedw " "Elaborating entity \"cntr_f97\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_f97:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_fefifo_s7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952228999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nps1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nps1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nps1 " "Found entity 1: altsyncram_nps1" {  } { { "db/altsyncram_nps1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_nps1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nps1 hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|altsyncram_nps1:FIFOram " "Elaborating entity \"altsyncram_nps1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|altsyncram_nps1:FIFOram\"" {  } { { "db/a_dpfifo_c4b1.tdf" "FIFOram" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_c4b1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39b " "Found entity 1: cntr_39b" {  } { { "db/cntr_39b.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cntr_39b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_39b hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|cntr_39b:rd_ptr_count " "Elaborating entity \"cntr_39b\" for hierarchy \"hmm:hmm0\|pip_top:s0\|fifo_512x128:u0\|fifo_512x128_fifo_161_zztc6vy:fifo_0\|scfifo:scfifo_component\|scfifo_5ua1:auto_generated\|a_dpfifo_c4b1:dpfifo\|cntr_39b:rd_ptr_count\"" {  } { { "db/a_dpfifo_c4b1.tdf" "rd_ptr_count" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_c4b1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_SS hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0 " "Elaborating entity \"pipeline_SS\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\"" {  } { { "../source/pip_top.v" "SS0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pip_top.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_matrix_memory_sop pipeline_SS.v(256) " "Verilog HDL or VHDL warning at pipeline_SS.v(256): object \"f_matrix_memory_sop\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229191 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_matrix_memory_eop pipeline_SS.v(257) " "Verilog HDL or VHDL warning at pipeline_SS.v(257): object \"f_matrix_memory_eop\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229191 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_matrix_memory_vld pipeline_SS.v(258) " "Verilog HDL or VHDL warning at pipeline_SS.v(258): object \"f_matrix_memory_vld\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229191 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hap_cnt_mv_2 pipeline_SS.v(287) " "Verilog HDL or VHDL warning at pipeline_SS.v(287): object \"hap_cnt_mv_2\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229191 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d pipeline_SS.v(296) " "Verilog HDL or VHDL warning at pipeline_SS.v(296): object \"d\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_done pipeline_SS.v(310) " "Verilog HDL or VHDL warning at pipeline_SS.v(310): object \"read_done\" assigned a value but never read" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 pipeline_SS.v(487) " "Verilog HDL assignment warning at pipeline_SS.v(487): truncated value with size 16 to match size of target (9)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 pipeline_SS.v(488) " "Verilog HDL assignment warning at pipeline_SS.v(488): truncated value with size 16 to match size of target (8)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 pipeline_SS.v(492) " "Verilog HDL assignment warning at pipeline_SS.v(492): truncated value with size 16 to match size of target (9)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 pipeline_SS.v(493) " "Verilog HDL assignment warning at pipeline_SS.v(493): truncated value with size 16 to match size of target (8)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 pipeline_SS.v(494) " "Verilog HDL assignment warning at pipeline_SS.v(494): truncated value with size 16 to match size of target (7)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 pipeline_SS.v(495) " "Verilog HDL assignment warning at pipeline_SS.v(495): truncated value with size 16 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(505) " "Verilog HDL assignment warning at pipeline_SS.v(505): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(507) " "Verilog HDL assignment warning at pipeline_SS.v(507): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(517) " "Verilog HDL assignment warning at pipeline_SS.v(517): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pipeline_SS.v(709) " "Verilog HDL Case Statement warning at pipeline_SS.v(709): incomplete case statement has no default case item" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 709 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipeline_SS.v(709) " "Verilog HDL Case Statement information at pipeline_SS.v(709): all case item expressions in this case statement are onehot" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 709 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(1153) " "Verilog HDL assignment warning at pipeline_SS.v(1153): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(1162) " "Verilog HDL assignment warning at pipeline_SS.v(1162): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 pipeline_SS.v(1171) " "Verilog HDL assignment warning at pipeline_SS.v(1171): truncated value with size 9 to match size of target (7)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 pipeline_SS.v(1180) " "Verilog HDL assignment warning at pipeline_SS.v(1180): truncated value with size 9 to match size of target (7)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(1332) " "Verilog HDL assignment warning at pipeline_SS.v(1332): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 pipeline_SS.v(1336) " "Verilog HDL assignment warning at pipeline_SS.v(1336): truncated value with size 8 to match size of target (6)" {  } { { "../source/pipeline_SS.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525952229192 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sub hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fp_sub:sub_0 " "Elaborating entity \"fp_sub\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fp_sub:sub_0\"" {  } { { "../source/pipeline_SS.v" "sub_0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sub_altera_fp_functions_161_2aqu3xy hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fp_sub:sub_0\|fp_sub_altera_fp_functions_161_2aqu3xy:fp_functions_0 " "Elaborating entity \"fp_sub_altera_fp_functions_161_2aqu3xy\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fp_sub:sub_0\|fp_sub_altera_fp_functions_161_2aqu3xy:fp_functions_0\"" {  } { { "../ip_core/fp_sub/fp_sub/synth/fp_sub.v" "fp_functions_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/synth/fp_sub.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp_sub_altera_fp_functions_161_2aqu3xy.vhd(54) " "Verilog HDL or VHDL warning at fp_sub_altera_fp_functions_161_2aqu3xy.vhd(54): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/altera_fp_functions_161/synth/fp_sub_altera_fp_functions_161_2aqu3xy.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525952229233 "|new_HMM|hmm:hmm0|pip_top:s0|pipeline_SS:SS0|fp_sub:sub_0|fp_sub_altera_fp_functions_161_2aqu3xy:fp_functions_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check0 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0 " "Elaborating entity \"Rom_Check0\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\"" {  } { { "../source/pipeline_SS.v" "check0" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check0_rom_1port_161_3nxzucq hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0 " "Elaborating entity \"Rom_Check0_rom_1port_161_3nxzucq\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\"" {  } { { "../ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0.v" "rom_1port_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/synth/Rom_Check0.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" "altera_syncram_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/check0.mif " "Parameter \"init_file\" = \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/check0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229338 ""}  } { { "../ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/rom_1port_161/synth/Rom_Check0_rom_1port_161_3nxzucq.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952229338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_9aq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_9aq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_9aq1 " "Found entity 1: altera_syncram_9aq1" {  } { { "db/altera_syncram_9aq1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_9aq1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_9aq1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_9aq1:auto_generated " "Elaborating entity \"altera_syncram_9aq1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_9aq1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpe4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpe4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpe4 " "Found entity 1: altsyncram_cpe4" {  } { { "db/altsyncram_cpe4.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_cpe4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpe4 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_9aq1:auto_generated\|altsyncram_cpe4:altsyncram1 " "Elaborating entity \"altsyncram_cpe4\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check0:check0\|Rom_Check0_rom_1port_161_3nxzucq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_9aq1:auto_generated\|altsyncram_cpe4:altsyncram1\"" {  } { { "db/altera_syncram_9aq1.tdf" "altsyncram1" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_9aq1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1 " "Elaborating entity \"Rom_Check1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\"" {  } { { "../source/pipeline_SS.v" "check1" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check1_rom_1port_161_awi72cq hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0 " "Elaborating entity \"Rom_Check1_rom_1port_161_awi72cq\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\"" {  } { { "../ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1.v" "rom_1port_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/synth/Rom_Check1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" "altera_syncram_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/check1.mif " "Parameter \"init_file\" = \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/check1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229506 ""}  } { { "../ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/rom_1port_161/synth/Rom_Check1_rom_1port_161_awi72cq.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952229506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_baq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_baq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_baq1 " "Found entity 1: altera_syncram_baq1" {  } { { "db/altera_syncram_baq1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_baq1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_baq1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_baq1:auto_generated " "Elaborating entity \"altera_syncram_baq1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_baq1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epe4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epe4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epe4 " "Found entity 1: altsyncram_epe4" {  } { { "db/altsyncram_epe4.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_epe4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epe4 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_baq1:auto_generated\|altsyncram_epe4:altsyncram1 " "Elaborating entity \"altsyncram_epe4\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check1:check1\|Rom_Check1_rom_1port_161_awi72cq:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_baq1:auto_generated\|altsyncram_epe4:altsyncram1\"" {  } { { "db/altera_syncram_baq1.tdf" "altsyncram1" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_baq1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check2 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2 " "Elaborating entity \"Rom_Check2\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\"" {  } { { "../source/pipeline_SS.v" "check2" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_Check2_rom_1port_161_basrbna hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0 " "Elaborating entity \"Rom_Check2_rom_1port_161_basrbna\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\"" {  } { { "../ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2.v" "rom_1port_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/synth/Rom_Check2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" "altera_syncram_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/check2.mif " "Parameter \"init_file\" = \"C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/check2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229681 ""}  } { { "../ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/rom_1port_161/synth/Rom_Check2_rom_1port_161_basrbna.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952229681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_daq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_daq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_daq1 " "Found entity 1: altera_syncram_daq1" {  } { { "db/altera_syncram_daq1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_daq1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_daq1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_daq1:auto_generated " "Elaborating entity \"altera_syncram_daq1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_daq1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpe4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpe4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpe4 " "Found entity 1: altsyncram_gpe4" {  } { { "db/altsyncram_gpe4.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_gpe4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpe4 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_daq1:auto_generated\|altsyncram_gpe4:altsyncram1 " "Elaborating entity \"altsyncram_gpe4\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|Rom_Check2:check2\|Rom_Check2_rom_1port_161_basrbna:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_daq1:auto_generated\|altsyncram_gpe4:altsyncram1\"" {  } { { "db/altera_syncram_daq1.tdf" "altsyncram1" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_daq1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2port_512x32 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram " "Elaborating entity \"ram_2port_512x32\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\"" {  } { { "../source/pipeline_SS.v" "ram" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2port_512x32_ram_2port_161_wdhffea hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0 " "Elaborating entity \"ram_2port_512x32_ram_2port_161_wdhffea\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\"" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v" "ram_2port_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/synth/ram_2port_512x32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" "altera_syncram_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\"" {  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229877 ""}  } { { "../ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_161/synth/ram_2port_512x32_ram_2port_161_wdhffea.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952229877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_nr22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_nr22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_nr22 " "Found entity 1: altera_syncram_nr22" {  } { { "db/altera_syncram_nr22.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_nr22.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_nr22 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_nr22:auto_generated " "Elaborating entity \"altera_syncram_nr22\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_nr22:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge84 " "Found entity 1: altsyncram_ge84" {  } { { "db/altsyncram_ge84.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_ge84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952229993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952229993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ge84 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_nr22:auto_generated\|altsyncram_ge84:altsyncram1 " "Elaborating entity \"altsyncram_ge84\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|ram_2port_512x32:ram\|ram_2port_512x32_ram_2port_161_wdhffea:ram_2port_0\|altera_syncram:altera_syncram_component\|altera_syncram_nr22:auto_generated\|altsyncram_ge84:altsyncram1\"" {  } { { "db/altera_syncram_nr22.tdf" "altsyncram1" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altera_syncram_nr22.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952229994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_X hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X " "Elaborating entity \"fifo_X\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\"" {  } { { "../source/pipeline_SS.v" "fifo_X" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_X_fifo_161_skz73ra hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0 " "Elaborating entity \"fifo_X_fifo_161_skz73ra\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\"" {  } { { "../ip_core/fifo_X/fifo_X/synth/fifo_X.v" "fifo_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/synth/fifo_X.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" "scfifo_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230248 ""}  } { { "../ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_161/synth/fifo_X_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952230248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m9a1 " "Found entity 1: scfifo_m9a1" {  } { { "db/scfifo_m9a1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/scfifo_m9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m9a1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated " "Elaborating entity \"scfifo_m9a1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tfa1 " "Found entity 1: a_dpfifo_tfa1" {  } { { "db/a_dpfifo_tfa1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tfa1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo " "Elaborating entity \"a_dpfifo_tfa1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\"" {  } { { "db/scfifo_m9a1.tdf" "dpfifo" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/scfifo_m9a1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2i1 " "Found entity 1: altsyncram_c2i1" {  } { { "db/altsyncram_c2i1.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/altsyncram_c2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2i1 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|altsyncram_c2i1:FIFOram " "Elaborating entity \"altsyncram_c2i1\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|altsyncram_c2i1:FIFOram\"" {  } { { "db/a_dpfifo_tfa1.tdf" "FIFOram" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ve8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ve8 " "Found entity 1: cmpr_ve8" {  } { { "db/cmpr_ve8.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cmpr_ve8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cmpr_ve8:almost_full_comparer " "Elaborating entity \"cmpr_ve8\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cmpr_ve8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tfa1.tdf" "almost_full_comparer" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cmpr_ve8:three_comparison " "Elaborating entity \"cmpr_ve8\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cmpr_ve8:three_comparison\"" {  } { { "db/a_dpfifo_tfa1.tdf" "three_comparison" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cab " "Found entity 1: cntr_cab" {  } { { "db/cntr_cab.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cntr_cab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cab hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_cab:rd_ptr_msb " "Elaborating entity \"cntr_cab\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_cab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tfa1.tdf" "rd_ptr_msb" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pa7 " "Found entity 1: cntr_pa7" {  } { { "db/cntr_pa7.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cntr_pa7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pa7 hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_pa7:usedw_counter " "Elaborating entity \"cntr_pa7\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_pa7:usedw_counter\"" {  } { { "db/a_dpfifo_tfa1.tdf" "usedw_counter" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dab " "Found entity 1: cntr_dab" {  } { { "db/cntr_dab.tdf" "" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/cntr_dab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525952230644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1525952230644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dab hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_dab:wr_ptr " "Elaborating entity \"cntr_dab\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_X:fifo_X\|fifo_X_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\|scfifo_m9a1:auto_generated\|a_dpfifo_tfa1:dpfifo\|cntr_dab:wr_ptr\"" {  } { { "db/a_dpfifo_tfa1.tdf" "wr_ptr" { Text "C:/Users/edger/Desktop/diagonal/synth/working/db/a_dpfifo_tfa1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_M hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M " "Elaborating entity \"fifo_M\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\"" {  } { { "../source/pipeline_SS.v" "fifo_M" { Text "C:/Users/edger/Desktop/diagonal/synth/source/pipeline_SS.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_M_fifo_161_skz73ra hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0 " "Elaborating entity \"fifo_M_fifo_161_skz73ra\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\"" {  } { { "../ip_core/fifo_M/fifo_M/synth/fifo_M.v" "fifo_0" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/synth/fifo_M.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" "scfifo_component" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\"" {  } { { "../ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1525952230836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"hmm:hmm0\|pip_top:s0\|pipeline_SS:SS0\|fifo_M:fifo_M\|fifo_M_fifo_161_skz73ra:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525952230837 ""}  } { { "../ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" "" { Text "C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_161/synth/fifo_M_fifo_161_skz73ra.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1525952230837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1525952236627 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "diagonal 22 " "Ignored 22 assignments for entity \"diagonal\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity diagonal -sip \"C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.sip\" -library lib_diagonal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1525952236739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "diagonal_altera_fp_functions_161_4gfcm3q 65 " "Ignored 65 assignments for entity \"diagonal_altera_fp_functions_161_4gfcm3q\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1525952236739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "rom_256x32 19 " "Ignored 19 assignments for entity \"rom_256x32\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity rom_256x32 -sip \"C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.sip\" -library lib_rom_256x32 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525952236739 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1525952236739 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "rom_256x32_rom_1port_161_n3fz64y 34 " "Ignored 34 assignments for entity \"rom_256x32_rom_1port_161_n3fz64y\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1525952236740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/edger/Desktop/diagonal/synth/working/output_files/diagonal.map.smsg " "Generated suppressed messages file C:/Users/edger/Desktop/diagonal/synth/working/output_files/diagonal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1525952236928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525952237091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 19:37:17 2018 " "Processing ended: Thu May 10 19:37:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525952237091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525952237091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525952237091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1525952237091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 45 s " "Quartus Prime Flow was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1525952239613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525952240180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525952240186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 19:37:19 2018 " "Processing started: Thu May 10 19:37:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525952240186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1525952240186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intelfpga/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim diagonal diagonal " "Command: quartus_sh -t e:/intelfpga/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim diagonal diagonal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1525952240186 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim diagonal diagonal " "Quartus(args): --rtl_sim diagonal diagonal" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1525952240186 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1525952241322 ""}
{ "Info" "0" "" "executing command line: ip-make-simscript --nativelink-mode --output-directory=diagonal_iputf_input --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_9600x128.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_512x128.spd --spd=C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/fp_sub.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_512x32.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/Rom_Check0.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/Rom_Check1.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/Rom_Check2.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/fp_mult.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/fp_add.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_X.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_M.spd " {  } {  } 0 0 "executing command line: ip-make-simscript --nativelink-mode --output-directory=diagonal_iputf_input --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_9600x128/ram_9600x128/ram_9600x128.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_512x128/fifo_512x128/fifo_512x128.spd --spd=C:/Users/edger/Desktop/diagonal/synth/working/diagonal/diagonal.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_sub/fp_sub/fp_sub.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/rom_256x32/rom_256x32/rom_256x32.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/ram_2port_512x32/ram_2port_512x32/ram_2port_512x32.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check0/Rom_Check0/Rom_Check0.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check1/Rom_Check1/Rom_Check1.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/Rom_Check2/Rom_Check2/Rom_Check2.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_mult/fp_mult/fp_mult.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fp_add/fp_add/fp_add.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_X/fifo_X/fifo_X.spd --spd=C:/Users/edger/Desktop/diagonal/synth/ip_core/fifo_M/fifo_M/fifo_M.spd " 0 0 "Shell" 0 0 1525952241736 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1525952243555 ""}
{ "Warning" "0" "" "Warning: File diagonal_run_msim_rtl_verilog.do already exists - backing up current file as diagonal_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File diagonal_run_msim_rtl_verilog.do already exists - backing up current file as diagonal_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1525952244209 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/edger/Desktop/diagonal/sim/sim_working/modelsim_altera/diagonal_run_msim_rtl_verilog.do" {  } { { "C:/Users/edger/Desktop/diagonal/sim/sim_working/modelsim_altera/diagonal_run_msim_rtl_verilog.do" "0" { Text "C:/Users/edger/Desktop/diagonal/sim/sim_working/modelsim_altera/diagonal_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/edger/Desktop/diagonal/sim/sim_working/modelsim_altera/diagonal_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1525952244441 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1525952244449 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1525952244450 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "e:/intelfpga/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intelfpga/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1525952244450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525952244450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 10 19:37:24 2018 " "Processing ended: Thu May 10 19:37:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525952244450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525952244450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525952244450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1525952244450 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1525954982612 ""}
