// Seed: 1137798718
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6
);
  initial begin : LABEL_0
    id_6 = id_2;
  end
  module_2 modCall_1 (
      id_0,
      id_0,
      id_6
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    output supply1 id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1
    , id_4,
    output uwire id_2
);
  wire id_5;
  wire id_6;
  assign module_0.id_1 = 0;
  wire id_7;
  wire id_8;
  assign id_4 = id_5;
  supply0 id_9 = 1;
endmodule
