/******************************************************************************
 * COPYRIGHT CRAY INC. ar_rmt_defs.h
 * FILE: ar_rmt_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:03 2014
 ******************************************************************************/

#ifndef _AR_RMT_DEFS_H_
#define _AR_RMT_DEFS_H_

#define AR_RMT_N_MMRS                                          	52
#define AR_RMT_N_DESCS                                         	2

/*
 *  AR RMT MMR TABLE ADDRESS DEFINES
 */
#define AR_NIC_RMT_CFG_BTE_RX_DESC                             	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_CFG_BTE_RX_DESC_BASE                        	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_CFG_BTE_RX_DESC_SIZE                        	0x0000002000ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_LIMIT                       	AR_NIC_RMT_CFG_BTE_RX_DESC_BASE+AR_NIC_RMT_CFG_BTE_RX_DESC_SIZE-1
#define AR_NIC_RMT_CFG_BTE_RX_DESC_N_ENTRY                     	1024
#define AR_NIC_RMT_CFG_BTE_RX_DESC_DESC_INCR                   	0x00000008ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_DESC_N_QUADWORDS            	1
#define AR_NIC_RMT_CFG_BTE_RX_DESC_ADDR(didx)                  	(((didx)*AR_NIC_RMT_CFG_BTE_RX_DESC_DESC_INCR)\
								+ AR_NIC_RMT_CFG_BTE_RX_DESC_BASE)
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC                        	(AR_RMT_BASE+0x0000002000ull)
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_BASE                   	(AR_RMT_BASE+0x0000002000ull)
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_SIZE                   	0x0000000080ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_LIMIT                  	AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_BASE+AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_SIZE-1
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_N_ENTRY                	4
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_DESC_INCR              	0x00000020ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_DESC_N_QUADWORDS       	4
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ADDR(didx)             	(((didx)*AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_DESC_INCR)\
								+ AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_BASE)
#define AR_NIC_RMT_DBG_RX_CAM                                  	(AR_RMT_BASE+0x0000010000ull)
#define AR_NIC_RMT_DBG_RX_CAM_BASE                             	(AR_RMT_BASE+0x0000010000ull)
#define AR_NIC_RMT_DBG_RX_CAM_SIZE                             	0x0000001000ull
#define AR_NIC_RMT_DBG_RX_CAM_LIMIT                            	AR_NIC_RMT_DBG_RX_CAM_BASE+AR_NIC_RMT_DBG_RX_CAM_SIZE-1
#define AR_NIC_RMT_DBG_RX_CAM_N_ENTRY                          	512
#define AR_NIC_RMT_DBG_RX_CAM_DESC_INCR                        	0x00000008ull
#define AR_NIC_RMT_DBG_RX_CAM_DESC_N_QUADWORDS                 	1
#define AR_NIC_RMT_DBG_RX_CAM_ADDR(didx)                       	(((didx)*AR_NIC_RMT_DBG_RX_CAM_DESC_INCR)\
								+ AR_NIC_RMT_DBG_RX_CAM_BASE)
#define AR_NIC_RMT_DBG_SEQ_TBL                                 	(AR_RMT_BASE+0x0000020000ull)
#define AR_NIC_RMT_DBG_SEQ_TBL_BASE                            	(AR_RMT_BASE+0x0000020000ull)
#define AR_NIC_RMT_DBG_SEQ_TBL_SIZE                            	0x0000008000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_LIMIT                           	AR_NIC_RMT_DBG_SEQ_TBL_BASE+AR_NIC_RMT_DBG_SEQ_TBL_SIZE-1
#define AR_NIC_RMT_DBG_SEQ_TBL_N_ENTRY                         	512
#define AR_NIC_RMT_DBG_SEQ_TBL_DESC_INCR                       	0x00000040ull
#define AR_NIC_RMT_DBG_SEQ_TBL_DESC_N_QUADWORDS                	5
#define AR_NIC_RMT_DBG_SEQ_TBL_ADDR(didx)                      	(((didx)*AR_NIC_RMT_DBG_SEQ_TBL_DESC_INCR)\
								+ AR_NIC_RMT_DBG_SEQ_TBL_BASE)

/*
 *  AR RMT MMR ADDRESS DEFINES
 */
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_SIZE                  	0x0000000018ull
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_LIMIT                 	AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT+AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT                      	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_SIZE                 	0x0000000010ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_LIMIT                	AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT+AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_SIZE                  	0x0000000008ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_LIMIT                 	AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT+AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_SIZE-1
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT                            	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT_SIZE                       	0x0000000018ull
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT_LIMIT                      	AR_NIC_RMT_ERR_FLG_1_HI_RMT+AR_NIC_RMT_ERR_FLG_1_HI_RMT_SIZE-1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT                           	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SIZE                      	0x0000000010ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_LIMIT                     	AR_NIC_RMT_ERR_FLG_1_MID_RMT+AR_NIC_RMT_ERR_FLG_1_MID_RMT_SIZE-1
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT                            	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_SIZE                       	0x0000000008ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_LIMIT                      	AR_NIC_RMT_ERR_FLG_1_LO_RMT+AR_NIC_RMT_ERR_FLG_1_LO_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT                            	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_SIZE                       	0x0000000018ull
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_LIMIT                      	AR_NIC_RMT_RMT_CAM_2_HI_RMT+AR_NIC_RMT_RMT_CAM_2_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT                           	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_SIZE                      	0x0000000010ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_LIMIT                     	AR_NIC_RMT_RMT_CAM_2_MID_RMT+AR_NIC_RMT_RMT_CAM_2_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT                            	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SIZE                       	0x0000000008ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LIMIT                      	AR_NIC_RMT_RMT_CAM_2_LO_RMT+AR_NIC_RMT_RMT_CAM_2_LO_RMT_SIZE-1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT                      	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_SIZE                 	0x0000000018ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_LIMIT                	AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT+AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT                     	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_SIZE                	0x0000000010ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_LIMIT               	AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT+AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT                      	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_SIZE                 	0x0000000008ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_LIMIT                	AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT+AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_SIZE-1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT                     	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_SIZE                	0x0000000018ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_LIMIT               	AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT+AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT                    	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_SIZE               	0x0000000010ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_LIMIT              	AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT+AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT                     	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SIZE                	0x0000000008ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_LIMIT               	AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT+AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT                             	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT_SIZE                        	0x0000000018ull
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT_LIMIT                       	AR_NIC_RMT_RMT_CQ_5_HI_RMT+AR_NIC_RMT_RMT_CQ_5_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT                            	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_SIZE                       	0x0000000010ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_LIMIT                      	AR_NIC_RMT_RMT_CQ_5_MID_RMT+AR_NIC_RMT_RMT_CQ_5_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT                             	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_SIZE                        	0x0000000008ull
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_LIMIT                       	AR_NIC_RMT_RMT_CQ_5_LO_RMT+AR_NIC_RMT_RMT_CQ_5_LO_RMT_SIZE-1
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_SIZE                  	0x0000000018ull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_LIMIT                 	AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT+AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_SIZE-1
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT                      	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_SIZE                 	0x0000000010ull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_LIMIT                	AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT+AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_SIZE-1
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_SIZE                  	0x0000000008ull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_LIMIT                 	AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT+AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_SIZE-1
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_SIZE                  	0x0000000018ull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_LIMIT                 	AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT+AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_SIZE-1
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT                      	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_SIZE                 	0x0000000010ull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_LIMIT                	AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT+AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_SIZE-1
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT                       	(AR_RMT_BASE+0x0000000000ull)
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_SIZE                  	0x0000000008ull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_LIMIT                 	AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT+AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_SIZE-1
#define AR_NIC_RMT_CFG_TIMER_CONTROL                           	(AR_RMT_BASE+0x0000002100ull)
#define AR_NIC_RMT_CFG_TIMER_CONTROL_SIZE                      	0x0000000008ull
#define AR_NIC_RMT_CFG_TIMER_CONTROL_LIMIT                     	AR_NIC_RMT_CFG_TIMER_CONTROL+AR_NIC_RMT_CFG_TIMER_CONTROL_SIZE-1
#define AR_NIC_RMT_CFG_CAM_PARAMS0                             	(AR_RMT_BASE+0x0000002108ull)
#define AR_NIC_RMT_CFG_CAM_PARAMS0_SIZE                        	0x0000000008ull
#define AR_NIC_RMT_CFG_CAM_PARAMS0_LIMIT                       	AR_NIC_RMT_CFG_CAM_PARAMS0+AR_NIC_RMT_CFG_CAM_PARAMS0_SIZE-1
#define AR_NIC_RMT_CFG_CAM_PARAMS1                             	(AR_RMT_BASE+0x0000002110ull)
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SIZE                        	0x0000000008ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_LIMIT                       	AR_NIC_RMT_CFG_CAM_PARAMS1+AR_NIC_RMT_CFG_CAM_PARAMS1_SIZE-1
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX                  	(AR_RMT_BASE+0x0000002118ull)
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_SIZE             	0x0000000008ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_LIMIT            	AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX+AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_SIZE-1
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT                       	(AR_RMT_BASE+0x0000002120ull)
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_SIZE                  	0x0000000008ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_LIMIT                 	AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT+AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_SIZE-1
#define AR_NIC_RMT_ERR_FLG                                     	(AR_RMT_BASE+0x0000004000ull)
#define AR_NIC_RMT_ERR_FLG_SIZE                                	0x0000000008ull
#define AR_NIC_RMT_ERR_FLG_LIMIT                               	AR_NIC_RMT_ERR_FLG+AR_NIC_RMT_ERR_FLG_SIZE-1
#define AR_NIC_RMT_ERR_CLR                                     	(AR_RMT_BASE+0x0000004008ull)
#define AR_NIC_RMT_ERR_CLR_SIZE                                	0x0000000008ull
#define AR_NIC_RMT_ERR_CLR_LIMIT                               	AR_NIC_RMT_ERR_CLR+AR_NIC_RMT_ERR_CLR_SIZE-1
#define AR_NIC_RMT_ERR_HSS_MSK                                 	(AR_RMT_BASE+0x0000004010ull)
#define AR_NIC_RMT_ERR_HSS_MSK_SIZE                            	0x0000000008ull
#define AR_NIC_RMT_ERR_HSS_MSK_LIMIT                           	AR_NIC_RMT_ERR_HSS_MSK+AR_NIC_RMT_ERR_HSS_MSK_SIZE-1
#define AR_NIC_RMT_ERR_OS_MSK                                  	(AR_RMT_BASE+0x0000004018ull)
#define AR_NIC_RMT_ERR_OS_MSK_SIZE                             	0x0000000008ull
#define AR_NIC_RMT_ERR_OS_MSK_LIMIT                            	AR_NIC_RMT_ERR_OS_MSK+AR_NIC_RMT_ERR_OS_MSK_SIZE-1
#define AR_NIC_RMT_ERR_FIRST_FLG                               	(AR_RMT_BASE+0x0000004020ull)
#define AR_NIC_RMT_ERR_FIRST_FLG_SIZE                          	0x0000000008ull
#define AR_NIC_RMT_ERR_FIRST_FLG_LIMIT                         	AR_NIC_RMT_ERR_FIRST_FLG+AR_NIC_RMT_ERR_FIRST_FLG_SIZE-1
#define AR_NIC_RMT_ERR_INFO_HSS_MSK                            	(AR_RMT_BASE+0x0000004028ull)
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_SIZE                       	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_LIMIT                      	AR_NIC_RMT_ERR_INFO_HSS_MSK+AR_NIC_RMT_ERR_INFO_HSS_MSK_SIZE-1
#define AR_NIC_RMT_ERR_INFO_OS_MSK                             	(AR_RMT_BASE+0x0000004030ull)
#define AR_NIC_RMT_ERR_INFO_OS_MSK_SIZE                        	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_OS_MSK_LIMIT                       	AR_NIC_RMT_ERR_INFO_OS_MSK+AR_NIC_RMT_ERR_INFO_OS_MSK_SIZE-1
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC                       	(AR_RMT_BASE+0x0000004100ull)
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SIZE                  	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_LIMIT                 	AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC+AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SIZE-1
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC                        	(AR_RMT_BASE+0x0000004110ull)
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SIZE                   	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_LIMIT                  	AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC+AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SIZE-1
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY                         	(AR_RMT_BASE+0x0000004120ull)
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY_SIZE                    	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY_LIMIT                   	AR_NIC_RMT_ERR_INFO_INQ_PARITY+AR_NIC_RMT_ERR_INFO_INQ_PARITY_SIZE-1
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC                        	(AR_RMT_BASE+0x0000004130ull)
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SIZE                   	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_LIMIT                  	AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC+AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SIZE-1
#define AR_NIC_RMT_ERR_INFO_HSS_PKT                            	(AR_RMT_BASE+0x0000004140ull)
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SIZE                       	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_LIMIT                      	AR_NIC_RMT_ERR_INFO_HSS_PKT+AR_NIC_RMT_ERR_INFO_HSS_PKT_SIZE-1
#define AR_NIC_RMT_ERR_INFO_OS_PKT                             	(AR_RMT_BASE+0x0000004148ull)
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SIZE                        	0x0000000008ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_LIMIT                       	AR_NIC_RMT_ERR_INFO_OS_PKT+AR_NIC_RMT_ERR_INFO_OS_PKT_SIZE-1
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL                         	(AR_RMT_BASE+0x0000004200ull)
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_SIZE                    	0x0000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_LIMIT                   	AR_NIC_RMT_DBG_ERRINJ_DESC_TBL+AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_SIZE-1
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL                          	(AR_RMT_BASE+0x0000004208ull)
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_SIZE                     	0x0000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_LIMIT                    	AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL+AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_SIZE-1
#define AR_NIC_RMT_DBG_ERRINJ_INQ                              	(AR_RMT_BASE+0x0000004210ull)
#define AR_NIC_RMT_DBG_ERRINJ_INQ_SIZE                         	0x0000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_LIMIT                        	AR_NIC_RMT_DBG_ERRINJ_INQ+AR_NIC_RMT_DBG_ERRINJ_INQ_SIZE-1
#define AR_NIC_RMT_DBG_ERRINJ_CAM                              	(AR_RMT_BASE+0x0000004218ull)
#define AR_NIC_RMT_DBG_ERRINJ_CAM_SIZE                         	0x0000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_CAM_LIMIT                        	AR_NIC_RMT_DBG_ERRINJ_CAM+AR_NIC_RMT_DBG_ERRINJ_CAM_SIZE-1
#define AR_NIC_RMT_PRF_PUT_BYTES_RX                            	(AR_RMT_BASE+0x0000004300ull)
#define AR_NIC_RMT_PRF_PUT_BYTES_RX_SIZE                       	0x0000000008ull
#define AR_NIC_RMT_PRF_PUT_BYTES_RX_LIMIT                      	AR_NIC_RMT_PRF_PUT_BYTES_RX+AR_NIC_RMT_PRF_PUT_BYTES_RX_SIZE-1
#define AR_NIC_RMT_PRF_SEND_BYTES_RX                           	(AR_RMT_BASE+0x0000004308ull)
#define AR_NIC_RMT_PRF_SEND_BYTES_RX_SIZE                      	0x0000000008ull
#define AR_NIC_RMT_PRF_SEND_BYTES_RX_LIMIT                     	AR_NIC_RMT_PRF_SEND_BYTES_RX+AR_NIC_RMT_PRF_SEND_BYTES_RX_SIZE-1

/*
 *  AR_NIC_RMT_CFG_BTE_RX_DESC DEFINES
 */
#define AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_MASK                          	0x8000000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_MASK                  	0x4000000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_MASK                        	0x0007000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_MASK                       	0x0000ffffffffffc0ull
#define AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_BP                            	63
#define AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_BP                    	62
#define AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_BP                          	48
#define AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_BP                         	6
#define AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_QW                            	0
#define AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_QW                    	0
#define AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_QW                          	0
#define AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_MASK             	0x000000000003ffffull
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_BP               	0
#define AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_MASK           	0xffffff0000000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_MASK              	0x0000008000000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_MASK       	0x0000004000000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_MASK     	0x0000002000000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_MASK       	0x0000001000000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_MASK     	0x0000000800000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_MASK     	0x0000000400000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_MASK      	0x0000000200000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_MASK       	0x0000000100000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_MASK        	0x0000000080000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_MASK      	0x0000000040000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_MASK        	0x0000000020000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_MASK      	0x0000000010000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_MASK      	0x0000000008000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_MASK       	0x0000000004000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_MASK   	0x0000000002000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_MASK        	0x0000000001000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_MASK        	0x0000000000800000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_MASK         	0x0000000000400000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_MASK         	0x0000000000200000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_MASK         	0x0000000000100000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_MASK         	0x0000000000080000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_MASK          	0x0000000000040000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_MASK             	0x000000000003ffffull
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_BP             	40
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_BP                	39
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_BP         	38
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_BP       	37
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_BP         	36
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_BP       	35
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_BP       	34
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_BP        	33
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_BP         	32
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_BP          	31
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_BP        	30
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_BP          	29
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_BP        	28
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_BP        	27
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_BP         	26
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_BP     	25
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_BP          	24
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_BP          	23
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_BP           	22
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_BP           	21
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_BP           	20
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_BP           	19
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_BP            	18
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_BP               	0
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_QW             	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_QW                	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_QW         	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_QW       	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_QW         	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_QW       	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_QW       	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_QW        	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_QW         	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_QW          	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_QW        	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_QW          	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_QW        	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_QW        	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_QW         	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_QW     	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_QW          	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_QW          	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_QW           	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_QW           	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_QW           	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_QW           	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_QW            	1
#define AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_QW               	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_MASK             	0xfffffff800000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_MASK                    	0x0000000400000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_MASK                   	0x0000000200000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_MASK             	0x0000000100000000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_MASK                	0x00000000ffff0000ull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_MASK                  	0x000000000000ffffull
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_BP               	35
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_BP                      	34
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_BP                     	33
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_BP               	32
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_BP                  	16
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_BP                    	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_QW               	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_QW                      	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_QW                     	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_QW               	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_QW                  	0
#define AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_FLG_1_HI_RMT DEFINES
 */
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_MASK                 	0x000000000003ffffull
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_BP                   	0
#define AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_QW                   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_FLG_1_MID_RMT DEFINES
 */
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_MASK                 	0xffffffffe0000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_MASK                 	0x0000000010000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_MASK                	0x0000000008000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_MASK              	0x0000000004000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_MASK                	0x0000000002000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_MASK              	0x0000000001000000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_MASK                	0x0000000000800000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_MASK              	0x0000000000400000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_MASK                	0x0000000000200000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_MASK              	0x0000000000100000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_MASK               	0x0000000000080000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_MASK               	0x0000000000040000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_MASK                  	0x0000000000020000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_MASK                  	0x0000000000010000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_MASK                    	0x0000000000008000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_MASK              	0x0000000000004000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_MASK          	0x0000000000002000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_MASK             	0x0000000000001000ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_MASK             	0x0000000000000800ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_MASK                 	0x0000000000000400ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_MASK                  	0x0000000000000200ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_MASK                  	0x0000000000000100ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_MASK                   	0x0000000000000080ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_MASK                   	0x0000000000000040ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_MASK                  	0x0000000000000020ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_MASK              	0x0000000000000010ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_MASK                   	0x0000000000000008ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_MASK                   	0x0000000000000004ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_MASK                    	0x0000000000000002ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_MASK                     	0x0000000000000001ull
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_BP                   	29
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_BP                   	28
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_BP                  	27
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_BP                	26
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_BP                  	25
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_BP                	24
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_BP                  	23
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_BP                	22
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_BP                  	21
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_BP                	20
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_BP                 	19
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_BP                 	18
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_BP                    	17
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_BP                    	16
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_BP                      	15
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_BP                	14
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_BP            	13
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_BP               	12
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_BP               	11
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_BP                   	10
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_BP                    	9
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_BP                    	8
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_BP                     	7
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_BP                     	6
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_BP                    	5
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_BP                	4
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_BP                     	3
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_BP                     	2
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_BP                      	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_BP                       	0
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_QW                   	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_QW                   	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_QW                  	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_QW                  	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_QW                  	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_QW                  	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_QW                 	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_QW                 	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_QW                    	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_QW                    	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_QW                      	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_QW            	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_QW               	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_QW               	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_QW                   	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_QW                    	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_QW                    	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_QW                     	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_QW                     	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_QW                    	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_QW                	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_QW                     	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_QW                     	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_QW                      	1
#define AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_QW                       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_FLG_1_LO_RMT DEFINES
 */
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_MASK                   	0xffffffffe0000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_MASK                	0x0000000010000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_MASK               	0x0000000008000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_MASK             	0x0000000004000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_MASK               	0x0000000002000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_MASK             	0x0000000001000000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_MASK               	0x0000000000800000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_MASK             	0x0000000000400000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_MASK               	0x0000000000200000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_MASK             	0x0000000000100000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_MASK              	0x0000000000080000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_MASK              	0x0000000000040000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_MASK                 	0x0000000000020000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_MASK                 	0x0000000000010000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_MASK                   	0x0000000000008000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_MASK             	0x0000000000004000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_MASK         	0x0000000000002000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_MASK            	0x0000000000001000ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_MASK            	0x0000000000000800ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_MASK                	0x0000000000000400ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_MASK                 	0x0000000000000200ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_MASK                 	0x0000000000000100ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_MASK                  	0x0000000000000080ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_MASK                  	0x0000000000000040ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_MASK                 	0x0000000000000020ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_MASK             	0x0000000000000010ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_MASK                  	0x0000000000000008ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_MASK                  	0x0000000000000004ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_MASK                   	0x0000000000000002ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_MASK                       	0x0000000000000001ull
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_BP                     	29
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_BP                  	28
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_BP                 	27
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_BP               	26
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_BP                 	25
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_BP               	24
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_BP                 	23
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_BP               	22
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_BP                 	21
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_BP               	20
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_BP                	19
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_BP                	18
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_BP                   	17
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_BP                   	16
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_BP                     	15
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_BP               	14
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_BP           	13
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_BP              	12
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_BP              	11
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_BP                  	10
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_BP                   	9
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_BP                   	8
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_BP                    	7
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_BP                    	6
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_BP                   	5
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_BP               	4
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_BP                    	3
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_BP                    	2
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_BP                     	1
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_BP                         	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_QW                     	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_QW                  	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_QW                 	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_QW                 	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_QW                 	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_QW                 	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_QW                	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_QW                	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_QW                   	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_QW                   	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_QW                     	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_QW           	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_QW              	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_QW              	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_QW                  	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_QW                   	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_QW                   	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_QW                    	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_QW                    	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_QW                   	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_QW               	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_QW                    	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_QW                    	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_QW                     	0
#define AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CAM_2_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_MASK                      	0x0000000000020000ull
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_MASK                    	0x000000000001ffffull
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_BP                        	17
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_BP                      	0
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_QW                        	2
#define AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_QW                      	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CAM_2_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_MASK                   	0xffc0000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_MASK                     	0x003f000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_MASK     	0x0000800000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_MASK      	0x0000400000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_MASK 	0x0000200000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_MASK  	0x0000100000000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_MASK                 	0x00000ff800000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_MASK                    	0x0000000400000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_MASK                         	0x0000000200000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_MASK                        	0x0000000100000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_MASK                   	0x0000000080000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_MASK                    	0x0000000040000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_MASK                     	0x0000000020000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_MASK                   	0x0000000010000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_MASK               	0x0000000008000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_MASK                       	0x0000000004000000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_MASK                   	0x0000000003fe0000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_MASK                      	0x0000000000010000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_MASK                      	0x0000000000008000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_MASK                        	0x0000000000004000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_MASK                  	0x0000000000002000ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_MASK          	0x0000000000001ff0ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_MASK                 	0x0000000000000008ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_MASK                 	0x0000000000000004ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_MASK                      	0x0000000000000002ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_MASK                      	0x0000000000000001ull
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_BP                     	54
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_BP                       	48
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_BP       	47
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_BP        	46
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_BP   	45
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_BP    	44
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_BP                   	35
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_BP                      	34
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_BP                           	33
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_BP                          	32
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_BP                     	31
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_BP                      	30
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_BP                       	29
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_BP                     	28
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_BP                 	27
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_BP                         	26
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_BP                     	17
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_BP                        	16
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_BP                        	15
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_BP                          	14
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_BP                    	13
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_BP            	4
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_BP                   	3
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_BP                   	2
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_BP                        	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_BP                        	0
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_QW                     	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_QW                       	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_QW       	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_QW        	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_QW   	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_QW    	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_QW                   	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_QW                      	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_QW                           	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_QW                          	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_QW                     	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_QW                      	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_QW                       	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_QW                     	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_QW                 	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_QW                         	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_QW                     	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_QW                        	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_QW                        	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_QW                          	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_QW                    	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_QW            	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_QW                   	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_QW                   	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_QW                        	1
#define AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_QW                        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CAM_2_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_MASK                      	0x8000000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_MASK                  	0x4000000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_MASK                    	0x2000000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_MASK                        	0x1ff8000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_MASK                 	0x0004000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_MASK         	0x0002000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_MASK           	0x0001000000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_MASK            	0x0000800000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_MASK            	0x0000400000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_MASK             	0x0000200000000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_MASK                     	0x00001ff800000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_MASK                 	0x00000007fe000000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_MASK                 	0x0000000001ff8000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_MASK               	0x0000000000004000ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_MASK                      	0x0000000000003800ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_MASK                         	0x0000000000000600ull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_MASK                      	0x00000000000001ffull
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_BP                        	63
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_BP                    	62
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_BP                      	61
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_BP                          	51
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_BP                   	50
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_BP           	49
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_BP             	48
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_BP              	47
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_BP              	46
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_BP               	45
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_BP                       	35
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_BP                   	25
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_BP                   	15
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_BP                 	14
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_BP                        	11
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_BP                           	9
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_BP                        	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_QW                        	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_QW                    	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_QW                      	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_QW                          	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_QW                   	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_QW           	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_QW             	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_QW              	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_QW              	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_QW               	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_QW                       	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_QW                   	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_QW                   	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_QW                 	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_QW                        	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_QW                           	0
#define AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_MASK           	0x000000000003f000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_MASK      	0x0000000000000800ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_MASK      	0x0000000000000400ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_MASK      	0x0000000000000200ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_MASK    	0x0000000000000100ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_MASK     	0x0000000000000080ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_MASK                  	0x0000000000000070ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_MASK                  	0x000000000000000eull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_MASK             	0x0000000000000001ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_BP             	12
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_BP        	11
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_BP        	10
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_BP        	9
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_BP      	8
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_BP       	7
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_BP                    	4
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_BP                    	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_BP               	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_QW             	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_QW        	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_QW        	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_QW        	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_QW      	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_QW       	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_QW                    	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_QW                    	2
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_MASK            	0x8000000000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_MASK      	0x7f80000000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_MASK           	0x0040000000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_MASK             	0x0038000000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_MASK           	0x0007e00000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_MASK           	0x0000180000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_MASK          	0x000007e000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_MASK          	0x0000001000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_MASK           	0x0000000800000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_MASK            	0x0000000600000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_MASK            	0x00000001c0000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_MASK         	0x0000000020000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_MASK     	0x0000000010000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_MASK            	0x000000000c000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_MASK                   	0x0000000002000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_MASK                   	0x0000000001000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_MASK                  	0x0000000000800000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_MASK               	0x0000000000700000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_MASK               	0x0000000000080000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_MASK               	0x0000000000040000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_MASK                 	0x000000000003ff00ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_MASK         	0x0000000000000080ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_MASK          	0x0000000000000040ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_MASK           	0x000000000000003full
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_BP              	63
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_BP        	55
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_BP             	54
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_BP               	51
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_BP             	45
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_BP             	43
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_BP            	37
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_BP            	36
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_BP             	35
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_BP              	33
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_BP              	30
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_BP           	29
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_BP       	28
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_BP              	26
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_BP                     	25
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_BP                     	24
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_BP                    	23
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_BP                 	20
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_BP                 	19
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_BP                 	18
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_BP                   	8
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_BP           	7
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_BP            	6
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_BP             	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_QW              	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_QW        	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_QW             	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_QW               	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_QW             	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_QW             	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_QW            	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_QW            	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_QW             	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_QW              	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_QW              	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_QW           	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_QW       	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_QW              	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_QW                     	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_QW                     	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_QW                    	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_QW                 	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_QW                 	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_QW                 	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_QW                   	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_QW           	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_QW            	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_MASK            	0xffc0000000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_MASK              	0x003ffc0000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_MASK            	0x0000020000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_MASK 	0x0000018000000000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_MASK	0x0000007fff800000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_MASK            	0x0000000000400000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_MASK   	0x0000000000200000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_MASK  	0x0000000000100000ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_MASK                     	0x00000000000ff800ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_MASK                  	0x00000000000007feull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_MASK      	0x0000000000000001ull
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_BP              	54
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_BP                	42
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_BP              	41
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_BP   	39
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_BP  	23
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_BP              	22
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_BP     	21
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_BP    	20
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_BP                       	11
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_BP                    	1
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_BP        	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_QW              	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_QW                	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_QW              	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_QW   	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_QW  	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_QW              	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_QW     	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_QW    	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_QW                       	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_QW                    	0
#define AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_MASK          	0x0000000000038000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_MASK    	0x0000000000004000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_MASK      	0x0000000000002000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_MASK         	0x0000000000001c00ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_MASK       	0x00000000000003feull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_MASK            	0x0000000000000001ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_BP            	15
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_BP      	14
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_BP        	13
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_BP           	10
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_BP         	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_BP              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_QW            	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_QW      	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_QW        	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_QW           	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_QW         	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_QW              	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_MASK           	0xc000000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_MASK              	0x3fe0000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_MASK        	0x001ff00000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_MASK               	0x0000080000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_MASK           	0x0000040000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_MASK         	0x0000020000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_MASK           	0x0000010000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_MASK             	0x0000008000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_MASK              	0x0000004000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_MASK          	0x0000003000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_MASK           	0x0000000800000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_MASK          	0x00000007ff000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_MASK          	0x0000000000ffff00ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_MASK          	0x00000000000000ffull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_BP             	62
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_BP                	53
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_BP          	44
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_BP                 	43
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_BP             	42
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_BP           	41
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_BP             	40
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_BP               	39
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_BP                	38
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_BP            	36
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_BP             	35
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_BP            	24
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_BP            	8
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_BP            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_QW             	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_QW                	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_QW          	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_QW                 	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_QW             	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_QW           	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_QW             	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_QW               	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_QW                	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_QW            	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_QW             	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_QW            	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_QW            	1
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_MASK           	0xf000000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_MASK      	0x0f00000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_MASK           	0x0080000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_MASK          	0x0040000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_MASK        	0x0020000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_MASK          	0x0010000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_MASK        	0x0008000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_MASK          	0x0004000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_MASK        	0x0002000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_MASK          	0x0001000000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_MASK        	0x0000800000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_MASK         	0x0000400000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_MASK         	0x0000200000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_MASK            	0x0000100000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_MASK            	0x0000080000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_MASK              	0x0000040000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_MASK        	0x0000020000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_MASK    	0x0000010000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_MASK       	0x0000008000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_MASK       	0x0000004000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_MASK           	0x0000002000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_MASK            	0x0000001000000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_MASK            	0x0000000800000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_MASK             	0x0000000400000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_MASK             	0x0000000200000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_MASK            	0x0000000100000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_MASK        	0x0000000080000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_MASK            	0x0000000060000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_MASK                 	0x000000001e000000ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_MASK               	0x0000000001fff800ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_MASK                	0x0000000000000400ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_MASK                 	0x0000000000000200ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_MASK       	0x0000000000000180ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_MASK          	0x0000000000000040ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_MASK         	0x0000000000000020ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_MASK         	0x000000000000001cull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_MASK           	0x0000000000000003ull
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_BP             	60
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_BP        	56
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_BP             	55
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_BP            	54
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_BP          	53
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_BP            	52
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_BP          	51
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_BP            	50
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_BP          	49
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_BP            	48
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_BP          	47
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_BP           	46
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_BP           	45
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_BP              	44
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_BP              	43
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_BP                	42
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_BP          	41
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_BP      	40
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_BP         	39
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_BP         	38
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_BP             	37
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_BP              	36
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_BP              	35
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_BP               	34
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_BP               	33
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_BP              	32
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_BP          	31
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_BP              	29
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_BP                   	25
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_BP                 	11
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_BP                  	10
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_BP                   	9
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_BP         	7
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_BP            	6
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_BP           	5
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_BP           	2
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_BP             	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_QW             	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_QW        	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_QW             	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_QW            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_QW            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_QW            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_QW            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_QW           	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_QW           	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_QW                	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_QW      	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_QW         	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_QW         	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_QW             	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_QW               	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_QW               	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_QW          	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_QW              	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_QW                   	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_QW                 	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_QW                  	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_QW                   	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_QW         	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_QW            	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_QW           	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_QW           	0
#define AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CQ_5_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_MASK                  	0x000000000003ffffull
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_BP                    	0
#define AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_QW                    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CQ_5_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_MASK                 	0xfffffe0000000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_MASK               	0x0000010000000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_MASK                 	0x0000008000000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_MASK                  	0x0000004000000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_MASK              	0x0000003000000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_MASK               	0x0000000800000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_MASK              	0x00000007ff000000ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_MASK              	0x0000000000ffff00ull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_MASK              	0x00000000000000ffull
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_BP                   	41
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_BP                 	40
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_BP                   	39
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_BP                    	38
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_BP                	36
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_BP                 	35
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_BP                	24
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_BP                	8
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_BP                	0
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_QW                   	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_QW                 	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_QW                   	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_QW                    	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_QW                	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_QW                 	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_QW                	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_QW                	1
#define AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_CQ_5_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_MASK               	0xf000000000000000ull
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_MASK                 	0x0fffffffffffffffull
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_BP                 	60
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_BP                   	0
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_QW                 	0
#define AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_MASK                    	0x0000000000030000ull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_MASK                  	0x000000000000ffffull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_BP                      	16
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_BP                    	0
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_QW                      	2
#define AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_QW                    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_MASK                 	0xffffffffffffffffull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_BP                   	0
#define AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_QW                   	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_MASK                  	0xffffffffffffffffull
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_BP                    	0
#define AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_MASK        	0x0000000000030000ull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK      	0x000000000000ffffull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_BP          	16
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_BP        	0
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_QW          	2
#define AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK     	0xffffffffffffffffull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_BP       	0
#define AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT DEFINES
 */
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK      	0xffffffffffffffffull
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_BP        	0
#define AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC DEFINES
 */
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_MASK                  	0x000000000000ffffull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_MASK         	0x000003ff00000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_MASK                  	0x000000000000ffffull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_MASK           	0x0000ffffffffffffull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_MASK                 	0x8000000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_MASK                      	0x4000000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_MASK                     	0x2000000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_MASK                    	0x0f80000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_MASK                     	0x0070000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_MASK                        	0x0007000000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_MASK                      	0x0000f00000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_MASK                         	0x00000f0000000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_MASK                     	0x000000ff00000000ull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_MASK                   	0x00000000ffffffffull
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_BP                    	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_BP           	32
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_BP                    	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_BP             	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_BP                   	63
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_BP                        	62
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_BP                       	61
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_BP                      	55
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_BP                       	52
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_BP                          	48
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_BP                        	44
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_BP                           	40
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_BP                       	32
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_BP                     	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_QW                    	3
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_QW           	2
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_QW                    	2
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_QW             	1
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_QW                   	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_QW                        	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_QW                       	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_QW                      	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_QW                       	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_QW                          	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_QW                        	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_QW                           	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_QW                       	0
#define AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_TIMER_CONTROL DEFINES
 */
#define AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_MASK                	0x0000ffff00000000ull
#define AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_MASK                  	0x0000000000003fffull
#define AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_BP                  	32
#define AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_BP                    	0
#define AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_QW                  	0
#define AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_CAM_PARAMS0 DEFINES
 */
#define AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_MASK                          	0x8000000000000000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_MASK                      	0x000000000000ff00ull
#define AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_MASK                     	0x00000000000000ffull
#define AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_BP                            	63
#define AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_BP                        	8
#define AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_BP                       	0
#define AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_QW                            	0
#define AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_QW                        	0
#define AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_CAM_PARAMS1 DEFINES
 */
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_MASK               	0x8000000000000000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_MASK               	0x4000000000000000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_MASK              	0x3ffff80000000000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_MASK              	0x000007ffff000000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_MASK                 	0x00000000007ff000ull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_MASK                 	0x00000000000007ffull
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_BP                 	63
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_BP                 	62
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_BP                	43
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_BP                	24
#define AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_BP                   	12
#define AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_BP                   	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_QW                 	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_QW                 	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_QW                	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_QW                	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_QW                   	0
#define AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX DEFINES
 */
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_MASK               	0xffff000000000000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_MASK               	0x0000ffff00000000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_MASK               	0x00000000ffff0000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_MASK               	0x000000000000ffffull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_BP                 	48
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_BP                 	32
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_BP                 	16
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_BP                 	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_QW                 	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_QW                 	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_QW                 	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT DEFINES
 */
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_MASK                    	0xffff000000000000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_MASK                    	0x0000ffff00000000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_MASK                    	0x00000000ffff0000ull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_MASK                    	0x000000000000ffffull
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_BP                      	48
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_BP                      	32
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_BP                      	16
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_BP                      	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_QW                      	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_QW                      	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_QW                      	0
#define AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_FLG DEFINES
 */
#define AR_NIC_RMT_ERR_FLG_STALL_DROPPED_MASK                           	0x0000000010000000ull
#define AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_MASK                          	0x0000000008000000ull
#define AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_MASK                        	0x0000000004000000ull
#define AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_MASK                          	0x0000000002000000ull
#define AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_MASK                        	0x0000000001000000ull
#define AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_MASK                          	0x0000000000800000ull
#define AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_MASK                        	0x0000000000400000ull
#define AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_MASK                          	0x0000000000200000ull
#define AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_MASK                        	0x0000000000100000ull
#define AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_MASK                         	0x0000000000080000ull
#define AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_MASK                         	0x0000000000040000ull
#define AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_MASK                            	0x0000000000020000ull
#define AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_MASK                            	0x0000000000010000ull
#define AR_NIC_RMT_ERR_FLG_RX_OVERRUN_MASK                              	0x0000000000008000ull
#define AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_MASK                        	0x0000000000004000ull
#define AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_MASK                    	0x0000000000002000ull
#define AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_MASK                       	0x0000000000001000ull
#define AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_MASK                       	0x0000000000000800ull
#define AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_MASK                           	0x0000000000000400ull
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_MASK                            	0x0000000000000200ull
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_MASK                            	0x0000000000000100ull
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_MASK                             	0x0000000000000080ull
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_MASK                             	0x0000000000000040ull
#define AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_MASK                            	0x0000000000000020ull
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_MASK                        	0x0000000000000010ull
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_MASK                             	0x0000000000000008ull
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_MASK                             	0x0000000000000004ull
#define AR_NIC_RMT_ERR_FLG_INQ_PARITY_MASK                              	0x0000000000000002ull
#define AR_NIC_RMT_ERR_FLG_DIAG_ONLY_MASK                               	0x0000000000000001ull
#define AR_NIC_RMT_ERR_FLG_STALL_DROPPED_BP                             	28
#define AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_BP                            	27
#define AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_BP                          	26
#define AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_BP                            	25
#define AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_BP                          	24
#define AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_BP                            	23
#define AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_BP                          	22
#define AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_BP                            	21
#define AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_BP                          	20
#define AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_BP                           	19
#define AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_BP                           	18
#define AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_BP                              	17
#define AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_BP                              	16
#define AR_NIC_RMT_ERR_FLG_RX_OVERRUN_BP                                	15
#define AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_BP                          	14
#define AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_BP                      	13
#define AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_BP                         	12
#define AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_BP                         	11
#define AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_BP                             	10
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_BP                              	9
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_BP                              	8
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_BP                               	7
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_BP                               	6
#define AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_BP                              	5
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_BP                          	4
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_BP                               	3
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_BP                               	2
#define AR_NIC_RMT_ERR_FLG_INQ_PARITY_BP                                	1
#define AR_NIC_RMT_ERR_FLG_DIAG_ONLY_BP                                 	0
#define AR_NIC_RMT_ERR_FLG_STALL_DROPPED_QW                             	0
#define AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_QW                           	0
#define AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_QW                           	0
#define AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_QW                              	0
#define AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_QW                              	0
#define AR_NIC_RMT_ERR_FLG_RX_OVERRUN_QW                                	0
#define AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_QW                          	0
#define AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_QW                      	0
#define AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_QW                         	0
#define AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_QW                         	0
#define AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_QW                             	0
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_QW                              	0
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_QW                              	0
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_QW                               	0
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_QW                               	0
#define AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_QW                              	0
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_QW                          	0
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_QW                               	0
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_QW                               	0
#define AR_NIC_RMT_ERR_FLG_INQ_PARITY_QW                                	0
#define AR_NIC_RMT_ERR_FLG_DIAG_ONLY_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#define AR_NIC_RMT_ERR_FLG_STALL_DROPPED_EC                             	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_EC                            	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_EC                            	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_EC                            	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_EC                            	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_EC                           	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_EC                           	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_EC                              	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_EC                              	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_RX_OVERRUN_EC                                	A_EC_XACT
#define AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_EC                      	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_EC                         	A_EC_XACT
#define AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_EC                         	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_EC                             	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_EC                              	A_EC_UXACT
#define AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_EC                              	A_EC_CORR
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_EC                               	A_EC_UXACT
#define AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_EC                               	A_EC_CORR
#define AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_EC                              	A_EC_XACT
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_EC                          	A_EC_INFO
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_EC                               	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_EC                               	A_EC_CORR
#define AR_NIC_RMT_ERR_FLG_INQ_PARITY_EC                                	A_EC_XIENT
#define AR_NIC_RMT_ERR_FLG_DIAG_ONLY_EC                                 	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_CLR DEFINES
 */
#define AR_NIC_RMT_ERR_CLR_STALL_DROPPED_MASK                           	0x0000000010000000ull
#define AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_MASK                          	0x0000000008000000ull
#define AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_MASK                        	0x0000000004000000ull
#define AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_MASK                          	0x0000000002000000ull
#define AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_MASK                        	0x0000000001000000ull
#define AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_MASK                          	0x0000000000800000ull
#define AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_MASK                        	0x0000000000400000ull
#define AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_MASK                          	0x0000000000200000ull
#define AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_MASK                        	0x0000000000100000ull
#define AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_MASK                         	0x0000000000080000ull
#define AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_MASK                         	0x0000000000040000ull
#define AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_MASK                            	0x0000000000020000ull
#define AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_MASK                            	0x0000000000010000ull
#define AR_NIC_RMT_ERR_CLR_RX_OVERRUN_MASK                              	0x0000000000008000ull
#define AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_MASK                        	0x0000000000004000ull
#define AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_MASK                    	0x0000000000002000ull
#define AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_MASK                       	0x0000000000001000ull
#define AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_MASK                       	0x0000000000000800ull
#define AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_MASK                           	0x0000000000000400ull
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_MASK                            	0x0000000000000200ull
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_MASK                            	0x0000000000000100ull
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_MASK                             	0x0000000000000080ull
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_MASK                             	0x0000000000000040ull
#define AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_MASK                            	0x0000000000000020ull
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_MASK                        	0x0000000000000010ull
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_MASK                             	0x0000000000000008ull
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_MASK                             	0x0000000000000004ull
#define AR_NIC_RMT_ERR_CLR_INQ_PARITY_MASK                              	0x0000000000000002ull
#define AR_NIC_RMT_ERR_CLR_DIAG_ONLY_MASK                               	0x0000000000000001ull
#define AR_NIC_RMT_ERR_CLR_STALL_DROPPED_BP                             	28
#define AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_BP                            	27
#define AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_BP                          	26
#define AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_BP                            	25
#define AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_BP                          	24
#define AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_BP                            	23
#define AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_BP                          	22
#define AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_BP                            	21
#define AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_BP                          	20
#define AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_BP                           	19
#define AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_BP                           	18
#define AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_BP                              	17
#define AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_BP                              	16
#define AR_NIC_RMT_ERR_CLR_RX_OVERRUN_BP                                	15
#define AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_BP                          	14
#define AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_BP                      	13
#define AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_BP                         	12
#define AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_BP                         	11
#define AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_BP                             	10
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_BP                              	9
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_BP                              	8
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_BP                               	7
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_BP                               	6
#define AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_BP                              	5
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_BP                          	4
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_BP                               	3
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_BP                               	2
#define AR_NIC_RMT_ERR_CLR_INQ_PARITY_BP                                	1
#define AR_NIC_RMT_ERR_CLR_DIAG_ONLY_BP                                 	0
#define AR_NIC_RMT_ERR_CLR_STALL_DROPPED_QW                             	0
#define AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_QW                            	0
#define AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_QW                          	0
#define AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_QW                           	0
#define AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_QW                           	0
#define AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_QW                              	0
#define AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_QW                              	0
#define AR_NIC_RMT_ERR_CLR_RX_OVERRUN_QW                                	0
#define AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_QW                          	0
#define AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_QW                      	0
#define AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_QW                         	0
#define AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_QW                         	0
#define AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_QW                             	0
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_QW                              	0
#define AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_QW                              	0
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_QW                               	0
#define AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_QW                               	0
#define AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_QW                              	0
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_QW                          	0
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_QW                               	0
#define AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_QW                               	0
#define AR_NIC_RMT_ERR_CLR_INQ_PARITY_QW                                	0
#define AR_NIC_RMT_ERR_CLR_DIAG_ONLY_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_HSS_MSK DEFINES
 */
#define AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_MASK                       	0x0000000010000000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_MASK                      	0x0000000008000000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_MASK                    	0x0000000004000000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_MASK                      	0x0000000002000000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_MASK                    	0x0000000001000000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_MASK                      	0x0000000000800000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_MASK                    	0x0000000000400000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_MASK                      	0x0000000000200000ull
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_MASK                    	0x0000000000100000ull
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_MASK                     	0x0000000000080000ull
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_MASK                     	0x0000000000040000ull
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_MASK                        	0x0000000000020000ull
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_MASK                        	0x0000000000010000ull
#define AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_MASK                          	0x0000000000008000ull
#define AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_MASK                    	0x0000000000004000ull
#define AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_MASK                	0x0000000000002000ull
#define AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_MASK                   	0x0000000000001000ull
#define AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_MASK                   	0x0000000000000800ull
#define AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_MASK                       	0x0000000000000400ull
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_MASK                        	0x0000000000000200ull
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_MASK                        	0x0000000000000100ull
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_MASK                         	0x0000000000000080ull
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_MASK                         	0x0000000000000040ull
#define AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_MASK                        	0x0000000000000020ull
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_MASK                    	0x0000000000000010ull
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_MASK                         	0x0000000000000008ull
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_MASK                         	0x0000000000000004ull
#define AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_MASK                          	0x0000000000000002ull
#define AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_MASK                           	0x0000000000000001ull
#define AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_BP                         	28
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_BP                        	27
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_BP                      	26
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_BP                        	25
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_BP                      	24
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_BP                        	23
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_BP                      	22
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_BP                        	21
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_BP                      	20
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_BP                       	19
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_BP                       	18
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_BP                          	17
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_BP                          	16
#define AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_BP                            	15
#define AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_BP                      	14
#define AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_BP                  	13
#define AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_BP                     	12
#define AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_BP                     	11
#define AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_BP                         	10
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_BP                          	9
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_BP                          	8
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_BP                           	7
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_BP                           	6
#define AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_BP                          	5
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_BP                      	4
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_BP                           	3
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_BP                           	2
#define AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_BP                            	1
#define AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_BP                             	0
#define AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_QW                         	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_QW                        	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_QW                        	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_QW                        	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_QW                        	0
#define AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_QW                       	0
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_QW                       	0
#define AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_QW                          	0
#define AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_QW                          	0
#define AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_QW                            	0
#define AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_QW                  	0
#define AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_QW                     	0
#define AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_QW                     	0
#define AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_QW                         	0
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_QW                          	0
#define AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_QW                          	0
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_QW                           	0
#define AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_QW                           	0
#define AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_QW                          	0
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_QW                      	0
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_QW                           	0
#define AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_QW                           	0
#define AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_QW                            	0
#define AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_OS_MSK DEFINES
 */
#define AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_MASK                        	0x0000000010000000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_MASK                       	0x0000000008000000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_MASK                     	0x0000000004000000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_MASK                       	0x0000000002000000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_MASK                     	0x0000000001000000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_MASK                       	0x0000000000800000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_MASK                     	0x0000000000400000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_MASK                       	0x0000000000200000ull
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_MASK                     	0x0000000000100000ull
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_MASK                      	0x0000000000080000ull
#define AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_MASK                      	0x0000000000040000ull
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_MASK                         	0x0000000000020000ull
#define AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_MASK                         	0x0000000000010000ull
#define AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_MASK                           	0x0000000000008000ull
#define AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_MASK                     	0x0000000000004000ull
#define AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_MASK                 	0x0000000000002000ull
#define AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_MASK                    	0x0000000000001000ull
#define AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_MASK                    	0x0000000000000800ull
#define AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_MASK                        	0x0000000000000400ull
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_MASK                         	0x0000000000000200ull
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_MASK                         	0x0000000000000100ull
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_MASK                          	0x0000000000000080ull
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_MASK                          	0x0000000000000040ull
#define AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_MASK                         	0x0000000000000020ull
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_MASK                     	0x0000000000000010ull
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_MASK                          	0x0000000000000008ull
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_MASK                          	0x0000000000000004ull
#define AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_MASK                           	0x0000000000000002ull
#define AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_BP                          	28
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_BP                         	27
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_BP                       	26
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_BP                         	25
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_BP                       	24
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_BP                         	23
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_BP                       	22
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_BP                         	21
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_BP                       	20
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_BP                        	19
#define AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_BP                        	18
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_BP                           	17
#define AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_BP                           	16
#define AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_BP                             	15
#define AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_BP                       	14
#define AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_BP                   	13
#define AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_BP                      	12
#define AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_BP                      	11
#define AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_BP                          	10
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_BP                           	9
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_BP                           	8
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_BP                            	7
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_BP                            	6
#define AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_BP                           	5
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_BP                       	4
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_BP                            	3
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_BP                            	2
#define AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_BP                             	1
#define AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_BP                              	0
#define AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_QW                          	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_QW                         	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_QW                         	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_QW                         	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_QW                         	0
#define AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_QW                        	0
#define AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_QW                        	0
#define AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_QW                           	0
#define AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_QW                           	0
#define AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_QW                             	0
#define AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_QW                   	0
#define AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_QW                      	0
#define AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_QW                      	0
#define AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_QW                          	0
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_QW                           	0
#define AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_QW                           	0
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_QW                            	0
#define AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_QW                            	0
#define AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_QW                           	0
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_QW                       	0
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_QW                            	0
#define AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_QW                            	0
#define AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_QW                             	0
#define AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_FIRST_FLG DEFINES
 */
#define AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_MASK                     	0x0000000010000000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_MASK                    	0x0000000008000000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_MASK                  	0x0000000004000000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_MASK                    	0x0000000002000000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_MASK                  	0x0000000001000000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_MASK                    	0x0000000000800000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_MASK                  	0x0000000000400000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_MASK                    	0x0000000000200000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_MASK                  	0x0000000000100000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_MASK                   	0x0000000000080000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_MASK                   	0x0000000000040000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_MASK                      	0x0000000000020000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_MASK                      	0x0000000000010000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_MASK                        	0x0000000000008000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_MASK                  	0x0000000000004000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_MASK              	0x0000000000002000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_MASK                 	0x0000000000001000ull
#define AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_MASK                 	0x0000000000000800ull
#define AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_MASK                     	0x0000000000000400ull
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_MASK                      	0x0000000000000200ull
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_MASK                      	0x0000000000000100ull
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_MASK                       	0x0000000000000080ull
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_MASK                       	0x0000000000000040ull
#define AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_MASK                      	0x0000000000000020ull
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_MASK                  	0x0000000000000010ull
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_MASK                       	0x0000000000000008ull
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_MASK                       	0x0000000000000004ull
#define AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_MASK                        	0x0000000000000002ull
#define AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_MASK                         	0x0000000000000001ull
#define AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_BP                       	28
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_BP                      	27
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_BP                    	26
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_BP                      	25
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_BP                    	24
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_BP                      	23
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_BP                    	22
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_BP                      	21
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_BP                    	20
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_BP                     	19
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_BP                     	18
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_BP                        	17
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_BP                        	16
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_BP                          	15
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_BP                    	14
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_BP                	13
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_BP                   	12
#define AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_BP                   	11
#define AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_BP                       	10
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_BP                        	9
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_BP                        	8
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_BP                         	7
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_BP                         	6
#define AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_BP                        	5
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_BP                    	4
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_BP                         	3
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_BP                         	2
#define AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_BP                          	1
#define AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_BP                           	0
#define AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_QW                       	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_QW                      	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_QW                      	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_QW                      	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_QW                      	0
#define AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_QW                     	0
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_QW                     	0
#define AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_QW                        	0
#define AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_QW                        	0
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_QW                          	0
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_QW                	0
#define AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_QW                   	0
#define AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_QW                   	0
#define AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_QW                       	0
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_QW                        	0
#define AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_QW                        	0
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_QW                         	0
#define AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_QW                         	0
#define AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_QW                        	0
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_QW                    	0
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_QW                         	0
#define AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_QW                         	0
#define AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_QW                          	0
#define AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_HSS_MSK DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_MASK                            	0x000000001ffffffeull
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_BP                              	1
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_BP                        	0
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_QW                              	0
#define AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_OS_MSK DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_MASK                             	0x000000001ffffffeull
#define AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_MASK                       	0x0000000000000001ull
#define AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_BP                               	1
#define AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_BP                         	0
#define AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_QW                               	0
#define AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_MASK               	0x000003ff00000000ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_MASK              	0x00000000ff000000ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_MASK               	0x00000000003ff000ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_MASK              	0x0000000000000ff0ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_MASK          	0x0000000000000008ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_MASK          	0x0000000000000004ull
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_BP                 	32
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_BP                	24
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_BP                 	12
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_BP                	4
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_BP            	3
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_BP            	2
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_QW                 	0
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_QW                	0
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_QW                 	0
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_QW                	0
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_QW            	0
#define AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_QW            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_MASK                	0x00000e0000000000ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_MASK                	0x000001ff00000000ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_MASK               	0x00000000ff000000ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_MASK                	0x0000000000e00000ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_MASK                	0x00000000001ff000ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_MASK               	0x0000000000000ff0ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_MASK           	0x0000000000000008ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_MASK           	0x0000000000000004ull
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_BP                  	41
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_BP                  	32
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_BP                 	24
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_BP                  	21
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_BP                  	12
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_BP                 	4
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_BP             	3
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_BP             	2
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_QW                  	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_QW                  	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_QW                 	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_QW                  	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_QW                  	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_QW                 	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_QW             	0
#define AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_INQ_PARITY DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_MASK                         	0x000000000000000full
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_BP                           	0
#define AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_MASK                    	0x0000000300000000ull
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_MASK               	0x00000000ff000000ull
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_MASK                    	0x0000000000003000ull
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_MASK               	0x0000000000000ff0ull
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_BP                      	32
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_BP                 	24
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_BP                      	12
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_BP                 	4
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_QW                      	0
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_QW                 	0
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_QW                      	0
#define AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_HSS_PKT DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_MASK                    	0xf800000000000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_MASK                        	0x0400000000000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_MASK                       	0x0200000000000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_MASK                        	0x01ff000000000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_MASK                          	0x0000fff000000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_MASK                         	0x0000000ff8000000ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_MASK                         	0x0000000007fff800ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_MASK                          	0x0000000000000600ull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_MASK                           	0x00000000000001ffull
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_BP                      	59
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_BP                          	58
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_BP                         	57
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_BP                          	48
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_BP                            	36
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_BP                           	27
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_BP                           	11
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_BP                            	9
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_BP                             	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_QW                      	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_QW                          	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_QW                         	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_QW                          	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_QW                            	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_QW                           	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_QW                           	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_QW                            	0
#define AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_ERR_INFO_OS_PKT DEFINES
 */
#define AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_MASK                     	0xf800000000000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_MASK                         	0x0400000000000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_MASK                        	0x0200000000000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_MASK                         	0x01ff000000000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_MASK                           	0x0000fff000000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_MASK                          	0x0000000ff8000000ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_MASK                          	0x0000000007fff800ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_MASK                           	0x0000000000000600ull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_MASK                            	0x00000000000001ffull
#define AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_BP                       	59
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_BP                           	58
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_BP                          	57
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_BP                           	48
#define AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_BP                             	36
#define AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_BP                            	27
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_BP                            	11
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_BP                             	9
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_BP                              	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_QW                       	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_QW                           	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_QW                          	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_QW                           	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_QW                             	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_QW                            	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_QW                            	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_QW                             	0
#define AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_ERRINJ_DESC_TBL DEFINES
 */
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK                     	0x000003ff00000000ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK                   	0x00000000007f0000ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK                   	0x0000000000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_MASK                        	0x0000000000000006ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_MASK                      	0x0000000000000001ull
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_BP                       	32
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP                     	16
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP                     	3
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_BP                          	1
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_BP                        	0
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_QW                       	0
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_QW                     	0
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_QW                     	0
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_QW                          	0
#define AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL DEFINES
 */
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_MASK                      	0x000001ff00000000ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_MASK                    	0x0000000000ff0000ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_MASK                          	0x0000000000000070ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_MASK                    	0x0000000000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_MASK                         	0x0000000000000006ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_MASK                       	0x0000000000000001ull
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_BP                        	32
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_BP                      	16
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_BP                            	4
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_BP                      	3
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_BP                           	1
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_BP                         	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_QW                        	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_QW                      	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_QW                            	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_QW                      	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_QW                           	0
#define AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_ERRINJ_INQ DEFINES
 */
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_MASK                      	0x00000000ff000000ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_MASK                      	0x0000000000ff0000ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_MASK                           	0x000000000000f000ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_MASK                             	0x0000000000000400ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_MASK                            	0x0000000000000070ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_MASK                        	0x0000000000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_MASK                             	0x0000000000000002ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_MASK                           	0x0000000000000001ull
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_BP                        	24
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_BP                        	16
#define AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_BP                             	12
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_BP                               	10
#define AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_BP                              	4
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_BP                          	3
#define AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_BP                               	1
#define AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_BP                             	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_QW                        	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_QW                        	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_QW                             	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_QW                               	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_QW                              	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_QW                          	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_QW                               	0
#define AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_ERRINJ_CAM DEFINES
 */
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_MASK                          	0x000001ff00000000ull
#define AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_MASK                        	0x0000000000000008ull
#define AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_MASK                             	0x0000000000000006ull
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_MASK                           	0x0000000000000001ull
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_BP                            	32
#define AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_BP                          	3
#define AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_BP                               	1
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_BP                             	0
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_QW                            	0
#define AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_QW                          	0
#define AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_QW                               	0
#define AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_PRF_PUT_BYTES_RX DEFINES
 */
#define AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_MASK                            	0xffffffffffffffffull
#define AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_BP                              	0
#define AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_PRF_SEND_BYTES_RX DEFINES
 */
#define AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_MASK                           	0xffffffffffffffffull
#define AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_BP                             	0
#define AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_RX_CAM DEFINES
 */
#define AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_MASK                            	0x0000000070000000ull
#define AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_MASK                           	0x0000000008000000ull
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_MASK                           	0x0000000007fff800ull
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_MASK                            	0x0000000000000600ull
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_MASK                             	0x00000000000001ffull
#define AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_BP                              	28
#define AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_BP                             	27
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_BP                             	11
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_BP                              	9
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_BP                               	0
#define AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_QW                              	0
#define AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_QW                             	0
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_QW                             	0
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_QW                              	0
#define AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_RMT_DBG_SEQ_TBL DEFINES
 */
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_MASK                         	0xffffffffffffffffull
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_MASK                           	0xffffffffffffffffull
#define AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_MASK                            	0x0700000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_MASK                             	0x00c0000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_MASK                           	0x003f000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_MASK                        	0x0000ffffffffffc0ull
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_MASK                      	0x0000fffffffffff8ull
#define AR_NIC_RMT_DBG_SEQ_TBL_BTECH_MASK                               	0x0000000000000018ull
#define AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_MASK                            	0x0000000000000001ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_MASK                         	0x8000000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_MASK                             	0x4000000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_MASK                           	0x00f0000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_MASK                      	0x3ffffc0000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_MASK                        	0x000003ffffffffffull
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_MASK                             	0x0000ffffffffffffull
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_MASK                           	0x00000ffe00000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_MASK                     	0x00000fff00000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_MASK                     	0x0000000000000080ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_MASK                           	0x0000000000000040ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_MASK                          	0x0000000000000020ull
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_MASK                             	0x0000000000000070ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_MASK                           	0x0000000000000010ull
#define AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_MASK                             	0x0000000000000001ull
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_MASK                             	0xffff000000000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_PKTID_MASK                               	0x00000fff00000000ull
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_MASK                          	0x0000000007ffff00ull
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_MASK                          	0x0000000000000080ull
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_MASK                            	0x0000000000000040ull
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_MASK                           	0x0000000000000004ull
#define AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_MASK                     	0x0000000000000002ull
#define AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_MASK                            	0x0000000000000001ull
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_BP                           	0
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_BP                             	0
#define AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_BP                              	56
#define AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_BP                               	54
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_BP                             	48
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_BP                          	6
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_BP                        	3
#define AR_NIC_RMT_DBG_SEQ_TBL_BTECH_BP                                 	3
#define AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_BP                              	0
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_BP                           	63
#define AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_BP                               	62
#define AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_BP                             	52
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_BP                        	42
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_BP                          	0
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_BP                               	0
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_BP                             	33
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_BP                       	32
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_BP                       	7
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_BP                             	6
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_BP                            	5
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_BP                               	4
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_BP                             	4
#define AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_BP                               	0
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_BP                               	48
#define AR_NIC_RMT_DBG_SEQ_TBL_PKTID_BP                                 	32
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_BP                            	8
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_BP                            	7
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_BP                              	6
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_BP                             	2
#define AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_BP                       	1
#define AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_BP                              	0
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_QW                           	4
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_QW                             	4
#define AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_QW                              	3
#define AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_QW                               	3
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_QW                             	3
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_QW                          	3
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_QW                        	3
#define AR_NIC_RMT_DBG_SEQ_TBL_BTECH_QW                                 	3
#define AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_QW                              	3
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_QW                           	2
#define AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_QW                               	2
#define AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_QW                             	2
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_QW                        	2
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_QW                          	2
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_QW                               	2
#define AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_QW                             	1
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_QW                       	1
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_QW                       	1
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_QW                             	1
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_QW                            	1
#define AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_QW                               	1
#define AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_QW                             	1
#define AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_QW                               	1
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_QW                               	0
#define AR_NIC_RMT_DBG_SEQ_TBL_PKTID_QW                                 	0
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_QW                            	0
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_QW                            	0
#define AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_QW                              	0
#define AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_QW                             	0
#define AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_QW                       	0
#define AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR RMT MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_IRQ_EN_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_DELAYED_IRQ_EN_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_PI_HINTS_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_BP,\
									AR_NIC_RMT_CFG_BTE_RX_DESC_BASE_ADDR_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_HI_RMT_UNUSED_145_35_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_127_104_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_ABORTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_TIMEOUTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_MBE_EVICTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_HITS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_EVICTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_MISSES_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEND_CAM_FILLS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_RCV_COMPLETES_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_TIMEOUTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_MBE_EVICTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_HITS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_EVICTS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_MISSES_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PUT_CAM_FILLS_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_CNTR_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_MID_RMT_UNUSED_81_64_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_UNUSED_145_35_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_OS_IRQ_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_HSS_IRQ_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_WR_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_R_Q_LB_RSP_MASK)
#define RF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_MASK)
#define WF_AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_BP,\
									AR_NIC_RMT_RMT_MMR_RING_0_LO_RMT_I_LB_REQ_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_BP,\
									AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_BP,\
									AR_NIC_RMT_ERR_FLG_1_HI_RMT_UNUSED_145_128_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNUSED_127_93_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FLG_1_MID_RMT_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_63_29_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_I_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_BP,\
									AR_NIC_RMT_ERR_FLG_1_LO_RMT_UNUSED_0_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_BP,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_BP,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_RAT_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_BP,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_BP,\
									AR_NIC_RMT_RMT_CAM_2_HI_RMT_I_TAGS_26_0_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_TAGS_26_0_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_LSTATUS_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_UNDERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_INPUT_Q_COUNT_OVERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_UNDERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_FLIT_CREDITS_USED_OVERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_I_EVICT_EN_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_PUT_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_SEND_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_SENDCMP_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_RCVCMP_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_MSG_ABORT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_BTE_SENDCMP_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_VALID_HIT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_USE_RMT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CHECK_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_EN_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_HEADER_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_FULL_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_Q_EN_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_STALL_OR_SCRUB_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_READ_EN_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_CAM_FILL_EN_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_FILL_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_BP,\
									AR_NIC_RMT_RMT_CAM_2_MID_RMT_R_Q_MISS_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_FIRST_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_UPDATE_EN_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_DESC_EN_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_Q_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_EPOCH_INCR_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_RESERVE_REACHED_C_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_UNDERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_OVERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_UNDERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_CAM_COUNT_OVERFLOW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_SEND_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_NEW_EVICT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_LAST_UPD_EVICT_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_R_Q_MMR_READ_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_STATE_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_RW_MASK)
#define RF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_BP,\
									AR_NIC_RMT_RMT_CAM_2_LO_RMT_MMR_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_UNUSED_145_140_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SEQTBL_READ_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ENABLE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_ERRINJ_SEQ_TBL_ARMED_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_HI_RMT_R_Q_BTE_SEND_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_EN_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_EPOCH_TIME_7_0_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_MSGCMP_RX_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_FLAG_OP_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_STATUS_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_CQ_ERRLOC_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_106_101_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IMM_EN_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_BTECH_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PI_HINTS_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_IRQ_MODE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_DELAY_IRQ_EN_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_UNUSED_91_90_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_7_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_WEN_6_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_I_WE_1_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_MMR_STATE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_2_9_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_1_9_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_RADDR_0_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_COMPLETE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_RX_EVICTED_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_MID_RMT_R_Q_PKT_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_PID_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_PKT_FLUSH_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SRCID_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_STALL_OR_SCRUB_SOURCE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_R_Q_GOT_FIRST_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_WREN_P6_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_INIT_SEQ_TABLE_COMPLETE_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_ADDR_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_WADDR_6_MASK)
#define RF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_MASK)
#define WF_AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_BP,\
									AR_NIC_RMT_RMT_SEQ_TABLE_3_LO_RMT_MMR_WRITE_ENABLE_P6_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_UNUSED_145_143_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_FLIT_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PKT_UPD_CQ_ACK_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_REQ_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_STALL_Q_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_HI_RMT_R_Q_PI_HINTS_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_PI_HINTS_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WADDR_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_INDEX_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_WE_0_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_EN_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_EVICT_SEND_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_VALID_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HIT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_NS_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SRC_ID_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_FLUSH_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_HANDLE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_SOURCE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_MID_RMT_R_Q_CQ_PKT_ID_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_CQ_PKT_ID_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_R_Q_IRQ_BUBBLE_REQ_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29(mmr) 	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_UNUSED_30_29_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_RXRESET_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TIMER_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IDV_TERM_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_IS_HEAD_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLIT_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_EN_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_MSGCMP_FLAG_ERR_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_EOM_CACHE_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_MASK)
#define WF_AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_BP,\
									AR_NIC_RMT_RMT_PKT_UPDATE_4_LO_RMT_STALL_Q_COUNT_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_BP,\
									AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_BP,\
									AR_NIC_RMT_RMT_CQ_5_HI_RMT_UNUSED_145_105_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_UNUSED_145_105_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_VALID_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HIT_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_NS_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SRC_ID_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_FLUSH_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_HANDLE_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_SOURCE_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_MID_RMT_R_Q_RMT_CQ_PKT_ID_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_BP,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_PKT_ID_MASK)
#define RF_AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_BP,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_MASK)
#define WF_AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_BP,\
									AR_NIC_RMT_RMT_CQ_5_LO_RMT_R_Q_RMT_CQ_DATA_MASK)
#define RF_AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_MASK)
#define WF_AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_SB_MASK)
#define RF_AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_MASK)
#define WF_AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_HI_RMT_PKT_FLIT_MASK)
#define RF_AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_MASK)
#define WF_AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_MID_RMT_PKT_FLIT_MASK)
#define RF_AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_MASK)
#define WF_AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_BP,\
									AR_NIC_RMT_RAT_RMT_FLIT_6_LO_RMT_PKT_FLIT_MASK)
#define RF_AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_MASK)
#define WF_AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_SB_MASK)
#define RF_AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_HI_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_MID_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define WF_AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_BP,\
									AR_NIC_RMT_RMT_NPT_FLIT_7_LO_RMT_R_Q_RMT_NPT_REQ_FLIT_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_WR_IDX_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_ACTIVE_RMT_ENTRIES_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RD_IDX_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_CPU_RX_BASE_ADDR_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_INTR_EN_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_EN_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_RST_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_IRQ_IDX_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_WB_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TPH_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_WB_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_TC_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_IDV_MASK)
#define RF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_MASK)
#define WF_AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_BP,\
									AR_NIC_RMT_CFG_BTE_RX_CHAN_DESC_RX_LIMIT_MASK)
#define RF_AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_BP,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_MASK)
#define WF_AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_BP,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_SCRUB_INTERVAL_MASK)
#define RF_AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_BP,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_MASK)
#define WF_AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_BP,\
									AR_NIC_RMT_CFG_TIMER_CONTROL_IDV_INTERVAL_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_RMT_EN_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_CQ_CREDITS_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS0_NPT_CREDITS_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_MODE_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_MODE_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_DSMN_TIMEOUT_VALUE_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_SEND_TIMEOUT_VALUE_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_MAX_CAM_ENTRIES_MASK)
#define RF_AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_MASK)
#define WF_AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_BP,\
									AR_NIC_RMT_CFG_CAM_PARAMS1_EVICT_THRESHOLD_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH3_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH2_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH1_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_BASE_IDX_BTECH0_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH3_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH2_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH1_MASK)
#define RF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_MASK)
#define WF_AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_BP,\
									AR_NIC_RMT_CFG_RX_DESC_BTECH_CNT_BTECH0_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_STALL_DROPPED(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_STALL_DROPPED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FLG_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FLG_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FLG_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_RX_OVERRUN(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_RX_OVERRUN(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FLG_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FLG_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FLG_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FLG_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FLG_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_MALFORMED_PKT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_MALFORMED_PKT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FLG_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FLG_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FLG_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_INQ_PARITY(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_INQ_PARITY(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FLG_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FLG_DIAG_ONLY(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_FLG_DIAG_ONLY(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_STALL_DROPPED(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_CLR_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_STALL_DROPPED(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_CLR_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_CLR_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_CLR_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_CLR_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_RX_OVERRUN(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_CLR_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_RX_OVERRUN(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_CLR_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_CLR_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_CLR_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_CLR_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_CLR_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_MALFORMED_PKT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_MALFORMED_PKT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_CLR_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_CLR_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_CLR_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_INQ_PARITY(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_INQ_PARITY(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_CLR_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_CLR_DIAG_ONLY(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_CLR_DIAG_ONLY(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_OS_MSK_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_OS_MSK_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_OS_MSK_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_OS_MSK_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_OS_MSK_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_STALL_DROPPED_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH3_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH2_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH1_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_NO_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_BTECH0_LAST_DESC_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DSMN_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEND_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_SEND_CAM_MISS_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_BTECH_UNAVAILABLE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_RX_DESC_BTECH_INV_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE(mmr)      	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_UNDELIVERABLE_CQE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_MALFORMED_PKT_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_SEQ_TBL_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PROTOCOL_ERR_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP(mmr)       	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_DROP_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_PAYLOAD_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_MSK_MSK(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_MSK_MSK(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_RMT_ERR_INFO_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_ADDRESS_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_ADDRESS_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME(mmr)   	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_SBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_BP,\
									AR_NIC_RMT_ERR_INFO_DESC_TBL_ECC_MMR_DETECTED_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_RAM_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_ADDRESS_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_RAM_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS(mmr)     	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_ADDRESS_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_SBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_MBE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE(mmr)	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_BP,\
									AR_NIC_RMT_ERR_INFO_SEQ_TBL_ECC_MMR_DETECTED_SBE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_INQ_PARITY_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_MBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_MSK_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME(mmr)    	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_BP,\
									AR_NIC_RMT_ERR_INFO_PAYLOAD_ECC_SBE_SYNDROME_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_ERR_FLG_NUM_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_HIT_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_FILL_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_CAM_IDX_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_PKTID_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_REQCMD_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SOURCE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SRCID_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_BP,\
									AR_NIC_RMT_ERR_INFO_HSS_PKT_SSID_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_ERR_FLG_NUM_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_HIT_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_FILL_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_CAM_IDX_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_PKTID_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_REQCMD_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SOURCE_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SRCID_MASK)
#define RF_AR_NIC_RMT_ERR_INFO_OS_PKT_SSID(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_MASK)
#define WF_AR_NIC_RMT_ERR_INFO_OS_PKT_SSID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_BP,\
									AR_NIC_RMT_ERR_INFO_OS_PKT_SSID_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ADDRESS_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_CHECKBITS_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED(mmr)        	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_TRIGGERED_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_MODE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_DESC_TBL_ENABLE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ADDRESS_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_CHECKBITS_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MSK_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED(mmr)         	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_TRIGGERED_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_MODE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_SEQ_TBL_ENABLE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSUP_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_CHECKBITSLO_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_PARITY_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TAIL_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_COUNT_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_TRIGGERED_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_MODE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_MODE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_MODE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_INQ_ENABLE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ADDRESS_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_TRIGGERED_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_CAM_MODE(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_CAM_MODE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_MODE_MASK)
#define RF_AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_MASK)
#define WF_AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_BP,\
									AR_NIC_RMT_DBG_ERRINJ_CAM_ENABLE_MASK)
#define RF_AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_BP,\
									AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_MASK)
#define WF_AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_BP,\
									AR_NIC_RMT_PRF_PUT_BYTES_RX_CNT_MASK)
#define RF_AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_BP,\
									AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_MASK)
#define WF_AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_BP,\
									AR_NIC_RMT_PRF_SEND_BYTES_RX_CNT_MASK)
#define RF_AR_NIC_RMT_DBG_RX_CAM_CAM_STATE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_MASK)
#define WF_AR_NIC_RMT_DBG_RX_CAM_CAM_STATE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_STATE_MASK)
#define RF_AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_MASK)
#define WF_AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_PARITY_MASK)
#define RF_AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_MASK)
#define WF_AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SOURCE_MASK)
#define RF_AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_MASK)
#define WF_AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SRCID_MASK)
#define RF_AR_NIC_RMT_DBG_RX_CAM_CAM_SSID(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_MASK)
#define WF_AR_NIC_RMT_DBG_RX_CAM_CAM_SSID(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_BP,\
									AR_NIC_RMT_DBG_RX_CAM_CAM_SSID_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_DATA_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PI_HINTS_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_ERR_LOC_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_STATUS_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DESC_ADDR_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_DATA_ADDR_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_BTECH(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTECH_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTECH_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_BTECH(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTECH_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTECH_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FIRST_RX_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_COMPLETE_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_EVICTED(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_EVICTED(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EVICTED_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSGCMP_TC_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0(mmr)           	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_19_0_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_BASE_ADDR_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_DATA_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_CQ_HANDLE_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_LENGTH_31_20_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_DELAY_IRQ_EN_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IRQ_EN_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_OVERRUN_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_FLAG_OP_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_RX_IMM_EN_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_TIMEOUT_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_CNT_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_PKTID(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKTID_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKTID_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_PKTID(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKTID_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKTID_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_TIME_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_MODE_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_EPOCH_EN_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH(mmr)                	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_PKT_FLUSH_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX(mmr)          	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_MSG_COMPLETE_RX_MASK)
#define RF_AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_MASK)
#define WF_AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_BP,\
									AR_NIC_RMT_DBG_SEQ_TBL_BTE_SEND_MASK)

#endif
