

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Sun Sep 18 13:58:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  13.665 us|  13.665 us|  4100|  4100|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1  |     4098|     4098|         5|          4|          4|  1024|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       40|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       82|     -|
|Register             |        -|      -|      160|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      160|      122|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_1_fu_71_p2                    |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_65_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          27|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  37|          7|    1|          7|
    |ap_done                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                             |   9|          2|    1|          2|
    |ap_phi_mux_i_V_phi_fu_57_p4                         |   9|          2|   11|         22|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n  |   9|          2|    1|          2|
    |i_V_reg_53                                          |   9|          2|   11|         22|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  82|         17|   26|         57|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    6|   0|    6|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |i_V_1_reg_91               |   11|   0|   11|          0|
    |i_V_reg_53                 |   11|   0|   11|          0|
    |icmp_ln878_reg_82          |    1|   0|    1|          0|
    |mem_data_split_V_0_reg_86  |  128|   0|  128|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  160|   0|  160|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_continue                                           |   in|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|                D_drain_IO_L3_out_serialize_x0|  return value|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L3_out_serialize_x04|       pointer|
|D_address0                                            |  out|   12|   ap_memory|                                             D|         array|
|D_ce0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_we0                                                 |  out|    1|   ap_memory|                                             D|         array|
|D_d0                                                  |  out|  128|   ap_memory|                                             D|         array|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

