
---------- Begin Simulation Statistics ----------
final_tick                                 1122238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185990                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   322817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.73                       # Real time elapsed on the host
host_tick_rate                               95711968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2180753                       # Number of instructions simulated
sim_ops                                       3785081                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001122                       # Number of seconds simulated
sim_ticks                                  1122238000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445153                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24121                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            472007                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             247919                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          445153                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197234                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13902                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12090                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2440518                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2054602                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24171                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     359550                       # Number of branches committed
system.cpu.commit.bw_lim_events                621907                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          882059                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2180753                       # Number of instructions committed
system.cpu.commit.committedOps                3785081                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2414642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.567554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.715836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156040     47.88%     47.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       212320      8.79%     56.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187992      7.79%     64.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       236383      9.79%     74.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       621907     25.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2414642                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12148                       # Number of function calls committed.
system.cpu.commit.int_insts                   3730911                       # Number of committed integer instructions.
system.cpu.commit.loads                        506442                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20169      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2993835     79.10%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5371      0.14%     79.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.07%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.16%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.29%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.32%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.17%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          487404     12.88%     94.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168461      4.45%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3785081                       # Class of committed instruction
system.cpu.commit.refs                         686972                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2180753                       # Number of Instructions Simulated
system.cpu.committedOps                       3785081                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.286526                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.286526                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8035                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34115                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49804                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4536                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1037004                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4883068                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   310225                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1190013                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24237                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93674                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      588878                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2053                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200140                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           149                       # TLB misses on write requests
system.cpu.fetch.Branches                      503412                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    262874                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2281295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4481                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2950851                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           373                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179431                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             349167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             261821                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.051773                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2655153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.943858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.927191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1250192     47.09%     47.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81611      3.07%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67653      2.55%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78464      2.96%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1177233     44.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2655153                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118159                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64783                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228034800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228034800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228034800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9408000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9408000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       546000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       546000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       546000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       546000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4361200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4390000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4476400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4442000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80339600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80391200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80327600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1728307600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28450                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   389456                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.537059                       # Inst execution rate
system.cpu.iew.exec_refs                       790771                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200129                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  687781                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                621397                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                905                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               572                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210481                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4667084                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590642                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34399                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4312366                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3266                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8657                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24237                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14820                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42538                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29950                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7981                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6071723                       # num instructions consuming a value
system.cpu.iew.wb_count                       4290823                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565681                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3434659                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.529380                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4297659                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6691625                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3716938                       # number of integer regfile writes
system.cpu.ipc                               0.777287                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.777287                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25996      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3420526     78.69%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5396      0.12%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41644      0.96%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4232      0.10%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6715      0.15%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14921      0.34%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13581      0.31%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                6974      0.16%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1983      0.05%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576285     13.26%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189081      4.35%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24638      0.57%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13568      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4346768                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88817                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178905                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85603                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             128700                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4231955                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11188574                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4205220                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5420453                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4666037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4346768                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1047                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          881992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            315                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1318085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2655153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.637106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.657333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167129     43.96%     43.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              197600      7.44%     51.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              326241     12.29%     63.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              360046     13.56%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              604137     22.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2655153                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.549321                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      262939                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           303                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15590                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6545                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621397                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210481                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1611272                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2805596                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  834116                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5216730                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              188                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  53994                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   363328                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17575                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4576                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12496224                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4808120                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6607515                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1221861                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  82027                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24237                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                192136                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1390762                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151763                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7636444                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19475                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                870                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223339                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            919                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6459875                       # The number of ROB reads
system.cpu.rob.rob_writes                     9575715                       # The number of ROB writes
system.cpu.timesIdled                            1470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37716                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              453                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          756                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            756                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1323                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8086                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1424                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12107                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  950656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13531                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11327020                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29389480                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17323                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4130                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23588                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1058                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2175                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2175                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17323                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7500                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49712                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57212                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1427392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10560                       # Total snoops (count)
system.l2bus.snoopTraffic                       84800                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30056                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015438                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123558                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29593     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      462      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30056                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20295198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18803743                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3103200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       259601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259601                       # number of overall hits
system.cpu.icache.overall_hits::total          259601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3272                       # number of overall misses
system.cpu.icache.overall_misses::total          3272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166023200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166023200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166023200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166023200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       262873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012447                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012447                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012447                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012447                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50740.586797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50740.586797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50740.586797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50740.586797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132443600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132443600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132443600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132443600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51215.622583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51215.622583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51215.622583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51215.622583                       # average overall mshr miss latency
system.cpu.icache.replacements                   2330                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       259601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166023200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166023200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50740.586797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50740.586797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132443600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132443600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51215.622583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51215.622583                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.547228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              215647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.552361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.547228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            528332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           528332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       691625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           691625                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       691625                       # number of overall hits
system.cpu.dcache.overall_hits::total          691625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34116                       # number of overall misses
system.cpu.dcache.overall_misses::total         34116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1655477198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1655477198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1655477198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1655477198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       725741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       725741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       725741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       725741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48524.950111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48524.950111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48524.950111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48524.950111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.905020                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1757                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2807                       # number of writebacks
system.cpu.dcache.writebacks::total              2807                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12432                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16912                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    572295198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    572295198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    572295198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    257964831                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830260029                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46034.041023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46034.041023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46034.041023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57581.435491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49092.953465                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15888                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       513297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          513297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1544926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1544926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       545205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       545205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48418.139651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48418.139651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21651                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    464618800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    464618800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45297.728381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45297.728381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110551198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110551198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50068.477355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50068.477355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107676398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107676398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49506.389885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49506.389885                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4480                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4480                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    257964831                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    257964831                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57581.435491                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57581.435491                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.297070                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15888                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.225327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   736.500946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.796124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          296                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1468394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1468394                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             774                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4867                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          907                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6548                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            774                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4867                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          907                       # number of overall hits
system.l2cache.overall_hits::total               6548                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7565                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3573                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12948                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7565                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3573                       # number of overall misses
system.l2cache.overall_misses::total            12948                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122814400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516207200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    247880330                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    886901930                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122814400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516207200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    247880330                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    886901930                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2584                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12432                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19496                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2584                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12432                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19496                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608510                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.664136                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608510                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.664136                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67853.259669                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68236.245869                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69375.966975                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68497.214242                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67853.259669                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68236.245869                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69375.966975                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68497.214242                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1323                       # number of writebacks
system.l2cache.writebacks::total                 1323                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           33                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             43                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           33                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            43                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7555                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3540                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12905                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7555                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3540                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          626                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13531                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108334400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455495600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    217829164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    781659164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108334400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455495600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    217829164                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37790183                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819449347                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700464                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.790179                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661931                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700464                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.790179                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.694040                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59853.259669                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60290.615486                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.662147                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60570.256800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59853.259669                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60290.615486                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.662147                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60367.704473                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60560.885892                       # average overall mshr miss latency
system.l2cache.replacements                      9500                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2807                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2807                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          626                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          626                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37790183                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37790183                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60367.704473                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60367.704473                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     98698400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     98698400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2175                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2175                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.656092                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.656092                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69164.961458                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69164.961458                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87248400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87248400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.654713                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.654713                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61269.943820                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61269.943820                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          774                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4119                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          907                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5800                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6138                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3573                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11521                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122814400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    417508800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    247880330                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788203530                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4480                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17321                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700464                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598421                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.665146                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67853.259669                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68020.332356                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69375.966975                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68414.506553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           33                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           40                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6131                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3540                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11481                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108334400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    368247200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    217829164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694410764                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700464                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597738                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.790179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.662837                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59853.259669                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60063.154461                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61533.662147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60483.473913                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.766224                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25864                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9500                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.722526                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.383417                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   300.585121                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2325.040903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.008732                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.748051                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003512                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.073385                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.567637                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229983                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033630                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908146                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1301                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2795                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          198                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1082                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2059                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.317627                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.682373                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315244                       # Number of tag accesses
system.l2cache.tags.data_accesses              315244                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1122238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          483520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       226560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              865984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84672                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84672                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7555                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          626                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1323                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1323                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103222311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          430853348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201882310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     35700092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              771658062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103222311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103222311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75449236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75449236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75449236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103222311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         430853348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201882310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     35700092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             847107298                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               7773385670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322624                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   500792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                126875.83                       # Real time elapsed on the host
host_tick_rate                               61258819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 40933232612                       # Number of instructions simulated
sim_ops                                   63538433886                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.772263                       # Number of seconds simulated
sim_ticks                                7772263432000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups           1075422878                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1574439                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted        1075425103                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits         1075421122                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups      1075422878                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1756                       # Number of indirect misses.
system.cpu.branchPred.lookups              1075425246                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      58                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads              166829111823                       # number of cc regfile reads
system.cpu.cc_regfile_writes              32319876979                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1574439                       # The number of times a branch was mispredicted
system.cpu.commit.branches                 1075319392                       # Number of branches committed
system.cpu.commit.bw_lim_events           13985492115                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        24048808                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts          40931051859                       # Number of instructions committed
system.cpu.commit.committedOps            63534648805                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples  19423843159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.270962                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.243795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17925808      0.09%      0.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   4329939596     22.29%     22.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8716171      0.04%     22.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3   1081769469      5.57%     28.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4  13985492115     72.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  19423843159                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5000                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts               63533074211                       # Number of committed integer instructions.
system.cpu.commit.loads                    6461313685                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      1574455      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu      53834801351     84.73%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      6461313569     10.17%     94.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite     3236954381      5.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4680      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total       63534648805                       # Class of committed instruction
system.cpu.commit.refs                     9698272746                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                 40931051859                       # Number of Instructions Simulated
system.cpu.committedOps                   63534648805                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.474717                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.474717                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          118                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles            2374959901                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts            63577458686                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles               1119638501                       # Number of cycles decode is idle
system.cpu.decode.RunCycles               13840634623                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1747175                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles            2093676224                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                  6463412639                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                  3236982878                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                  1075425246                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                2158962170                       # Number of cache lines fetched
system.cpu.fetch.Cycles                   17268251207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 27189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                    40993054420                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                 3494350                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.055347                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles         2160658042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches         1075421180                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.109710                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples        19430656424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.274562                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.392319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               2177958029     11.21%     11.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                839351482      4.32%     15.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2               1312780619      6.76%     22.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                240287486      1.24%     23.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4              14860278808     76.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          19430656424                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      374                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0) 3589160410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1) 3589160410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2) 3589160410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3) 3589160411200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4) 3589160410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5) 3589160410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        20400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0) 970195898400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1) 970196796800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2) 970196934000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3) 970197788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   25415750016400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1574471                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1075371295                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.270057                       # Inst execution rate
system.cpu.iew.exec_refs                   9700395514                       # number of memory reference insts executed
system.cpu.iew.exec_stores                 3236982878                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11989885                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            6467092679                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts           3237200233                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts         63558697614                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            6463412636                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1598285                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts           63539366415                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 408275                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6301                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1747175                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                684893                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          4694195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation       189928                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      5778994                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       241173                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents         189928                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          226                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1574245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers              190392411115                       # num instructions consuming a value
system.cpu.iew.wb_count                   63539207165                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.305222                       # average fanout of values written-back
system.cpu.iew.wb_producers               58112014625                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.270049                       # insts written-back per cycle
system.cpu.iew.wb_sent                    63539284161                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads             155055561976                       # number of integer regfile reads
system.cpu.int_regfile_writes             59225342275                       # number of integer regfile writes
system.cpu.ipc                               2.106519                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.106519                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1589659      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu           53837406165     84.73%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  29      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   63      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  26      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           6464980457     10.17%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite          3236983204      5.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             197      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4685      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            63540964700                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5155                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               10318                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5104                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5658                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            63539369886                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads       146512675746                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses  63539202061                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       63582919946                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                63558697593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued               63540964700                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        24048808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            100240                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    101854924                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples   19430656424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.270140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.734883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14603784      0.08%      0.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            82769453      0.43%      0.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          2995341349     15.42%     15.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          7884254803     40.58%     56.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4          8453687035     43.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     19430656424                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.270140                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  2158962170                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads        3211555567                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores       3220792203                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           6467092679                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores          3237200233                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             11851138834                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                      19430658580                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                17204145                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps           91536750322                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents             1314124711                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles               2166827482                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups          333915109619                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts            63570634045                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands         91588636017                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles               14886687865                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  16767                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1747175                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles            2358189411                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 51885693                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5667                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups     155135588421                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                6014811592                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                  68997048657                       # The number of ROB reads
system.cpu.rob.rob_writes                127124221518                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       594561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1189126                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           74                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             74                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               22                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              195                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           118                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   15488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 217                       # Request fanout histogram
system.membus.reqLayer2.occupancy              219591                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             462009                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              591001                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        594440                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               347                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                102                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3561                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3561                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         591003                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1783579                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1783688                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     76092224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 76094528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               327                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             594891                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000012                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.003430                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   594884    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               594891                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           713431200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            951211925                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2158962125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2158962125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2158962125                       # number of overall hits
system.cpu.icache.overall_hits::total      2158962125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           45                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             45                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           45                       # number of overall misses
system.cpu.icache.overall_misses::total            45                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2253600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2253600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2253600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2253600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2158962170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2158962170                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2158962170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2158962170                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        50080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        50080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        50080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        50080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1853600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1853600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1853600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1853600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50097.297297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50097.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50097.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50097.297297                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2158962125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2158962125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           45                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2253600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2253600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2158962170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2158962170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        50080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        50080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1853600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1853600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50097.297297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50097.297297                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.305556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4317924376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4317924376                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data   9694687710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       9694687710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   9694687710                       # number of overall hits
system.cpu.dcache.overall_hits::total      9694687710                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       989793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         989793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       989793                       # number of overall misses
system.cpu.dcache.overall_misses::total        989793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10470347600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10470347600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10470347600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10470347600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   9695677503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   9695677503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   9695677503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   9695677503                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10578.320518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10578.320518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10578.320518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10578.320518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                15                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       594415                       # number of writebacks
system.cpu.dcache.writebacks::total            594415                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       395364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       395364                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       395364                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       395364                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       594429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       594429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       594429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           98                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       594527                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5713613200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5713613200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5713613200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2401920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5716015120                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9611.935488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9611.935488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9611.935488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24509.387755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9614.391138                       # average overall mshr miss latency
system.cpu.dcache.replacements                 594526                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   6457732210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      6457732210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       986232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        986232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10427276800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10427276800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   6458718442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   6458718442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10572.843712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10572.843712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       395364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       395364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       590868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       590868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5673391200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5673391200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9601.791263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9601.791263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data   3236955500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     3236955500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43070800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43070800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data   3236959061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   3236959061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12095.141814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12095.141814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40222000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40222000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11295.141814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11295.141814                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           98                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           98                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2401920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2401920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24509.387755                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24509.387755                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1356501068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            594526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2281.651379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   718.758992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   305.241008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.701913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.298087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          745                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.270508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       19391949532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      19391949532                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          594314                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           67                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              594391                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         594314                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           67                       # number of overall hits
system.l2cache.overall_hits::total             594391                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            27                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           115                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               173                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           27                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          115                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           31                       # number of overall misses
system.l2cache.overall_misses::total              173                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1726400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7963200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1749982                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     11439582                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1726400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7963200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1749982                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     11439582                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       594429                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           98                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          594564                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       594429                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           98                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         594564                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.729730                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.000193                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.316327                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.000291                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.729730                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.000193                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.316327                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.000291                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63940.740741                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69245.217391                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 56451.032258                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66124.751445                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63940.740741                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69245.217391                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 56451.032258                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66124.751445                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             15                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            15                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          115                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          115                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           60                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1518400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7043200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       968797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      9530397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1518400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7043200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       968797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      3501942                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     13032339                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.729730                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.000193                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.163265                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.000266                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.729730                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.000193                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.163265                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56237.037037                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61245.217391                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60549.812500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60318.968354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56237.037037                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61245.217391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60549.812500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58365.700000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59781.371560                       # average overall mshr miss latency
system.l2cache.replacements                       225                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       594415                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       594415                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       594415                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       594415                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           60                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           60                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      3501942                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      3501942                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58365.700000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58365.700000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3462                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3462                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           99                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             99                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6862000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6862000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3561                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3561                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.027801                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.027801                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69313.131313                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69313.131313                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           99                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6070000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6070000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.027801                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.027801                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61313.131313                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61313.131313                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       590852                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       590929                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           74                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1726400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1101200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1749982                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      4577582                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       590868                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           98                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       591003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.729730                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.000027                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.316327                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.000125                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63940.740741                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68825                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 56451.032258                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 61859.216216                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           59                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1518400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       973200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       968797                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3460397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.729730                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.163265                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56237.037037                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60825                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60549.812500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58650.796610                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    706                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  225                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.137778                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.157721                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   881.023819                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1870.776769                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1031.700136                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   271.341555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010048                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.215094                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.251880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.066245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1306                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2790                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1306                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2790                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.318848                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.681152                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              9513225                       # Number of tag accesses
system.l2cache.tags.data_accesses             9513225                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 7772263432000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         3840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               13888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              115                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           60                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  217                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst                214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data                947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher          132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher          494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                   1787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst           214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total               214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst               214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data               947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher          132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher          494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                  1993                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               7774053959200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             4250812515                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                               6598355936                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.63                       # Real time elapsed on the host
host_tick_rate                               69396215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 40935243744                       # Number of instructions simulated
sim_ops                                   63542426935                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000668                       # Number of seconds simulated
sim_ticks                                   668289200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381642                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4994                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            374855                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             198967                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          381642                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           182675                       # Number of indirect misses.
system.cpu.branchPred.lookups                  439705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2138                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2298897                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1232781                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5068                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     414760                       # Number of branches committed
system.cpu.commit.bw_lim_events                637785                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          141608                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2011132                       # Number of instructions committed
system.cpu.commit.committedOps                3993049                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1595050                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.503401                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.487922                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       210900     13.22%     13.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       295793     18.54%     31.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       205600     12.89%     44.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       244972     15.36%     60.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       637785     39.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1595050                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     157428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                31071                       # Number of function calls committed.
system.cpu.commit.int_insts                   3865559                       # Number of committed integer instructions.
system.cpu.commit.loads                        518375                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15785      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2987846     74.83%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15139      0.38%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              342      0.01%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6351      0.16%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.01%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24841      0.62%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24960      0.63%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55573      1.39%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          498745     12.49%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         336239      8.42%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19630      0.49%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6966      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3993049                       # Class of committed instruction
system.cpu.commit.refs                         861580                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2011132                       # Number of Instructions Simulated
system.cpu.committedOps                       3993049                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.830738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.830738                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          169                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          224                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          476                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            32                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 62161                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4171534                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   389680                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1167827                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5104                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  8301                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      533214                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           132                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      347168                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      439705                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    342965                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1265427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1183                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2121581                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           455                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   10208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.263182                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             362003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             231664                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.269858                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1633073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.567068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.778101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   446599     27.35%     27.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   116694      7.15%     34.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58466      3.58%     38.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86672      5.31%     43.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   924642     56.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1633073                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    263886                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   138466                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    203449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    203449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    203449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    203449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    203449600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    203449600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      3110800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      3110800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       682800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       682400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       682400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10281600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10830400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10556000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10826800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88350000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88436400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88361600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88437600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1625728400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5686                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   421524                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.437360                       # Inst execution rate
system.cpu.iew.exec_refs                       879928                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     346749                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   41326                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                542639                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                308                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                84                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               352131                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4134645                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                533179                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8602                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4072153                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    39                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5104                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   135                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41045                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          167                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24266                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8926                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3926                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1760                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4600547                       # num instructions consuming a value
system.cpu.iew.wb_count                       4069255                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622042                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2861732                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.435625                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4070776                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6109042                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3169741                       # number of integer regfile writes
system.cpu.ipc                               1.203750                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.203750                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16434      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3051737     74.78%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15142      0.37%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   412      0.01%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6464      0.16%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.01%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  222      0.01%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                25071      0.61%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                25101      0.62%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55624      1.36%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                219      0.01%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               516265     12.65%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              339807      8.33%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20249      0.50%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7643      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4080752                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  159446                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              318980                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       158828                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             162794                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3904872                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9478665                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3910427                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4113497                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4134168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4080752                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 477                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          141607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3065                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            282                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       220134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1633073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.498818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.359491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              192204     11.77%     11.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              213435     13.07%     24.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329939     20.20%     45.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              382541     23.42%     68.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              514954     31.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1633073                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.442507                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      343043                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           124                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18700                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12085                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               542639                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              352131                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1743718                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                          1670723                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   44663                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4457774                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3465                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   395844                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    513                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    81                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              10694893                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4159223                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4650171                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1169101                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6750                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5104                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14262                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   192422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            266580                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6267913                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4099                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                227                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     15901                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            244                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5091922                       # The number of ROB reads
system.cpu.rob.rob_writes                     8307438                       # The number of ROB writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           51                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3320                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               51                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           28                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             28                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::CleanEvict              702                       # Transaction distribution
system.membus.trans_dist::ReadExReq               105                       # Transaction distribution
system.membus.trans_dist::ReadExResp              105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           674                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 779                       # Request fanout histogram
system.membus.reqLayer2.occupancy              712852                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1680048                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1493                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           546                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1903                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 37                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                167                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               167                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1492                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2720                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2260                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4980                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        79360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   137344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               827                       # Total snoops (count)
system.l2bus.snoopTraffic                        3840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2486                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.024940                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.155973                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2424     97.51%     97.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                       62      2.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2486                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              904399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1755087                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1088400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       668289200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       341892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           341892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       341892                       # number of overall hits
system.cpu.icache.overall_hits::total          341892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1073                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1073                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1073                       # number of overall misses
system.cpu.icache.overall_misses::total          1073                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39798800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39798800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39798800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39798800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       342965                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       342965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       342965                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       342965                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37091.146319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37091.146319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37091.146319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37091.146319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          907                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          907                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32494400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32494400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32494400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32494400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002645                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002645                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002645                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002645                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35826.240353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35826.240353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35826.240353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35826.240353                       # average overall mshr miss latency
system.cpu.icache.replacements                    907                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       341892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          341892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1073                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1073                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39798800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39798800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       342965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       342965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37091.146319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37091.146319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          907                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          907                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32494400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32494400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35826.240353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35826.240353                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2159350589                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1163                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1856707.299226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            686837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           686837                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       834615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           834615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       834615                       # number of overall hits
system.cpu.dcache.overall_hits::total          834615                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          969                       # number of overall misses
system.cpu.dcache.overall_misses::total           969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37413200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37413200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37413200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37413200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       835584                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       835584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       835584                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       835584                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38610.113519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38610.113519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38610.113519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38610.113519                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                54                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          487                       # number of writebacks
system.cpu.dcache.writebacks::total               487                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22962400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22962400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22962400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5198274                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28160674                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37095.961228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37095.961228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37095.961228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 38793.089552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37397.973440                       # average overall mshr miss latency
system.cpu.dcache.replacements                    753                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       491160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          491160                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29354800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29354800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       491960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       491960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36693.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36693.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15047600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15047600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33364.966741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33364.966741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       343455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         343455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8058400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8058400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       343624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       343624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47682.840237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47682.840237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7914800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7914800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47111.904762                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47111.904762                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          134                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          134                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      5198274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      5198274                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 38793.089552                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 38793.089552                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          8339685974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1777                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          4693126.603264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   791.377675                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.622325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1671921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1671921                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             499                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             329                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           72                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 900                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            499                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            329                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           72                       # number of overall hits
system.l2cache.overall_hits::total                900                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           407                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           289                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               758                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          407                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          289                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           62                       # number of overall misses
system.l2cache.overall_misses::total              758                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27206000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     19400400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4494338                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     51100738                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27206000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     19400400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4494338                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     51100738                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          906                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          618                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          134                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1658                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          906                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          618                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          134                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1658                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.449227                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.467638                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.462687                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.457177                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.449227                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.467638                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.462687                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.457177                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66845.208845                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67129.411765                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72489.322581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67415.221636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66845.208845                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67129.411765                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72489.322581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67415.221636                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             59                       # number of writebacks
system.l2cache.writebacks::total                   59                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          288                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          288                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          779                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23950000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17040000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3998338                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44988338                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23950000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17040000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3998338                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1293573                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     46281911                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.449227                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.466019                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.462687                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.456574                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.449227                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.466019                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.462687                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.469843                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58845.208845                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59166.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64489.322581                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59429.772787                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58845.208845                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59166.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64489.322581                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58798.772727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59411.952503                       # average overall mshr miss latency
system.l2cache.replacements                       789                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          487                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          487                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          487                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          487                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           22                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1293573                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1293573                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58798.772727                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58798.772727                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           62                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               62                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          105                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            105                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7177600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7177600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          167                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.628743                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.628743                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68358.095238                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68358.095238                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          105                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          105                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6337600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6337600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.628743                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.628743                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60358.095238                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60358.095238                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          499                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          267                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           72                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          838                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          184                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          653                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27206000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     12222800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4494338                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     43923138                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          906                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          134                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.449227                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.407982                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.462687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.437961                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66845.208845                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66428.260870                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72489.322581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67263.611026                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          183                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          652                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23950000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10702400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3998338                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     38650738                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.449227                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.405765                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.462687                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.437290                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58845.208845                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58483.060109                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64489.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59280.273006                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1203833                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4885                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               246.434596                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.700124                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1046.030406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1795.990976                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   942.527911                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   265.750583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011157                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438474                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.064881                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1133                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1047                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2260                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276611                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723389                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                27277                       # Number of tag accesses
system.l2cache.tags.data_accesses               27277                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    668289200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3776                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              288                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           62                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  779                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            59                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  59                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           38977137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27580874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5937549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2106872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               74602433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      38977137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          38977137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5650248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5650248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5650248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          38977137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27580874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5937549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2106872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              80252681                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
