
webcam_firmware2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000093cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004093cc  004093cc  000193cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20000000  004093d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c844  200009bc  00409d90  000209bc  2**2
                  ALLOC
  4 .stack        00003000  2000d200  004165d4  000209bc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   000170ad  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f59  00000000  00000000  00037aec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007000  00000000  00000000  0003aa45  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c70  00000000  00000000  00041a45  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b68  00000000  00000000  000426b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015801  00000000  00000000  0004321d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f209  00000000  00000000  00058a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051f7b  00000000  00000000  00067c27  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000403c  00000000  00000000  000b9ba4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 02 01 20 69 2b 40 00 31 2c 40 00 31 2c 40 00     ... i+@.1,@.1,@.
  400010:	31 2c 40 00 31 2c 40 00 31 2c 40 00 00 00 00 00     1,@.1,@.1,@.....
	...
  40002c:	31 2c 40 00 31 2c 40 00 00 00 00 00 31 2c 40 00     1,@.1,@.....1,@.
  40003c:	31 2c 40 00 31 2c 40 00 31 2c 40 00 31 2c 40 00     1,@.1,@.1,@.1,@.
  40004c:	31 2c 40 00 31 2c 40 00 31 2c 40 00 31 2c 40 00     1,@.1,@.1,@.1,@.
  40005c:	00 00 00 00 31 2c 40 00 31 2c 40 00 00 00 00 00     ....1,@.1,@.....
  40006c:	51 0b 40 00 69 0b 40 00 00 00 00 00 69 25 40 00     Q.@.i.@.....i%@.
  40007c:	31 2c 40 00 00 00 00 00 00 00 00 00 31 2c 40 00     1,@.........1,@.
  40008c:	31 2c 40 00 31 2c 40 00 31 2c 40 00 31 2c 40 00     1,@.1,@.1,@.1,@.
  40009c:	95 23 40 00 31 2c 40 00 31 2c 40 00 00 00 00 00     .#@.1,@.1,@.....
	...
  4000b4:	31 2c 40 00 31 2c 40 00 31 2c 40 00 31 2c 40 00     1,@.1,@.1,@.1,@.
  4000c4:	31 2c 40 00 31 2c 40 00                             1,@.1,@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009bc 	.word	0x200009bc
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004093d4 	.word	0x004093d4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004093d4 	.word	0x004093d4
  40012c:	200009c0 	.word	0x200009c0
  400130:	004093d4 	.word	0x004093d4
  400134:	00000000 	.word	0x00000000

00400138 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400138:	b580      	push	{r7, lr}
  40013a:	b082      	sub	sp, #8
  40013c:	af00      	add	r7, sp, #0
  40013e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400140:	687b      	ldr	r3, [r7, #4]
  400142:	2b07      	cmp	r3, #7
  400144:	d831      	bhi.n	4001aa <osc_enable+0x72>
  400146:	a201      	add	r2, pc, #4	; (adr r2, 40014c <osc_enable+0x14>)
  400148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40014c:	004001a9 	.word	0x004001a9
  400150:	0040016d 	.word	0x0040016d
  400154:	00400175 	.word	0x00400175
  400158:	0040017d 	.word	0x0040017d
  40015c:	00400185 	.word	0x00400185
  400160:	0040018d 	.word	0x0040018d
  400164:	00400195 	.word	0x00400195
  400168:	0040019f 	.word	0x0040019f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40016c:	2000      	movs	r0, #0
  40016e:	4b11      	ldr	r3, [pc, #68]	; (4001b4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e01a      	b.n	4001aa <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400174:	2001      	movs	r0, #1
  400176:	4b0f      	ldr	r3, [pc, #60]	; (4001b4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e016      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40017c:	2000      	movs	r0, #0
  40017e:	4b0e      	ldr	r3, [pc, #56]	; (4001b8 <osc_enable+0x80>)
  400180:	4798      	blx	r3
		break;
  400182:	e012      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400184:	2010      	movs	r0, #16
  400186:	4b0c      	ldr	r3, [pc, #48]	; (4001b8 <osc_enable+0x80>)
  400188:	4798      	blx	r3
		break;
  40018a:	e00e      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40018c:	2020      	movs	r0, #32
  40018e:	4b0a      	ldr	r3, [pc, #40]	; (4001b8 <osc_enable+0x80>)
  400190:	4798      	blx	r3
		break;
  400192:	e00a      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400194:	213e      	movs	r1, #62	; 0x3e
  400196:	2000      	movs	r0, #0
  400198:	4b08      	ldr	r3, [pc, #32]	; (4001bc <osc_enable+0x84>)
  40019a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40019c:	e005      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40019e:	213e      	movs	r1, #62	; 0x3e
  4001a0:	2001      	movs	r0, #1
  4001a2:	4b06      	ldr	r3, [pc, #24]	; (4001bc <osc_enable+0x84>)
  4001a4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4001a6:	e000      	b.n	4001aa <osc_enable+0x72>
		break;
  4001a8:	bf00      	nop
	}
}
  4001aa:	bf00      	nop
  4001ac:	3708      	adds	r7, #8
  4001ae:	46bd      	mov	sp, r7
  4001b0:	bd80      	pop	{r7, pc}
  4001b2:	bf00      	nop
  4001b4:	00400c01 	.word	0x00400c01
  4001b8:	00400c6d 	.word	0x00400c6d
  4001bc:	00400cdd 	.word	0x00400cdd

004001c0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001c0:	b580      	push	{r7, lr}
  4001c2:	b082      	sub	sp, #8
  4001c4:	af00      	add	r7, sp, #0
  4001c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001c8:	687b      	ldr	r3, [r7, #4]
  4001ca:	2b07      	cmp	r3, #7
  4001cc:	d826      	bhi.n	40021c <osc_is_ready+0x5c>
  4001ce:	a201      	add	r2, pc, #4	; (adr r2, 4001d4 <osc_is_ready+0x14>)
  4001d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001d4:	004001f5 	.word	0x004001f5
  4001d8:	004001f9 	.word	0x004001f9
  4001dc:	004001f9 	.word	0x004001f9
  4001e0:	0040020b 	.word	0x0040020b
  4001e4:	0040020b 	.word	0x0040020b
  4001e8:	0040020b 	.word	0x0040020b
  4001ec:	0040020b 	.word	0x0040020b
  4001f0:	0040020b 	.word	0x0040020b
	case OSC_SLCK_32K_RC:
		return 1;
  4001f4:	2301      	movs	r3, #1
  4001f6:	e012      	b.n	40021e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001f8:	4b0b      	ldr	r3, [pc, #44]	; (400228 <osc_is_ready+0x68>)
  4001fa:	4798      	blx	r3
  4001fc:	4603      	mov	r3, r0
  4001fe:	2b00      	cmp	r3, #0
  400200:	bf14      	ite	ne
  400202:	2301      	movne	r3, #1
  400204:	2300      	moveq	r3, #0
  400206:	b2db      	uxtb	r3, r3
  400208:	e009      	b.n	40021e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40020a:	4b08      	ldr	r3, [pc, #32]	; (40022c <osc_is_ready+0x6c>)
  40020c:	4798      	blx	r3
  40020e:	4603      	mov	r3, r0
  400210:	2b00      	cmp	r3, #0
  400212:	bf14      	ite	ne
  400214:	2301      	movne	r3, #1
  400216:	2300      	moveq	r3, #0
  400218:	b2db      	uxtb	r3, r3
  40021a:	e000      	b.n	40021e <osc_is_ready+0x5e>
	}

	return 0;
  40021c:	2300      	movs	r3, #0
}
  40021e:	4618      	mov	r0, r3
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400c39 	.word	0x00400c39
  40022c:	00400d55 	.word	0x00400d55

00400230 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400230:	b480      	push	{r7}
  400232:	b083      	sub	sp, #12
  400234:	af00      	add	r7, sp, #0
  400236:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	2b07      	cmp	r3, #7
  40023c:	d825      	bhi.n	40028a <osc_get_rate+0x5a>
  40023e:	a201      	add	r2, pc, #4	; (adr r2, 400244 <osc_get_rate+0x14>)
  400240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400244:	00400265 	.word	0x00400265
  400248:	0040026b 	.word	0x0040026b
  40024c:	00400271 	.word	0x00400271
  400250:	00400277 	.word	0x00400277
  400254:	0040027b 	.word	0x0040027b
  400258:	0040027f 	.word	0x0040027f
  40025c:	00400283 	.word	0x00400283
  400260:	00400287 	.word	0x00400287
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400264:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400268:	e010      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40026a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40026e:	e00d      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400270:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400274:	e00a      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400276:	4b08      	ldr	r3, [pc, #32]	; (400298 <osc_get_rate+0x68>)
  400278:	e008      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40027a:	4b08      	ldr	r3, [pc, #32]	; (40029c <osc_get_rate+0x6c>)
  40027c:	e006      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_get_rate+0x70>)
  400280:	e004      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400282:	4b07      	ldr	r3, [pc, #28]	; (4002a0 <osc_get_rate+0x70>)
  400284:	e002      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400286:	4b06      	ldr	r3, [pc, #24]	; (4002a0 <osc_get_rate+0x70>)
  400288:	e000      	b.n	40028c <osc_get_rate+0x5c>
	}

	return 0;
  40028a:	2300      	movs	r3, #0
}
  40028c:	4618      	mov	r0, r3
  40028e:	370c      	adds	r7, #12
  400290:	46bd      	mov	sp, r7
  400292:	bc80      	pop	{r7}
  400294:	4770      	bx	lr
  400296:	bf00      	nop
  400298:	003d0900 	.word	0x003d0900
  40029c:	007a1200 	.word	0x007a1200
  4002a0:	00b71b00 	.word	0x00b71b00

004002a4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4002a4:	b580      	push	{r7, lr}
  4002a6:	b082      	sub	sp, #8
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	4603      	mov	r3, r0
  4002ac:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4002ae:	bf00      	nop
  4002b0:	79fb      	ldrb	r3, [r7, #7]
  4002b2:	4618      	mov	r0, r3
  4002b4:	4b05      	ldr	r3, [pc, #20]	; (4002cc <osc_wait_ready+0x28>)
  4002b6:	4798      	blx	r3
  4002b8:	4603      	mov	r3, r0
  4002ba:	f083 0301 	eor.w	r3, r3, #1
  4002be:	b2db      	uxtb	r3, r3
  4002c0:	2b00      	cmp	r3, #0
  4002c2:	d1f5      	bne.n	4002b0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002c4:	bf00      	nop
  4002c6:	3708      	adds	r7, #8
  4002c8:	46bd      	mov	sp, r7
  4002ca:	bd80      	pop	{r7, pc}
  4002cc:	004001c1 	.word	0x004001c1

004002d0 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	b086      	sub	sp, #24
  4002d4:	af00      	add	r7, sp, #0
  4002d6:	60f8      	str	r0, [r7, #12]
  4002d8:	607a      	str	r2, [r7, #4]
  4002da:	603b      	str	r3, [r7, #0]
  4002dc:	460b      	mov	r3, r1
  4002de:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002e0:	7afb      	ldrb	r3, [r7, #11]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b0d      	ldr	r3, [pc, #52]	; (40031c <pll_config_init+0x4c>)
  4002e6:	4798      	blx	r3
  4002e8:	4602      	mov	r2, r0
  4002ea:	687b      	ldr	r3, [r7, #4]
  4002ec:	fbb2 f3f3 	udiv	r3, r2, r3
  4002f0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002f2:	697b      	ldr	r3, [r7, #20]
  4002f4:	683a      	ldr	r2, [r7, #0]
  4002f6:	fb02 f303 	mul.w	r3, r2, r3
  4002fa:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002fc:	683b      	ldr	r3, [r7, #0]
  4002fe:	3b01      	subs	r3, #1
  400300:	041a      	lsls	r2, r3, #16
  400302:	4b07      	ldr	r3, [pc, #28]	; (400320 <pll_config_init+0x50>)
  400304:	4013      	ands	r3, r2
  400306:	687a      	ldr	r2, [r7, #4]
  400308:	b2d2      	uxtb	r2, r2
  40030a:	4313      	orrs	r3, r2
  40030c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	601a      	str	r2, [r3, #0]
}
  400314:	bf00      	nop
  400316:	3718      	adds	r7, #24
  400318:	46bd      	mov	sp, r7
  40031a:	bd80      	pop	{r7, pc}
  40031c:	00400231 	.word	0x00400231
  400320:	07ff0000 	.word	0x07ff0000

00400324 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400324:	b580      	push	{r7, lr}
  400326:	b082      	sub	sp, #8
  400328:	af00      	add	r7, sp, #0
  40032a:	6078      	str	r0, [r7, #4]
  40032c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40032e:	683b      	ldr	r3, [r7, #0]
  400330:	2b00      	cmp	r3, #0
  400332:	d108      	bne.n	400346 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400334:	4b09      	ldr	r3, [pc, #36]	; (40035c <pll_enable+0x38>)
  400336:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400338:	4a09      	ldr	r2, [pc, #36]	; (400360 <pll_enable+0x3c>)
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	681b      	ldr	r3, [r3, #0]
  40033e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400342:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  400344:	e005      	b.n	400352 <pll_enable+0x2e>
		pmc_disable_pllbck();
  400346:	4b07      	ldr	r3, [pc, #28]	; (400364 <pll_enable+0x40>)
  400348:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40034a:	4a05      	ldr	r2, [pc, #20]	; (400360 <pll_enable+0x3c>)
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	681b      	ldr	r3, [r3, #0]
  400350:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  400352:	bf00      	nop
  400354:	3708      	adds	r7, #8
  400356:	46bd      	mov	sp, r7
  400358:	bd80      	pop	{r7, pc}
  40035a:	bf00      	nop
  40035c:	00400d6d 	.word	0x00400d6d
  400360:	400e0400 	.word	0x400e0400
  400364:	00400ded 	.word	0x00400ded

00400368 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400368:	b580      	push	{r7, lr}
  40036a:	b082      	sub	sp, #8
  40036c:	af00      	add	r7, sp, #0
  40036e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	2b00      	cmp	r3, #0
  400374:	d103      	bne.n	40037e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400376:	4b05      	ldr	r3, [pc, #20]	; (40038c <pll_is_locked+0x24>)
  400378:	4798      	blx	r3
  40037a:	4603      	mov	r3, r0
  40037c:	e002      	b.n	400384 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40037e:	4b04      	ldr	r3, [pc, #16]	; (400390 <pll_is_locked+0x28>)
  400380:	4798      	blx	r3
  400382:	4603      	mov	r3, r0
	}
}
  400384:	4618      	mov	r0, r3
  400386:	3708      	adds	r7, #8
  400388:	46bd      	mov	sp, r7
  40038a:	bd80      	pop	{r7, pc}
  40038c:	00400d85 	.word	0x00400d85
  400390:	00400e05 	.word	0x00400e05

00400394 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	4603      	mov	r3, r0
  40039c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40039e:	79fb      	ldrb	r3, [r7, #7]
  4003a0:	3b03      	subs	r3, #3
  4003a2:	2b04      	cmp	r3, #4
  4003a4:	d808      	bhi.n	4003b8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4003a6:	79fb      	ldrb	r3, [r7, #7]
  4003a8:	4618      	mov	r0, r3
  4003aa:	4b06      	ldr	r3, [pc, #24]	; (4003c4 <pll_enable_source+0x30>)
  4003ac:	4798      	blx	r3
		osc_wait_ready(e_src);
  4003ae:	79fb      	ldrb	r3, [r7, #7]
  4003b0:	4618      	mov	r0, r3
  4003b2:	4b05      	ldr	r3, [pc, #20]	; (4003c8 <pll_enable_source+0x34>)
  4003b4:	4798      	blx	r3
		break;
  4003b6:	e000      	b.n	4003ba <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003b8:	bf00      	nop
	}
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	00400139 	.word	0x00400139
  4003c8:	004002a5 	.word	0x004002a5

004003cc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003cc:	b580      	push	{r7, lr}
  4003ce:	b082      	sub	sp, #8
  4003d0:	af00      	add	r7, sp, #0
  4003d2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003d4:	bf00      	nop
  4003d6:	6878      	ldr	r0, [r7, #4]
  4003d8:	4b04      	ldr	r3, [pc, #16]	; (4003ec <pll_wait_for_lock+0x20>)
  4003da:	4798      	blx	r3
  4003dc:	4603      	mov	r3, r0
  4003de:	2b00      	cmp	r3, #0
  4003e0:	d0f9      	beq.n	4003d6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003e2:	2300      	movs	r3, #0
}
  4003e4:	4618      	mov	r0, r3
  4003e6:	3708      	adds	r7, #8
  4003e8:	46bd      	mov	sp, r7
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	00400369 	.word	0x00400369

004003f0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003f4:	2006      	movs	r0, #6
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <sysclk_get_main_hz+0x18>)
  4003f8:	4798      	blx	r3
  4003fa:	4602      	mov	r2, r0
  4003fc:	4613      	mov	r3, r2
  4003fe:	009b      	lsls	r3, r3, #2
  400400:	4413      	add	r3, r2
  400402:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400404:	4618      	mov	r0, r3
  400406:	bd80      	pop	{r7, pc}
  400408:	00400231 	.word	0x00400231

0040040c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400410:	4b02      	ldr	r3, [pc, #8]	; (40041c <sysclk_get_cpu_hz+0x10>)
  400412:	4798      	blx	r3
  400414:	4603      	mov	r3, r0
  400416:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400418:	4618      	mov	r0, r3
  40041a:	bd80      	pop	{r7, pc}
  40041c:	004003f1 	.word	0x004003f1

00400420 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400420:	b590      	push	{r4, r7, lr}
  400422:	b083      	sub	sp, #12
  400424:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400426:	4811      	ldr	r0, [pc, #68]	; (40046c <sysclk_init+0x4c>)
  400428:	4b11      	ldr	r3, [pc, #68]	; (400470 <sysclk_init+0x50>)
  40042a:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40042c:	2006      	movs	r0, #6
  40042e:	4b11      	ldr	r3, [pc, #68]	; (400474 <sysclk_init+0x54>)
  400430:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400432:	1d38      	adds	r0, r7, #4
  400434:	2314      	movs	r3, #20
  400436:	2201      	movs	r2, #1
  400438:	2106      	movs	r1, #6
  40043a:	4c0f      	ldr	r4, [pc, #60]	; (400478 <sysclk_init+0x58>)
  40043c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40043e:	1d3b      	adds	r3, r7, #4
  400440:	2100      	movs	r1, #0
  400442:	4618      	mov	r0, r3
  400444:	4b0d      	ldr	r3, [pc, #52]	; (40047c <sysclk_init+0x5c>)
  400446:	4798      	blx	r3
		pll_wait_for_lock(0);
  400448:	2000      	movs	r0, #0
  40044a:	4b0d      	ldr	r3, [pc, #52]	; (400480 <sysclk_init+0x60>)
  40044c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40044e:	2010      	movs	r0, #16
  400450:	4b0c      	ldr	r3, [pc, #48]	; (400484 <sysclk_init+0x64>)
  400452:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400454:	4b0c      	ldr	r3, [pc, #48]	; (400488 <sysclk_init+0x68>)
  400456:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400458:	4b0c      	ldr	r3, [pc, #48]	; (40048c <sysclk_init+0x6c>)
  40045a:	4798      	blx	r3
  40045c:	4603      	mov	r3, r0
  40045e:	4618      	mov	r0, r3
  400460:	4b03      	ldr	r3, [pc, #12]	; (400470 <sysclk_init+0x50>)
  400462:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400464:	bf00      	nop
  400466:	370c      	adds	r7, #12
  400468:	46bd      	mov	sp, r7
  40046a:	bd90      	pop	{r4, r7, pc}
  40046c:	07270e00 	.word	0x07270e00
  400470:	00402dd1 	.word	0x00402dd1
  400474:	00400395 	.word	0x00400395
  400478:	004002d1 	.word	0x004002d1
  40047c:	00400325 	.word	0x00400325
  400480:	004003cd 	.word	0x004003cd
  400484:	00400b81 	.word	0x00400b81
  400488:	00402c39 	.word	0x00402c39
  40048c:	0040040d 	.word	0x0040040d

00400490 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400490:	b480      	push	{r7}
  400492:	b085      	sub	sp, #20
  400494:	af00      	add	r7, sp, #0
  400496:	60f8      	str	r0, [r7, #12]
  400498:	60b9      	str	r1, [r7, #8]
  40049a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40049c:	687b      	ldr	r3, [r7, #4]
  40049e:	2b00      	cmp	r3, #0
  4004a0:	d003      	beq.n	4004aa <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4004a2:	68fb      	ldr	r3, [r7, #12]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4004a8:	e002      	b.n	4004b0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4004aa:	68fb      	ldr	r3, [r7, #12]
  4004ac:	68ba      	ldr	r2, [r7, #8]
  4004ae:	661a      	str	r2, [r3, #96]	; 0x60
}
  4004b0:	bf00      	nop
  4004b2:	3714      	adds	r7, #20
  4004b4:	46bd      	mov	sp, r7
  4004b6:	bc80      	pop	{r7}
  4004b8:	4770      	bx	lr

004004ba <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4004ba:	b480      	push	{r7}
  4004bc:	b085      	sub	sp, #20
  4004be:	af00      	add	r7, sp, #0
  4004c0:	60f8      	str	r0, [r7, #12]
  4004c2:	60b9      	str	r1, [r7, #8]
  4004c4:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4004ce:	687b      	ldr	r3, [r7, #4]
  4004d0:	005b      	lsls	r3, r3, #1
  4004d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004d6:	fbb2 f3f3 	udiv	r3, r2, r3
  4004da:	3b01      	subs	r3, #1
  4004dc:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4004e0:	68fb      	ldr	r3, [r7, #12]
  4004e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4004e6:	bf00      	nop
  4004e8:	3714      	adds	r7, #20
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bc80      	pop	{r7}
  4004ee:	4770      	bx	lr

004004f0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4004f0:	b480      	push	{r7}
  4004f2:	b087      	sub	sp, #28
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	60f8      	str	r0, [r7, #12]
  4004f8:	60b9      	str	r1, [r7, #8]
  4004fa:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4004fc:	68fb      	ldr	r3, [r7, #12]
  4004fe:	687a      	ldr	r2, [r7, #4]
  400500:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400502:	68bb      	ldr	r3, [r7, #8]
  400504:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400508:	d04a      	beq.n	4005a0 <pio_set_peripheral+0xb0>
  40050a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40050e:	d808      	bhi.n	400522 <pio_set_peripheral+0x32>
  400510:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400514:	d016      	beq.n	400544 <pio_set_peripheral+0x54>
  400516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40051a:	d02c      	beq.n	400576 <pio_set_peripheral+0x86>
  40051c:	2b00      	cmp	r3, #0
  40051e:	d069      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400520:	e064      	b.n	4005ec <pio_set_peripheral+0xfc>
  400522:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400526:	d065      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400528:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40052c:	d803      	bhi.n	400536 <pio_set_peripheral+0x46>
  40052e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400532:	d04a      	beq.n	4005ca <pio_set_peripheral+0xda>
  400534:	e05a      	b.n	4005ec <pio_set_peripheral+0xfc>
  400536:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40053a:	d05b      	beq.n	4005f4 <pio_set_peripheral+0x104>
  40053c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400540:	d058      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400542:	e053      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400548:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40054a:	68fb      	ldr	r3, [r7, #12]
  40054c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	43d9      	mvns	r1, r3
  400552:	697b      	ldr	r3, [r7, #20]
  400554:	400b      	ands	r3, r1
  400556:	401a      	ands	r2, r3
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400560:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400562:	68fb      	ldr	r3, [r7, #12]
  400564:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400566:	687b      	ldr	r3, [r7, #4]
  400568:	43d9      	mvns	r1, r3
  40056a:	697b      	ldr	r3, [r7, #20]
  40056c:	400b      	ands	r3, r1
  40056e:	401a      	ands	r2, r3
  400570:	68fb      	ldr	r3, [r7, #12]
  400572:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400574:	e03a      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40057a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40057c:	687a      	ldr	r2, [r7, #4]
  40057e:	697b      	ldr	r3, [r7, #20]
  400580:	431a      	orrs	r2, r3
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40058a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400590:	687b      	ldr	r3, [r7, #4]
  400592:	43d9      	mvns	r1, r3
  400594:	697b      	ldr	r3, [r7, #20]
  400596:	400b      	ands	r3, r1
  400598:	401a      	ands	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40059e:	e025      	b.n	4005ec <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	43d9      	mvns	r1, r3
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	400b      	ands	r3, r1
  4005b2:	401a      	ands	r2, r3
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005b8:	68fb      	ldr	r3, [r7, #12]
  4005ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005be:	687a      	ldr	r2, [r7, #4]
  4005c0:	697b      	ldr	r3, [r7, #20]
  4005c2:	431a      	orrs	r2, r3
  4005c4:	68fb      	ldr	r3, [r7, #12]
  4005c6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005c8:	e010      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005ca:	68fb      	ldr	r3, [r7, #12]
  4005cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005d0:	687a      	ldr	r2, [r7, #4]
  4005d2:	697b      	ldr	r3, [r7, #20]
  4005d4:	431a      	orrs	r2, r3
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005de:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005e0:	687a      	ldr	r2, [r7, #4]
  4005e2:	697b      	ldr	r3, [r7, #20]
  4005e4:	431a      	orrs	r2, r3
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005ea:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005ec:	68fb      	ldr	r3, [r7, #12]
  4005ee:	687a      	ldr	r2, [r7, #4]
  4005f0:	605a      	str	r2, [r3, #4]
  4005f2:	e000      	b.n	4005f6 <pio_set_peripheral+0x106>
		return;
  4005f4:	bf00      	nop
}
  4005f6:	371c      	adds	r7, #28
  4005f8:	46bd      	mov	sp, r7
  4005fa:	bc80      	pop	{r7}
  4005fc:	4770      	bx	lr
	...

00400600 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400600:	b580      	push	{r7, lr}
  400602:	b084      	sub	sp, #16
  400604:	af00      	add	r7, sp, #0
  400606:	60f8      	str	r0, [r7, #12]
  400608:	60b9      	str	r1, [r7, #8]
  40060a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40060c:	68b9      	ldr	r1, [r7, #8]
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4b19      	ldr	r3, [pc, #100]	; (400678 <pio_set_input+0x78>)
  400612:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400614:	687b      	ldr	r3, [r7, #4]
  400616:	f003 0301 	and.w	r3, r3, #1
  40061a:	461a      	mov	r2, r3
  40061c:	68b9      	ldr	r1, [r7, #8]
  40061e:	68f8      	ldr	r0, [r7, #12]
  400620:	4b16      	ldr	r3, [pc, #88]	; (40067c <pio_set_input+0x7c>)
  400622:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	f003 030a 	and.w	r3, r3, #10
  40062a:	2b00      	cmp	r3, #0
  40062c:	d003      	beq.n	400636 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	68ba      	ldr	r2, [r7, #8]
  400632:	621a      	str	r2, [r3, #32]
  400634:	e002      	b.n	40063c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	68ba      	ldr	r2, [r7, #8]
  40063a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	f003 0302 	and.w	r3, r3, #2
  400642:	2b00      	cmp	r3, #0
  400644:	d004      	beq.n	400650 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400646:	68fb      	ldr	r3, [r7, #12]
  400648:	68ba      	ldr	r2, [r7, #8]
  40064a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40064e:	e008      	b.n	400662 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400650:	687b      	ldr	r3, [r7, #4]
  400652:	f003 0308 	and.w	r3, r3, #8
  400656:	2b00      	cmp	r3, #0
  400658:	d003      	beq.n	400662 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40065a:	68fb      	ldr	r3, [r7, #12]
  40065c:	68ba      	ldr	r2, [r7, #8]
  40065e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	68ba      	ldr	r2, [r7, #8]
  400666:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	68ba      	ldr	r2, [r7, #8]
  40066c:	601a      	str	r2, [r3, #0]
}
  40066e:	bf00      	nop
  400670:	3710      	adds	r7, #16
  400672:	46bd      	mov	sp, r7
  400674:	bd80      	pop	{r7, pc}
  400676:	bf00      	nop
  400678:	00400769 	.word	0x00400769
  40067c:	00400491 	.word	0x00400491

00400680 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400680:	b580      	push	{r7, lr}
  400682:	b084      	sub	sp, #16
  400684:	af00      	add	r7, sp, #0
  400686:	60f8      	str	r0, [r7, #12]
  400688:	60b9      	str	r1, [r7, #8]
  40068a:	607a      	str	r2, [r7, #4]
  40068c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40068e:	68b9      	ldr	r1, [r7, #8]
  400690:	68f8      	ldr	r0, [r7, #12]
  400692:	4b12      	ldr	r3, [pc, #72]	; (4006dc <pio_set_output+0x5c>)
  400694:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400696:	69ba      	ldr	r2, [r7, #24]
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b10      	ldr	r3, [pc, #64]	; (4006e0 <pio_set_output+0x60>)
  40069e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006a0:	683b      	ldr	r3, [r7, #0]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d003      	beq.n	4006ae <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	68ba      	ldr	r2, [r7, #8]
  4006aa:	651a      	str	r2, [r3, #80]	; 0x50
  4006ac:	e002      	b.n	4006b4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	68ba      	ldr	r2, [r7, #8]
  4006b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	631a      	str	r2, [r3, #48]	; 0x30
  4006c0:	e002      	b.n	4006c8 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	68ba      	ldr	r2, [r7, #8]
  4006cc:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	68ba      	ldr	r2, [r7, #8]
  4006d2:	601a      	str	r2, [r3, #0]
}
  4006d4:	bf00      	nop
  4006d6:	3710      	adds	r7, #16
  4006d8:	46bd      	mov	sp, r7
  4006da:	bd80      	pop	{r7, pc}
  4006dc:	00400769 	.word	0x00400769
  4006e0:	00400491 	.word	0x00400491

004006e4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4006e4:	b480      	push	{r7}
  4006e6:	b085      	sub	sp, #20
  4006e8:	af00      	add	r7, sp, #0
  4006ea:	60f8      	str	r0, [r7, #12]
  4006ec:	60b9      	str	r1, [r7, #8]
  4006ee:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	f003 0310 	and.w	r3, r3, #16
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d020      	beq.n	40073c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	68ba      	ldr	r2, [r7, #8]
  4006fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	f003 0320 	and.w	r3, r3, #32
  400708:	2b00      	cmp	r3, #0
  40070a:	d004      	beq.n	400716 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40070c:	68fb      	ldr	r3, [r7, #12]
  40070e:	68ba      	ldr	r2, [r7, #8]
  400710:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400714:	e003      	b.n	40071e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	68ba      	ldr	r2, [r7, #8]
  40071a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400724:	2b00      	cmp	r3, #0
  400726:	d004      	beq.n	400732 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400728:	68fb      	ldr	r3, [r7, #12]
  40072a:	68ba      	ldr	r2, [r7, #8]
  40072c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400730:	e008      	b.n	400744 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40073a:	e003      	b.n	400744 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  40073c:	68fb      	ldr	r3, [r7, #12]
  40073e:	68ba      	ldr	r2, [r7, #8]
  400740:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400744:	bf00      	nop
  400746:	3714      	adds	r7, #20
  400748:	46bd      	mov	sp, r7
  40074a:	bc80      	pop	{r7}
  40074c:	4770      	bx	lr

0040074e <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40074e:	b480      	push	{r7}
  400750:	b083      	sub	sp, #12
  400752:	af00      	add	r7, sp, #0
  400754:	6078      	str	r0, [r7, #4]
  400756:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	683a      	ldr	r2, [r7, #0]
  40075c:	641a      	str	r2, [r3, #64]	; 0x40
}
  40075e:	bf00      	nop
  400760:	370c      	adds	r7, #12
  400762:	46bd      	mov	sp, r7
  400764:	bc80      	pop	{r7}
  400766:	4770      	bx	lr

00400768 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400768:	b480      	push	{r7}
  40076a:	b083      	sub	sp, #12
  40076c:	af00      	add	r7, sp, #0
  40076e:	6078      	str	r0, [r7, #4]
  400770:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400772:	687b      	ldr	r3, [r7, #4]
  400774:	683a      	ldr	r2, [r7, #0]
  400776:	645a      	str	r2, [r3, #68]	; 0x44
}
  400778:	bf00      	nop
  40077a:	370c      	adds	r7, #12
  40077c:	46bd      	mov	sp, r7
  40077e:	bc80      	pop	{r7}
  400780:	4770      	bx	lr

00400782 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400782:	b480      	push	{r7}
  400784:	b083      	sub	sp, #12
  400786:	af00      	add	r7, sp, #0
  400788:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40078e:	4618      	mov	r0, r3
  400790:	370c      	adds	r7, #12
  400792:	46bd      	mov	sp, r7
  400794:	bc80      	pop	{r7}
  400796:	4770      	bx	lr

00400798 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400798:	b480      	push	{r7}
  40079a:	b083      	sub	sp, #12
  40079c:	af00      	add	r7, sp, #0
  40079e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4007a4:	4618      	mov	r0, r3
  4007a6:	370c      	adds	r7, #12
  4007a8:	46bd      	mov	sp, r7
  4007aa:	bc80      	pop	{r7}
  4007ac:	4770      	bx	lr
	...

004007b0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4007b0:	b590      	push	{r4, r7, lr}
  4007b2:	b087      	sub	sp, #28
  4007b4:	af02      	add	r7, sp, #8
  4007b6:	6078      	str	r0, [r7, #4]
  4007b8:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4007ba:	6878      	ldr	r0, [r7, #4]
  4007bc:	4b63      	ldr	r3, [pc, #396]	; (40094c <pio_configure_pin+0x19c>)
  4007be:	4798      	blx	r3
  4007c0:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007c2:	683b      	ldr	r3, [r7, #0]
  4007c4:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4007c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007cc:	d067      	beq.n	40089e <pio_configure_pin+0xee>
  4007ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007d2:	d809      	bhi.n	4007e8 <pio_configure_pin+0x38>
  4007d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007d8:	d02b      	beq.n	400832 <pio_configure_pin+0x82>
  4007da:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007de:	d043      	beq.n	400868 <pio_configure_pin+0xb8>
  4007e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007e4:	d00a      	beq.n	4007fc <pio_configure_pin+0x4c>
  4007e6:	e0a9      	b.n	40093c <pio_configure_pin+0x18c>
  4007e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007ec:	d07e      	beq.n	4008ec <pio_configure_pin+0x13c>
  4007ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007f2:	d07b      	beq.n	4008ec <pio_configure_pin+0x13c>
  4007f4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007f8:	d06c      	beq.n	4008d4 <pio_configure_pin+0x124>
  4007fa:	e09f      	b.n	40093c <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4007fc:	687b      	ldr	r3, [r7, #4]
  4007fe:	f003 031f 	and.w	r3, r3, #31
  400802:	2201      	movs	r2, #1
  400804:	fa02 f303 	lsl.w	r3, r2, r3
  400808:	461a      	mov	r2, r3
  40080a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40080e:	68f8      	ldr	r0, [r7, #12]
  400810:	4b4f      	ldr	r3, [pc, #316]	; (400950 <pio_configure_pin+0x1a0>)
  400812:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400814:	687b      	ldr	r3, [r7, #4]
  400816:	f003 031f 	and.w	r3, r3, #31
  40081a:	2201      	movs	r2, #1
  40081c:	fa02 f303 	lsl.w	r3, r2, r3
  400820:	4619      	mov	r1, r3
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	f003 0301 	and.w	r3, r3, #1
  400828:	461a      	mov	r2, r3
  40082a:	68f8      	ldr	r0, [r7, #12]
  40082c:	4b49      	ldr	r3, [pc, #292]	; (400954 <pio_configure_pin+0x1a4>)
  40082e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400830:	e086      	b.n	400940 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400832:	687b      	ldr	r3, [r7, #4]
  400834:	f003 031f 	and.w	r3, r3, #31
  400838:	2201      	movs	r2, #1
  40083a:	fa02 f303 	lsl.w	r3, r2, r3
  40083e:	461a      	mov	r2, r3
  400840:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400844:	68f8      	ldr	r0, [r7, #12]
  400846:	4b42      	ldr	r3, [pc, #264]	; (400950 <pio_configure_pin+0x1a0>)
  400848:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40084a:	687b      	ldr	r3, [r7, #4]
  40084c:	f003 031f 	and.w	r3, r3, #31
  400850:	2201      	movs	r2, #1
  400852:	fa02 f303 	lsl.w	r3, r2, r3
  400856:	4619      	mov	r1, r3
  400858:	683b      	ldr	r3, [r7, #0]
  40085a:	f003 0301 	and.w	r3, r3, #1
  40085e:	461a      	mov	r2, r3
  400860:	68f8      	ldr	r0, [r7, #12]
  400862:	4b3c      	ldr	r3, [pc, #240]	; (400954 <pio_configure_pin+0x1a4>)
  400864:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400866:	e06b      	b.n	400940 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400868:	687b      	ldr	r3, [r7, #4]
  40086a:	f003 031f 	and.w	r3, r3, #31
  40086e:	2201      	movs	r2, #1
  400870:	fa02 f303 	lsl.w	r3, r2, r3
  400874:	461a      	mov	r2, r3
  400876:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40087a:	68f8      	ldr	r0, [r7, #12]
  40087c:	4b34      	ldr	r3, [pc, #208]	; (400950 <pio_configure_pin+0x1a0>)
  40087e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	f003 031f 	and.w	r3, r3, #31
  400886:	2201      	movs	r2, #1
  400888:	fa02 f303 	lsl.w	r3, r2, r3
  40088c:	4619      	mov	r1, r3
  40088e:	683b      	ldr	r3, [r7, #0]
  400890:	f003 0301 	and.w	r3, r3, #1
  400894:	461a      	mov	r2, r3
  400896:	68f8      	ldr	r0, [r7, #12]
  400898:	4b2e      	ldr	r3, [pc, #184]	; (400954 <pio_configure_pin+0x1a4>)
  40089a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40089c:	e050      	b.n	400940 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40089e:	687b      	ldr	r3, [r7, #4]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	fa02 f303 	lsl.w	r3, r2, r3
  4008aa:	461a      	mov	r2, r3
  4008ac:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008b0:	68f8      	ldr	r0, [r7, #12]
  4008b2:	4b27      	ldr	r3, [pc, #156]	; (400950 <pio_configure_pin+0x1a0>)
  4008b4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008b6:	687b      	ldr	r3, [r7, #4]
  4008b8:	f003 031f 	and.w	r3, r3, #31
  4008bc:	2201      	movs	r2, #1
  4008be:	fa02 f303 	lsl.w	r3, r2, r3
  4008c2:	4619      	mov	r1, r3
  4008c4:	683b      	ldr	r3, [r7, #0]
  4008c6:	f003 0301 	and.w	r3, r3, #1
  4008ca:	461a      	mov	r2, r3
  4008cc:	68f8      	ldr	r0, [r7, #12]
  4008ce:	4b21      	ldr	r3, [pc, #132]	; (400954 <pio_configure_pin+0x1a4>)
  4008d0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008d2:	e035      	b.n	400940 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4008d4:	687b      	ldr	r3, [r7, #4]
  4008d6:	f003 031f 	and.w	r3, r3, #31
  4008da:	2201      	movs	r2, #1
  4008dc:	fa02 f303 	lsl.w	r3, r2, r3
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	4619      	mov	r1, r3
  4008e4:	68f8      	ldr	r0, [r7, #12]
  4008e6:	4b1c      	ldr	r3, [pc, #112]	; (400958 <pio_configure_pin+0x1a8>)
  4008e8:	4798      	blx	r3
		break;
  4008ea:	e029      	b.n	400940 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4008ec:	687b      	ldr	r3, [r7, #4]
  4008ee:	f003 031f 	and.w	r3, r3, #31
  4008f2:	2201      	movs	r2, #1
  4008f4:	fa02 f303 	lsl.w	r3, r2, r3
  4008f8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4008fa:	683b      	ldr	r3, [r7, #0]
  4008fc:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400900:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400904:	bf0c      	ite	eq
  400906:	2301      	moveq	r3, #1
  400908:	2300      	movne	r3, #0
  40090a:	b2db      	uxtb	r3, r3
  40090c:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40090e:	683b      	ldr	r3, [r7, #0]
  400910:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400914:	2b00      	cmp	r3, #0
  400916:	bf14      	ite	ne
  400918:	2301      	movne	r3, #1
  40091a:	2300      	moveq	r3, #0
  40091c:	b2db      	uxtb	r3, r3
  40091e:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400920:	683b      	ldr	r3, [r7, #0]
  400922:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400926:	2b00      	cmp	r3, #0
  400928:	bf14      	ite	ne
  40092a:	2301      	movne	r3, #1
  40092c:	2300      	moveq	r3, #0
  40092e:	b2db      	uxtb	r3, r3
  400930:	9300      	str	r3, [sp, #0]
  400932:	4603      	mov	r3, r0
  400934:	68f8      	ldr	r0, [r7, #12]
  400936:	4c09      	ldr	r4, [pc, #36]	; (40095c <pio_configure_pin+0x1ac>)
  400938:	47a0      	blx	r4
		break;
  40093a:	e001      	b.n	400940 <pio_configure_pin+0x190>

	default:
		return 0;
  40093c:	2300      	movs	r3, #0
  40093e:	e000      	b.n	400942 <pio_configure_pin+0x192>
	}

	return 1;
  400940:	2301      	movs	r3, #1
}
  400942:	4618      	mov	r0, r3
  400944:	3714      	adds	r7, #20
  400946:	46bd      	mov	sp, r7
  400948:	bd90      	pop	{r4, r7, pc}
  40094a:	bf00      	nop
  40094c:	00400961 	.word	0x00400961
  400950:	004004f1 	.word	0x004004f1
  400954:	00400491 	.word	0x00400491
  400958:	00400601 	.word	0x00400601
  40095c:	00400681 	.word	0x00400681

00400960 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400960:	b480      	push	{r7}
  400962:	b085      	sub	sp, #20
  400964:	af00      	add	r7, sp, #0
  400966:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	095b      	lsrs	r3, r3, #5
  40096c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400970:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400974:	025b      	lsls	r3, r3, #9
  400976:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400978:	68fb      	ldr	r3, [r7, #12]
}
  40097a:	4618      	mov	r0, r3
  40097c:	3714      	adds	r7, #20
  40097e:	46bd      	mov	sp, r7
  400980:	bc80      	pop	{r7}
  400982:	4770      	bx	lr

00400984 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  400984:	b480      	push	{r7}
  400986:	b083      	sub	sp, #12
  400988:	af00      	add	r7, sp, #0
  40098a:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  40098c:	687b      	ldr	r3, [r7, #4]
  40098e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400992:	f043 0201 	orr.w	r2, r3, #1
  400996:	687b      	ldr	r3, [r7, #4]
  400998:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  40099c:	4b03      	ldr	r3, [pc, #12]	; (4009ac <pio_capture_enable+0x28>)
  40099e:	2201      	movs	r2, #1
  4009a0:	601a      	str	r2, [r3, #0]
}
  4009a2:	bf00      	nop
  4009a4:	370c      	adds	r7, #12
  4009a6:	46bd      	mov	sp, r7
  4009a8:	bc80      	pop	{r7}
  4009aa:	4770      	bx	lr
  4009ac:	20000ab4 	.word	0x20000ab4

004009b0 <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  4009b0:	b480      	push	{r7}
  4009b2:	b083      	sub	sp, #12
  4009b4:	af00      	add	r7, sp, #0
  4009b6:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  4009b8:	687b      	ldr	r3, [r7, #4]
  4009ba:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4009be:	f023 0201 	bic.w	r2, r3, #1
  4009c2:	687b      	ldr	r3, [r7, #4]
  4009c4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  4009c8:	4b03      	ldr	r3, [pc, #12]	; (4009d8 <pio_capture_disable+0x28>)
  4009ca:	2200      	movs	r2, #0
  4009cc:	601a      	str	r2, [r3, #0]
}
  4009ce:	bf00      	nop
  4009d0:	370c      	adds	r7, #12
  4009d2:	46bd      	mov	sp, r7
  4009d4:	bc80      	pop	{r7}
  4009d6:	4770      	bx	lr
  4009d8:	20000ab4 	.word	0x20000ab4

004009dc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009dc:	b580      	push	{r7, lr}
  4009de:	b084      	sub	sp, #16
  4009e0:	af00      	add	r7, sp, #0
  4009e2:	6078      	str	r0, [r7, #4]
  4009e4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009e6:	6878      	ldr	r0, [r7, #4]
  4009e8:	4b2c      	ldr	r3, [pc, #176]	; (400a9c <pio_handler_process+0xc0>)
  4009ea:	4798      	blx	r3
  4009ec:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4009ee:	6878      	ldr	r0, [r7, #4]
  4009f0:	4b2b      	ldr	r3, [pc, #172]	; (400aa0 <pio_handler_process+0xc4>)
  4009f2:	4798      	blx	r3
  4009f4:	4602      	mov	r2, r0
  4009f6:	68fb      	ldr	r3, [r7, #12]
  4009f8:	4013      	ands	r3, r2
  4009fa:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4009fc:	68fb      	ldr	r3, [r7, #12]
  4009fe:	2b00      	cmp	r3, #0
  400a00:	d03c      	beq.n	400a7c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400a02:	2300      	movs	r3, #0
  400a04:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400a06:	e034      	b.n	400a72 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a08:	4a26      	ldr	r2, [pc, #152]	; (400aa4 <pio_handler_process+0xc8>)
  400a0a:	68bb      	ldr	r3, [r7, #8]
  400a0c:	011b      	lsls	r3, r3, #4
  400a0e:	4413      	add	r3, r2
  400a10:	681a      	ldr	r2, [r3, #0]
  400a12:	683b      	ldr	r3, [r7, #0]
  400a14:	429a      	cmp	r2, r3
  400a16:	d126      	bne.n	400a66 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a18:	4a22      	ldr	r2, [pc, #136]	; (400aa4 <pio_handler_process+0xc8>)
  400a1a:	68bb      	ldr	r3, [r7, #8]
  400a1c:	011b      	lsls	r3, r3, #4
  400a1e:	4413      	add	r3, r2
  400a20:	3304      	adds	r3, #4
  400a22:	681a      	ldr	r2, [r3, #0]
  400a24:	68fb      	ldr	r3, [r7, #12]
  400a26:	4013      	ands	r3, r2
  400a28:	2b00      	cmp	r3, #0
  400a2a:	d01c      	beq.n	400a66 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a2c:	4a1d      	ldr	r2, [pc, #116]	; (400aa4 <pio_handler_process+0xc8>)
  400a2e:	68bb      	ldr	r3, [r7, #8]
  400a30:	011b      	lsls	r3, r3, #4
  400a32:	4413      	add	r3, r2
  400a34:	330c      	adds	r3, #12
  400a36:	681b      	ldr	r3, [r3, #0]
  400a38:	491a      	ldr	r1, [pc, #104]	; (400aa4 <pio_handler_process+0xc8>)
  400a3a:	68ba      	ldr	r2, [r7, #8]
  400a3c:	0112      	lsls	r2, r2, #4
  400a3e:	440a      	add	r2, r1
  400a40:	6810      	ldr	r0, [r2, #0]
  400a42:	4918      	ldr	r1, [pc, #96]	; (400aa4 <pio_handler_process+0xc8>)
  400a44:	68ba      	ldr	r2, [r7, #8]
  400a46:	0112      	lsls	r2, r2, #4
  400a48:	440a      	add	r2, r1
  400a4a:	3204      	adds	r2, #4
  400a4c:	6812      	ldr	r2, [r2, #0]
  400a4e:	4611      	mov	r1, r2
  400a50:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a52:	4a14      	ldr	r2, [pc, #80]	; (400aa4 <pio_handler_process+0xc8>)
  400a54:	68bb      	ldr	r3, [r7, #8]
  400a56:	011b      	lsls	r3, r3, #4
  400a58:	4413      	add	r3, r2
  400a5a:	3304      	adds	r3, #4
  400a5c:	681b      	ldr	r3, [r3, #0]
  400a5e:	43db      	mvns	r3, r3
  400a60:	68fa      	ldr	r2, [r7, #12]
  400a62:	4013      	ands	r3, r2
  400a64:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400a66:	68bb      	ldr	r3, [r7, #8]
  400a68:	3301      	adds	r3, #1
  400a6a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a6c:	68bb      	ldr	r3, [r7, #8]
  400a6e:	2b06      	cmp	r3, #6
  400a70:	d803      	bhi.n	400a7a <pio_handler_process+0x9e>
		while (status != 0) {
  400a72:	68fb      	ldr	r3, [r7, #12]
  400a74:	2b00      	cmp	r3, #0
  400a76:	d1c7      	bne.n	400a08 <pio_handler_process+0x2c>
  400a78:	e000      	b.n	400a7c <pio_handler_process+0xa0>
				break;
  400a7a:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a7c:	4b0a      	ldr	r3, [pc, #40]	; (400aa8 <pio_handler_process+0xcc>)
  400a7e:	681b      	ldr	r3, [r3, #0]
  400a80:	2b00      	cmp	r3, #0
  400a82:	d007      	beq.n	400a94 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400a84:	4b09      	ldr	r3, [pc, #36]	; (400aac <pio_handler_process+0xd0>)
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d003      	beq.n	400a94 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400a8c:	4b07      	ldr	r3, [pc, #28]	; (400aac <pio_handler_process+0xd0>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	6878      	ldr	r0, [r7, #4]
  400a92:	4798      	blx	r3
		}
	}
#endif
}
  400a94:	bf00      	nop
  400a96:	3710      	adds	r7, #16
  400a98:	46bd      	mov	sp, r7
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	00400783 	.word	0x00400783
  400aa0:	00400799 	.word	0x00400799
  400aa4:	200009d8 	.word	0x200009d8
  400aa8:	20000ab4 	.word	0x20000ab4
  400aac:	20000a4c 	.word	0x20000a4c

00400ab0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	b086      	sub	sp, #24
  400ab4:	af00      	add	r7, sp, #0
  400ab6:	60f8      	str	r0, [r7, #12]
  400ab8:	60b9      	str	r1, [r7, #8]
  400aba:	607a      	str	r2, [r7, #4]
  400abc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400abe:	4b21      	ldr	r3, [pc, #132]	; (400b44 <pio_handler_set+0x94>)
  400ac0:	681b      	ldr	r3, [r3, #0]
  400ac2:	2b06      	cmp	r3, #6
  400ac4:	d901      	bls.n	400aca <pio_handler_set+0x1a>
		return 1;
  400ac6:	2301      	movs	r3, #1
  400ac8:	e038      	b.n	400b3c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aca:	2300      	movs	r3, #0
  400acc:	75fb      	strb	r3, [r7, #23]
  400ace:	e011      	b.n	400af4 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ad0:	7dfb      	ldrb	r3, [r7, #23]
  400ad2:	011b      	lsls	r3, r3, #4
  400ad4:	4a1c      	ldr	r2, [pc, #112]	; (400b48 <pio_handler_set+0x98>)
  400ad6:	4413      	add	r3, r2
  400ad8:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ada:	693b      	ldr	r3, [r7, #16]
  400adc:	681a      	ldr	r2, [r3, #0]
  400ade:	68bb      	ldr	r3, [r7, #8]
  400ae0:	429a      	cmp	r2, r3
  400ae2:	d104      	bne.n	400aee <pio_handler_set+0x3e>
  400ae4:	693b      	ldr	r3, [r7, #16]
  400ae6:	685a      	ldr	r2, [r3, #4]
  400ae8:	687b      	ldr	r3, [r7, #4]
  400aea:	429a      	cmp	r2, r3
  400aec:	d008      	beq.n	400b00 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aee:	7dfb      	ldrb	r3, [r7, #23]
  400af0:	3301      	adds	r3, #1
  400af2:	75fb      	strb	r3, [r7, #23]
  400af4:	7dfa      	ldrb	r2, [r7, #23]
  400af6:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pio_handler_set+0x94>)
  400af8:	681b      	ldr	r3, [r3, #0]
  400afa:	429a      	cmp	r2, r3
  400afc:	d9e8      	bls.n	400ad0 <pio_handler_set+0x20>
  400afe:	e000      	b.n	400b02 <pio_handler_set+0x52>
			break;
  400b00:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400b02:	693b      	ldr	r3, [r7, #16]
  400b04:	68ba      	ldr	r2, [r7, #8]
  400b06:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b08:	693b      	ldr	r3, [r7, #16]
  400b0a:	687a      	ldr	r2, [r7, #4]
  400b0c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b0e:	693b      	ldr	r3, [r7, #16]
  400b10:	683a      	ldr	r2, [r7, #0]
  400b12:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b14:	693b      	ldr	r3, [r7, #16]
  400b16:	6a3a      	ldr	r2, [r7, #32]
  400b18:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b1a:	7dfa      	ldrb	r2, [r7, #23]
  400b1c:	4b09      	ldr	r3, [pc, #36]	; (400b44 <pio_handler_set+0x94>)
  400b1e:	681b      	ldr	r3, [r3, #0]
  400b20:	3301      	adds	r3, #1
  400b22:	429a      	cmp	r2, r3
  400b24:	d104      	bne.n	400b30 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b26:	4b07      	ldr	r3, [pc, #28]	; (400b44 <pio_handler_set+0x94>)
  400b28:	681b      	ldr	r3, [r3, #0]
  400b2a:	3301      	adds	r3, #1
  400b2c:	4a05      	ldr	r2, [pc, #20]	; (400b44 <pio_handler_set+0x94>)
  400b2e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b30:	683a      	ldr	r2, [r7, #0]
  400b32:	6879      	ldr	r1, [r7, #4]
  400b34:	68f8      	ldr	r0, [r7, #12]
  400b36:	4b05      	ldr	r3, [pc, #20]	; (400b4c <pio_handler_set+0x9c>)
  400b38:	4798      	blx	r3

	return 0;
  400b3a:	2300      	movs	r3, #0
}
  400b3c:	4618      	mov	r0, r3
  400b3e:	3718      	adds	r7, #24
  400b40:	46bd      	mov	sp, r7
  400b42:	bd80      	pop	{r7, pc}
  400b44:	20000a48 	.word	0x20000a48
  400b48:	200009d8 	.word	0x200009d8
  400b4c:	004006e5 	.word	0x004006e5

00400b50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b50:	b580      	push	{r7, lr}
  400b52:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b54:	210b      	movs	r1, #11
  400b56:	4802      	ldr	r0, [pc, #8]	; (400b60 <PIOA_Handler+0x10>)
  400b58:	4b02      	ldr	r3, [pc, #8]	; (400b64 <PIOA_Handler+0x14>)
  400b5a:	4798      	blx	r3
}
  400b5c:	bf00      	nop
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	400e0e00 	.word	0x400e0e00
  400b64:	004009dd 	.word	0x004009dd

00400b68 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b68:	b580      	push	{r7, lr}
  400b6a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b6c:	210c      	movs	r1, #12
  400b6e:	4802      	ldr	r0, [pc, #8]	; (400b78 <PIOB_Handler+0x10>)
  400b70:	4b02      	ldr	r3, [pc, #8]	; (400b7c <PIOB_Handler+0x14>)
  400b72:	4798      	blx	r3
}
  400b74:	bf00      	nop
  400b76:	bd80      	pop	{r7, pc}
  400b78:	400e1000 	.word	0x400e1000
  400b7c:	004009dd 	.word	0x004009dd

00400b80 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b80:	b480      	push	{r7}
  400b82:	b085      	sub	sp, #20
  400b84:	af00      	add	r7, sp, #0
  400b86:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b88:	491c      	ldr	r1, [pc, #112]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400b8a:	4b1c      	ldr	r3, [pc, #112]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	4313      	orrs	r3, r2
  400b96:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b98:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b9c:	60fb      	str	r3, [r7, #12]
  400b9e:	e007      	b.n	400bb0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ba0:	68fb      	ldr	r3, [r7, #12]
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	d101      	bne.n	400baa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400ba6:	2301      	movs	r3, #1
  400ba8:	e023      	b.n	400bf2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400baa:	68fb      	ldr	r3, [r7, #12]
  400bac:	3b01      	subs	r3, #1
  400bae:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb0:	4b12      	ldr	r3, [pc, #72]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb4:	f003 0308 	and.w	r3, r3, #8
  400bb8:	2b00      	cmp	r3, #0
  400bba:	d0f1      	beq.n	400ba0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bbc:	4a0f      	ldr	r2, [pc, #60]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bbe:	4b0f      	ldr	r3, [pc, #60]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bc2:	f023 0303 	bic.w	r3, r3, #3
  400bc6:	f043 0302 	orr.w	r3, r3, #2
  400bca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bcc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bd0:	60fb      	str	r3, [r7, #12]
  400bd2:	e007      	b.n	400be4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bd4:	68fb      	ldr	r3, [r7, #12]
  400bd6:	2b00      	cmp	r3, #0
  400bd8:	d101      	bne.n	400bde <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bda:	2301      	movs	r3, #1
  400bdc:	e009      	b.n	400bf2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bde:	68fb      	ldr	r3, [r7, #12]
  400be0:	3b01      	subs	r3, #1
  400be2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400be4:	4b05      	ldr	r3, [pc, #20]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be8:	f003 0308 	and.w	r3, r3, #8
  400bec:	2b00      	cmp	r3, #0
  400bee:	d0f1      	beq.n	400bd4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bf0:	2300      	movs	r3, #0
}
  400bf2:	4618      	mov	r0, r3
  400bf4:	3714      	adds	r7, #20
  400bf6:	46bd      	mov	sp, r7
  400bf8:	bc80      	pop	{r7}
  400bfa:	4770      	bx	lr
  400bfc:	400e0400 	.word	0x400e0400

00400c00 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c00:	b480      	push	{r7}
  400c02:	b083      	sub	sp, #12
  400c04:	af00      	add	r7, sp, #0
  400c06:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c08:	687b      	ldr	r3, [r7, #4]
  400c0a:	2b01      	cmp	r3, #1
  400c0c:	d107      	bne.n	400c1e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c0e:	4a08      	ldr	r2, [pc, #32]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c10:	4b07      	ldr	r3, [pc, #28]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c12:	689b      	ldr	r3, [r3, #8]
  400c14:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400c18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c1c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c1e:	4b04      	ldr	r3, [pc, #16]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c20:	4a04      	ldr	r2, [pc, #16]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x34>)
  400c22:	601a      	str	r2, [r3, #0]
}
  400c24:	bf00      	nop
  400c26:	370c      	adds	r7, #12
  400c28:	46bd      	mov	sp, r7
  400c2a:	bc80      	pop	{r7}
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e1410 	.word	0x400e1410
  400c34:	a5000008 	.word	0xa5000008

00400c38 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c38:	b480      	push	{r7}
  400c3a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c3c:	4b09      	ldr	r3, [pc, #36]	; (400c64 <pmc_osc_is_ready_32kxtal+0x2c>)
  400c3e:	695b      	ldr	r3, [r3, #20]
  400c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c44:	2b00      	cmp	r3, #0
  400c46:	d007      	beq.n	400c58 <pmc_osc_is_ready_32kxtal+0x20>
  400c48:	4b07      	ldr	r3, [pc, #28]	; (400c68 <pmc_osc_is_ready_32kxtal+0x30>)
  400c4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c50:	2b00      	cmp	r3, #0
  400c52:	d001      	beq.n	400c58 <pmc_osc_is_ready_32kxtal+0x20>
  400c54:	2301      	movs	r3, #1
  400c56:	e000      	b.n	400c5a <pmc_osc_is_ready_32kxtal+0x22>
  400c58:	2300      	movs	r3, #0
}
  400c5a:	4618      	mov	r0, r3
  400c5c:	46bd      	mov	sp, r7
  400c5e:	bc80      	pop	{r7}
  400c60:	4770      	bx	lr
  400c62:	bf00      	nop
  400c64:	400e1410 	.word	0x400e1410
  400c68:	400e0400 	.word	0x400e0400

00400c6c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c6c:	b480      	push	{r7}
  400c6e:	b083      	sub	sp, #12
  400c70:	af00      	add	r7, sp, #0
  400c72:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c74:	4a18      	ldr	r2, [pc, #96]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c76:	4b18      	ldr	r3, [pc, #96]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c78:	6a1b      	ldr	r3, [r3, #32]
  400c7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c7e:	f043 0308 	orr.w	r3, r3, #8
  400c82:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c84:	bf00      	nop
  400c86:	4b14      	ldr	r3, [pc, #80]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c8e:	2b00      	cmp	r3, #0
  400c90:	d0f9      	beq.n	400c86 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c92:	4911      	ldr	r1, [pc, #68]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c94:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c96:	6a1b      	ldr	r3, [r3, #32]
  400c98:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ca0:	687a      	ldr	r2, [r7, #4]
  400ca2:	4313      	orrs	r3, r2
  400ca4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ca8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400caa:	bf00      	nop
  400cac:	4b0a      	ldr	r3, [pc, #40]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400cb8:	4a07      	ldr	r2, [pc, #28]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cba:	4b07      	ldr	r3, [pc, #28]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cbc:	6a1b      	ldr	r3, [r3, #32]
  400cbe:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400cc6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cca:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400ccc:	bf00      	nop
  400cce:	370c      	adds	r7, #12
  400cd0:	46bd      	mov	sp, r7
  400cd2:	bc80      	pop	{r7}
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop
  400cd8:	400e0400 	.word	0x400e0400

00400cdc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
  400ce4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ce6:	687b      	ldr	r3, [r7, #4]
  400ce8:	2b00      	cmp	r3, #0
  400cea:	d008      	beq.n	400cfe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cec:	4916      	ldr	r1, [pc, #88]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400cee:	4b16      	ldr	r3, [pc, #88]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400cf0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cf2:	4a16      	ldr	r2, [pc, #88]	; (400d4c <pmc_switch_mainck_to_xtal+0x70>)
  400cf4:	401a      	ands	r2, r3
  400cf6:	4b16      	ldr	r3, [pc, #88]	; (400d50 <pmc_switch_mainck_to_xtal+0x74>)
  400cf8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cfa:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cfc:	e01e      	b.n	400d3c <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cfe:	4912      	ldr	r1, [pc, #72]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d00:	4b11      	ldr	r3, [pc, #68]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d02:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d04:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d08:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d0c:	683a      	ldr	r2, [r7, #0]
  400d0e:	0212      	lsls	r2, r2, #8
  400d10:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d12:	4313      	orrs	r3, r2
  400d14:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d18:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d1c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d1e:	bf00      	nop
  400d20:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d24:	f003 0301 	and.w	r3, r3, #1
  400d28:	2b00      	cmp	r3, #0
  400d2a:	d0f9      	beq.n	400d20 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d2c:	4a06      	ldr	r2, [pc, #24]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d2e:	4b06      	ldr	r3, [pc, #24]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d30:	6a1b      	ldr	r3, [r3, #32]
  400d32:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400d3a:	6213      	str	r3, [r2, #32]
}
  400d3c:	bf00      	nop
  400d3e:	370c      	adds	r7, #12
  400d40:	46bd      	mov	sp, r7
  400d42:	bc80      	pop	{r7}
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	400e0400 	.word	0x400e0400
  400d4c:	fec8fffc 	.word	0xfec8fffc
  400d50:	01370002 	.word	0x01370002

00400d54 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d54:	b480      	push	{r7}
  400d56:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d58:	4b03      	ldr	r3, [pc, #12]	; (400d68 <pmc_osc_is_ready_mainck+0x14>)
  400d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d60:	4618      	mov	r0, r3
  400d62:	46bd      	mov	sp, r7
  400d64:	bc80      	pop	{r7}
  400d66:	4770      	bx	lr
  400d68:	400e0400 	.word	0x400e0400

00400d6c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d6c:	b480      	push	{r7}
  400d6e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d70:	4b03      	ldr	r3, [pc, #12]	; (400d80 <pmc_disable_pllack+0x14>)
  400d72:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d76:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d78:	bf00      	nop
  400d7a:	46bd      	mov	sp, r7
  400d7c:	bc80      	pop	{r7}
  400d7e:	4770      	bx	lr
  400d80:	400e0400 	.word	0x400e0400

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b03      	ldr	r3, [pc, #12]	; (400d98 <pmc_is_locked_pllack+0x14>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	bc80      	pop	{r7}
  400d96:	4770      	bx	lr
  400d98:	400e0400 	.word	0x400e0400

00400d9c <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  400d9c:	b580      	push	{r7, lr}
  400d9e:	b084      	sub	sp, #16
  400da0:	af00      	add	r7, sp, #0
  400da2:	60f8      	str	r0, [r7, #12]
  400da4:	60b9      	str	r1, [r7, #8]
  400da6:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  400da8:	4b0d      	ldr	r3, [pc, #52]	; (400de0 <pmc_enable_pllbck+0x44>)
  400daa:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  400dac:	480d      	ldr	r0, [pc, #52]	; (400de4 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  400dae:	687b      	ldr	r3, [r7, #4]
  400db0:	b2da      	uxtb	r2, r3
  400db2:	68bb      	ldr	r3, [r7, #8]
  400db4:	021b      	lsls	r3, r3, #8
  400db6:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  400dba:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  400dbc:	68fb      	ldr	r3, [r7, #12]
  400dbe:	0419      	lsls	r1, r3, #16
  400dc0:	4b09      	ldr	r3, [pc, #36]	; (400de8 <pmc_enable_pllbck+0x4c>)
  400dc2:	400b      	ands	r3, r1
  400dc4:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  400dc6:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  400dc8:	bf00      	nop
  400dca:	4b06      	ldr	r3, [pc, #24]	; (400de4 <pmc_enable_pllbck+0x48>)
  400dcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dce:	f003 0304 	and.w	r3, r3, #4
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d0f9      	beq.n	400dca <pmc_enable_pllbck+0x2e>
}
  400dd6:	bf00      	nop
  400dd8:	3710      	adds	r7, #16
  400dda:	46bd      	mov	sp, r7
  400ddc:	bd80      	pop	{r7, pc}
  400dde:	bf00      	nop
  400de0:	00400ded 	.word	0x00400ded
  400de4:	400e0400 	.word	0x400e0400
  400de8:	07ff0000 	.word	0x07ff0000

00400dec <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400dec:	b480      	push	{r7}
  400dee:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400df0:	4b03      	ldr	r3, [pc, #12]	; (400e00 <pmc_disable_pllbck+0x14>)
  400df2:	2200      	movs	r2, #0
  400df4:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400df6:	bf00      	nop
  400df8:	46bd      	mov	sp, r7
  400dfa:	bc80      	pop	{r7}
  400dfc:	4770      	bx	lr
  400dfe:	bf00      	nop
  400e00:	400e0400 	.word	0x400e0400

00400e04 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400e04:	b480      	push	{r7}
  400e06:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400e08:	4b03      	ldr	r3, [pc, #12]	; (400e18 <pmc_is_locked_pllbck+0x14>)
  400e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e0c:	f003 0304 	and.w	r3, r3, #4
}
  400e10:	4618      	mov	r0, r3
  400e12:	46bd      	mov	sp, r7
  400e14:	bc80      	pop	{r7}
  400e16:	4770      	bx	lr
  400e18:	400e0400 	.word	0x400e0400

00400e1c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b083      	sub	sp, #12
  400e20:	af00      	add	r7, sp, #0
  400e22:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	2b22      	cmp	r3, #34	; 0x22
  400e28:	d901      	bls.n	400e2e <pmc_enable_periph_clk+0x12>
		return 1;
  400e2a:	2301      	movs	r3, #1
  400e2c:	e02f      	b.n	400e8e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e2e:	687b      	ldr	r3, [r7, #4]
  400e30:	2b1f      	cmp	r3, #31
  400e32:	d813      	bhi.n	400e5c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e34:	4b18      	ldr	r3, [pc, #96]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e36:	699a      	ldr	r2, [r3, #24]
  400e38:	2101      	movs	r1, #1
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	fa01 f303 	lsl.w	r3, r1, r3
  400e40:	401a      	ands	r2, r3
  400e42:	2101      	movs	r1, #1
  400e44:	687b      	ldr	r3, [r7, #4]
  400e46:	fa01 f303 	lsl.w	r3, r1, r3
  400e4a:	429a      	cmp	r2, r3
  400e4c:	d01e      	beq.n	400e8c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e4e:	4a12      	ldr	r2, [pc, #72]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e50:	2101      	movs	r1, #1
  400e52:	687b      	ldr	r3, [r7, #4]
  400e54:	fa01 f303 	lsl.w	r3, r1, r3
  400e58:	6113      	str	r3, [r2, #16]
  400e5a:	e017      	b.n	400e8c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400e5c:	687b      	ldr	r3, [r7, #4]
  400e5e:	3b20      	subs	r3, #32
  400e60:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e62:	4b0d      	ldr	r3, [pc, #52]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e64:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e68:	2101      	movs	r1, #1
  400e6a:	687b      	ldr	r3, [r7, #4]
  400e6c:	fa01 f303 	lsl.w	r3, r1, r3
  400e70:	401a      	ands	r2, r3
  400e72:	2101      	movs	r1, #1
  400e74:	687b      	ldr	r3, [r7, #4]
  400e76:	fa01 f303 	lsl.w	r3, r1, r3
  400e7a:	429a      	cmp	r2, r3
  400e7c:	d006      	beq.n	400e8c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e7e:	4a06      	ldr	r2, [pc, #24]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e80:	2101      	movs	r1, #1
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	fa01 f303 	lsl.w	r3, r1, r3
  400e88:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e8c:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400e8e:	4618      	mov	r0, r3
  400e90:	370c      	adds	r7, #12
  400e92:	46bd      	mov	sp, r7
  400e94:	bc80      	pop	{r7}
  400e96:	4770      	bx	lr
  400e98:	400e0400 	.word	0x400e0400

00400e9c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400e9c:	b480      	push	{r7}
  400e9e:	b087      	sub	sp, #28
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	60f8      	str	r0, [r7, #12]
  400ea4:	60b9      	str	r1, [r7, #8]
  400ea6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	68bb      	ldr	r3, [r7, #8]
  400eac:	019b      	lsls	r3, r3, #6
  400eae:	4413      	add	r3, r2
  400eb0:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400eb2:	697b      	ldr	r3, [r7, #20]
  400eb4:	2202      	movs	r2, #2
  400eb6:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400eb8:	697b      	ldr	r3, [r7, #20]
  400eba:	f04f 32ff 	mov.w	r2, #4294967295
  400ebe:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400ec0:	697b      	ldr	r3, [r7, #20]
  400ec2:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400ec4:	697b      	ldr	r3, [r7, #20]
  400ec6:	687a      	ldr	r2, [r7, #4]
  400ec8:	605a      	str	r2, [r3, #4]
}
  400eca:	bf00      	nop
  400ecc:	371c      	adds	r7, #28
  400ece:	46bd      	mov	sp, r7
  400ed0:	bc80      	pop	{r7}
  400ed2:	4770      	bx	lr

00400ed4 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400ed4:	b480      	push	{r7}
  400ed6:	b083      	sub	sp, #12
  400ed8:	af00      	add	r7, sp, #0
  400eda:	6078      	str	r0, [r7, #4]
  400edc:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400ede:	687a      	ldr	r2, [r7, #4]
  400ee0:	683b      	ldr	r3, [r7, #0]
  400ee2:	019b      	lsls	r3, r3, #6
  400ee4:	4413      	add	r3, r2
  400ee6:	2205      	movs	r2, #5
  400ee8:	601a      	str	r2, [r3, #0]
}
  400eea:	bf00      	nop
  400eec:	370c      	adds	r7, #12
  400eee:	46bd      	mov	sp, r7
  400ef0:	bc80      	pop	{r7}
  400ef2:	4770      	bx	lr

00400ef4 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b085      	sub	sp, #20
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	60b9      	str	r1, [r7, #8]
  400efe:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400f00:	68fa      	ldr	r2, [r7, #12]
  400f02:	68bb      	ldr	r3, [r7, #8]
  400f04:	019b      	lsls	r3, r3, #6
  400f06:	4413      	add	r3, r2
  400f08:	331c      	adds	r3, #28
  400f0a:	687a      	ldr	r2, [r7, #4]
  400f0c:	601a      	str	r2, [r3, #0]
}
  400f0e:	bf00      	nop
  400f10:	3714      	adds	r7, #20
  400f12:	46bd      	mov	sp, r7
  400f14:	bc80      	pop	{r7}
  400f16:	4770      	bx	lr

00400f18 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400f18:	b480      	push	{r7}
  400f1a:	b087      	sub	sp, #28
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	60f8      	str	r0, [r7, #12]
  400f20:	60b9      	str	r1, [r7, #8]
  400f22:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f24:	68fa      	ldr	r2, [r7, #12]
  400f26:	68bb      	ldr	r3, [r7, #8]
  400f28:	019b      	lsls	r3, r3, #6
  400f2a:	4413      	add	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400f2e:	697b      	ldr	r3, [r7, #20]
  400f30:	687a      	ldr	r2, [r7, #4]
  400f32:	625a      	str	r2, [r3, #36]	; 0x24
}
  400f34:	bf00      	nop
  400f36:	371c      	adds	r7, #28
  400f38:	46bd      	mov	sp, r7
  400f3a:	bc80      	pop	{r7}
  400f3c:	4770      	bx	lr

00400f3e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400f3e:	b480      	push	{r7}
  400f40:	b085      	sub	sp, #20
  400f42:	af00      	add	r7, sp, #0
  400f44:	6078      	str	r0, [r7, #4]
  400f46:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f48:	687a      	ldr	r2, [r7, #4]
  400f4a:	683b      	ldr	r3, [r7, #0]
  400f4c:	019b      	lsls	r3, r3, #6
  400f4e:	4413      	add	r3, r2
  400f50:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400f52:	68fb      	ldr	r3, [r7, #12]
  400f54:	6a1b      	ldr	r3, [r3, #32]
}
  400f56:	4618      	mov	r0, r3
  400f58:	3714      	adds	r7, #20
  400f5a:	46bd      	mov	sp, r7
  400f5c:	bc80      	pop	{r7}
  400f5e:	4770      	bx	lr

00400f60 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400f60:	b480      	push	{r7}
  400f62:	b08d      	sub	sp, #52	; 0x34
  400f64:	af00      	add	r7, sp, #0
  400f66:	60f8      	str	r0, [r7, #12]
  400f68:	60b9      	str	r1, [r7, #8]
  400f6a:	607a      	str	r2, [r7, #4]
  400f6c:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400f6e:	2302      	movs	r3, #2
  400f70:	613b      	str	r3, [r7, #16]
  400f72:	2308      	movs	r3, #8
  400f74:	617b      	str	r3, [r7, #20]
  400f76:	2320      	movs	r3, #32
  400f78:	61bb      	str	r3, [r7, #24]
  400f7a:	2380      	movs	r3, #128	; 0x80
  400f7c:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400f80:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400f82:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400f84:	2300      	movs	r3, #0
  400f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f88:	e01a      	b.n	400fc0 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f8c:	009b      	lsls	r3, r3, #2
  400f8e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400f92:	4413      	add	r3, r2
  400f94:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400f98:	68ba      	ldr	r2, [r7, #8]
  400f9a:	fbb2 f3f3 	udiv	r3, r2, r3
  400f9e:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400fa2:	0c1b      	lsrs	r3, r3, #16
  400fa4:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400fa6:	68fa      	ldr	r2, [r7, #12]
  400fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400faa:	429a      	cmp	r2, r3
  400fac:	d901      	bls.n	400fb2 <tc_find_mck_divisor+0x52>
			return 0;
  400fae:	2300      	movs	r3, #0
  400fb0:	e023      	b.n	400ffa <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400fb2:	68fa      	ldr	r2, [r7, #12]
  400fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fb6:	429a      	cmp	r2, r3
  400fb8:	d206      	bcs.n	400fc8 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fbc:	3301      	adds	r3, #1
  400fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fc2:	2b04      	cmp	r3, #4
  400fc4:	d9e1      	bls.n	400f8a <tc_find_mck_divisor+0x2a>
  400fc6:	e000      	b.n	400fca <tc_find_mck_divisor+0x6a>
			break;
  400fc8:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fcc:	2b04      	cmp	r3, #4
  400fce:	d901      	bls.n	400fd4 <tc_find_mck_divisor+0x74>
		return 0;
  400fd0:	2300      	movs	r3, #0
  400fd2:	e012      	b.n	400ffa <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400fd4:	687b      	ldr	r3, [r7, #4]
  400fd6:	2b00      	cmp	r3, #0
  400fd8:	d008      	beq.n	400fec <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fdc:	009b      	lsls	r3, r3, #2
  400fde:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400fe2:	4413      	add	r3, r2
  400fe4:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400fec:	683b      	ldr	r3, [r7, #0]
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d002      	beq.n	400ff8 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400ff2:	683b      	ldr	r3, [r7, #0]
  400ff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400ff6:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400ff8:	2301      	movs	r3, #1
}
  400ffa:	4618      	mov	r0, r3
  400ffc:	3734      	adds	r7, #52	; 0x34
  400ffe:	46bd      	mov	sp, r7
  401000:	bc80      	pop	{r7}
  401002:	4770      	bx	lr

00401004 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  401004:	b480      	push	{r7}
  401006:	b083      	sub	sp, #12
  401008:	af00      	add	r7, sp, #0
  40100a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	2208      	movs	r2, #8
  401010:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	2220      	movs	r2, #32
  401016:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	2204      	movs	r2, #4
  40101c:	601a      	str	r2, [r3, #0]
}
  40101e:	bf00      	nop
  401020:	370c      	adds	r7, #12
  401022:	46bd      	mov	sp, r7
  401024:	bc80      	pop	{r7}
  401026:	4770      	bx	lr

00401028 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401028:	b580      	push	{r7, lr}
  40102a:	b084      	sub	sp, #16
  40102c:	af00      	add	r7, sp, #0
  40102e:	6078      	str	r0, [r7, #4]
  401030:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  401032:	2300      	movs	r3, #0
  401034:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  401036:	687b      	ldr	r3, [r7, #4]
  401038:	f04f 32ff 	mov.w	r2, #4294967295
  40103c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  401042:	6878      	ldr	r0, [r7, #4]
  401044:	4b0e      	ldr	r3, [pc, #56]	; (401080 <twi_master_init+0x58>)
  401046:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  401048:	6878      	ldr	r0, [r7, #4]
  40104a:	4b0e      	ldr	r3, [pc, #56]	; (401084 <twi_master_init+0x5c>)
  40104c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40104e:	683b      	ldr	r3, [r7, #0]
  401050:	6859      	ldr	r1, [r3, #4]
  401052:	683b      	ldr	r3, [r7, #0]
  401054:	681b      	ldr	r3, [r3, #0]
  401056:	461a      	mov	r2, r3
  401058:	6878      	ldr	r0, [r7, #4]
  40105a:	4b0b      	ldr	r3, [pc, #44]	; (401088 <twi_master_init+0x60>)
  40105c:	4798      	blx	r3
  40105e:	4603      	mov	r3, r0
  401060:	2b01      	cmp	r3, #1
  401062:	d101      	bne.n	401068 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  401064:	2301      	movs	r3, #1
  401066:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  401068:	683b      	ldr	r3, [r7, #0]
  40106a:	7a5b      	ldrb	r3, [r3, #9]
  40106c:	2b01      	cmp	r3, #1
  40106e:	d102      	bne.n	401076 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	2240      	movs	r2, #64	; 0x40
  401074:	601a      	str	r2, [r3, #0]
	}

	return status;
  401076:	68fb      	ldr	r3, [r7, #12]
}
  401078:	4618      	mov	r0, r3
  40107a:	3710      	adds	r7, #16
  40107c:	46bd      	mov	sp, r7
  40107e:	bd80      	pop	{r7, pc}
  401080:	004013c5 	.word	0x004013c5
  401084:	00401005 	.word	0x00401005
  401088:	0040108d 	.word	0x0040108d

0040108c <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40108c:	b480      	push	{r7}
  40108e:	b089      	sub	sp, #36	; 0x24
  401090:	af00      	add	r7, sp, #0
  401092:	60f8      	str	r0, [r7, #12]
  401094:	60b9      	str	r1, [r7, #8]
  401096:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401098:	2300      	movs	r3, #0
  40109a:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40109c:	68bb      	ldr	r3, [r7, #8]
  40109e:	4a34      	ldr	r2, [pc, #208]	; (401170 <twi_set_speed+0xe4>)
  4010a0:	4293      	cmp	r3, r2
  4010a2:	d901      	bls.n	4010a8 <twi_set_speed+0x1c>
		return FAIL;
  4010a4:	2301      	movs	r3, #1
  4010a6:	e05d      	b.n	401164 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4010a8:	68bb      	ldr	r3, [r7, #8]
  4010aa:	4a32      	ldr	r2, [pc, #200]	; (401174 <twi_set_speed+0xe8>)
  4010ac:	4293      	cmp	r3, r2
  4010ae:	d937      	bls.n	401120 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4010b0:	687b      	ldr	r3, [r7, #4]
  4010b2:	4a31      	ldr	r2, [pc, #196]	; (401178 <twi_set_speed+0xec>)
  4010b4:	fba2 2303 	umull	r2, r3, r2, r3
  4010b8:	0b9b      	lsrs	r3, r3, #14
  4010ba:	3b04      	subs	r3, #4
  4010bc:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4010be:	68ba      	ldr	r2, [r7, #8]
  4010c0:	4b2e      	ldr	r3, [pc, #184]	; (40117c <twi_set_speed+0xf0>)
  4010c2:	4413      	add	r3, r2
  4010c4:	009b      	lsls	r3, r3, #2
  4010c6:	687a      	ldr	r2, [r7, #4]
  4010c8:	fbb2 f3f3 	udiv	r3, r2, r3
  4010cc:	3b04      	subs	r3, #4
  4010ce:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010d0:	e005      	b.n	4010de <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  4010d2:	69fb      	ldr	r3, [r7, #28]
  4010d4:	3301      	adds	r3, #1
  4010d6:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4010d8:	697b      	ldr	r3, [r7, #20]
  4010da:	085b      	lsrs	r3, r3, #1
  4010dc:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010de:	697b      	ldr	r3, [r7, #20]
  4010e0:	2bff      	cmp	r3, #255	; 0xff
  4010e2:	d909      	bls.n	4010f8 <twi_set_speed+0x6c>
  4010e4:	69fb      	ldr	r3, [r7, #28]
  4010e6:	2b06      	cmp	r3, #6
  4010e8:	d9f3      	bls.n	4010d2 <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010ea:	e005      	b.n	4010f8 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  4010ec:	69fb      	ldr	r3, [r7, #28]
  4010ee:	3301      	adds	r3, #1
  4010f0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4010f2:	693b      	ldr	r3, [r7, #16]
  4010f4:	085b      	lsrs	r3, r3, #1
  4010f6:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010f8:	693b      	ldr	r3, [r7, #16]
  4010fa:	2bff      	cmp	r3, #255	; 0xff
  4010fc:	d902      	bls.n	401104 <twi_set_speed+0x78>
  4010fe:	69fb      	ldr	r3, [r7, #28]
  401100:	2b06      	cmp	r3, #6
  401102:	d9f3      	bls.n	4010ec <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401104:	697b      	ldr	r3, [r7, #20]
  401106:	b2da      	uxtb	r2, r3
  401108:	693b      	ldr	r3, [r7, #16]
  40110a:	021b      	lsls	r3, r3, #8
  40110c:	b29b      	uxth	r3, r3
  40110e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  401110:	69fb      	ldr	r3, [r7, #28]
  401112:	041b      	lsls	r3, r3, #16
  401114:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401118:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40111a:	68fb      	ldr	r3, [r7, #12]
  40111c:	611a      	str	r2, [r3, #16]
  40111e:	e020      	b.n	401162 <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401120:	68bb      	ldr	r3, [r7, #8]
  401122:	005b      	lsls	r3, r3, #1
  401124:	687a      	ldr	r2, [r7, #4]
  401126:	fbb2 f3f3 	udiv	r3, r2, r3
  40112a:	3b04      	subs	r3, #4
  40112c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40112e:	e005      	b.n	40113c <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	3301      	adds	r3, #1
  401134:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  401136:	69bb      	ldr	r3, [r7, #24]
  401138:	085b      	lsrs	r3, r3, #1
  40113a:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40113c:	69bb      	ldr	r3, [r7, #24]
  40113e:	2bff      	cmp	r3, #255	; 0xff
  401140:	d902      	bls.n	401148 <twi_set_speed+0xbc>
  401142:	69fb      	ldr	r3, [r7, #28]
  401144:	2b06      	cmp	r3, #6
  401146:	d9f3      	bls.n	401130 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401148:	69bb      	ldr	r3, [r7, #24]
  40114a:	b2da      	uxtb	r2, r3
  40114c:	69bb      	ldr	r3, [r7, #24]
  40114e:	021b      	lsls	r3, r3, #8
  401150:	b29b      	uxth	r3, r3
  401152:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  401154:	69fb      	ldr	r3, [r7, #28]
  401156:	041b      	lsls	r3, r3, #16
  401158:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40115c:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40115e:	68fb      	ldr	r3, [r7, #12]
  401160:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401162:	2300      	movs	r3, #0
}
  401164:	4618      	mov	r0, r3
  401166:	3724      	adds	r7, #36	; 0x24
  401168:	46bd      	mov	sp, r7
  40116a:	bc80      	pop	{r7}
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	00061a80 	.word	0x00061a80
  401174:	0005dc00 	.word	0x0005dc00
  401178:	057619f1 	.word	0x057619f1
  40117c:	3ffd1200 	.word	0x3ffd1200

00401180 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  401180:	b480      	push	{r7}
  401182:	b085      	sub	sp, #20
  401184:	af00      	add	r7, sp, #0
  401186:	6078      	str	r0, [r7, #4]
  401188:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40118a:	683b      	ldr	r3, [r7, #0]
  40118c:	2b00      	cmp	r3, #0
  40118e:	d101      	bne.n	401194 <twi_mk_addr+0x14>
		return 0;
  401190:	2300      	movs	r3, #0
  401192:	e01d      	b.n	4011d0 <twi_mk_addr+0x50>

	val = addr[0];
  401194:	687b      	ldr	r3, [r7, #4]
  401196:	781b      	ldrb	r3, [r3, #0]
  401198:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40119a:	683b      	ldr	r3, [r7, #0]
  40119c:	2b01      	cmp	r3, #1
  40119e:	dd09      	ble.n	4011b4 <twi_mk_addr+0x34>
		val <<= 8;
  4011a0:	68fb      	ldr	r3, [r7, #12]
  4011a2:	021b      	lsls	r3, r3, #8
  4011a4:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	3301      	adds	r3, #1
  4011aa:	781b      	ldrb	r3, [r3, #0]
  4011ac:	461a      	mov	r2, r3
  4011ae:	68fb      	ldr	r3, [r7, #12]
  4011b0:	4313      	orrs	r3, r2
  4011b2:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  4011b4:	683b      	ldr	r3, [r7, #0]
  4011b6:	2b02      	cmp	r3, #2
  4011b8:	dd09      	ble.n	4011ce <twi_mk_addr+0x4e>
		val <<= 8;
  4011ba:	68fb      	ldr	r3, [r7, #12]
  4011bc:	021b      	lsls	r3, r3, #8
  4011be:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  4011c0:	687b      	ldr	r3, [r7, #4]
  4011c2:	3302      	adds	r3, #2
  4011c4:	781b      	ldrb	r3, [r3, #0]
  4011c6:	461a      	mov	r2, r3
  4011c8:	68fb      	ldr	r3, [r7, #12]
  4011ca:	4313      	orrs	r3, r2
  4011cc:	60fb      	str	r3, [r7, #12]
	}
	return val;
  4011ce:	68fb      	ldr	r3, [r7, #12]
}
  4011d0:	4618      	mov	r0, r3
  4011d2:	3714      	adds	r7, #20
  4011d4:	46bd      	mov	sp, r7
  4011d6:	bc80      	pop	{r7}
  4011d8:	4770      	bx	lr
	...

004011dc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4011dc:	b580      	push	{r7, lr}
  4011de:	b088      	sub	sp, #32
  4011e0:	af00      	add	r7, sp, #0
  4011e2:	6078      	str	r0, [r7, #4]
  4011e4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4011e6:	683b      	ldr	r3, [r7, #0]
  4011e8:	68db      	ldr	r3, [r3, #12]
  4011ea:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  4011ec:	683b      	ldr	r3, [r7, #0]
  4011ee:	689b      	ldr	r3, [r3, #8]
  4011f0:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  4011f2:	2300      	movs	r3, #0
  4011f4:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  4011f6:	f247 5330 	movw	r3, #30000	; 0x7530
  4011fa:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  4011fc:	69fb      	ldr	r3, [r7, #28]
  4011fe:	2b00      	cmp	r3, #0
  401200:	d101      	bne.n	401206 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  401202:	2301      	movs	r3, #1
  401204:	e069      	b.n	4012da <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401206:	687b      	ldr	r3, [r7, #4]
  401208:	2200      	movs	r2, #0
  40120a:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40120c:	683b      	ldr	r3, [r7, #0]
  40120e:	7c1b      	ldrb	r3, [r3, #16]
  401210:	041b      	lsls	r3, r3, #16
  401212:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401216:	683b      	ldr	r3, [r7, #0]
  401218:	685b      	ldr	r3, [r3, #4]
  40121a:	021b      	lsls	r3, r3, #8
  40121c:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  401220:	4313      	orrs	r3, r2
  401222:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401226:	687b      	ldr	r3, [r7, #4]
  401228:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40122a:	687b      	ldr	r3, [r7, #4]
  40122c:	2200      	movs	r2, #0
  40122e:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401230:	683a      	ldr	r2, [r7, #0]
  401232:	683b      	ldr	r3, [r7, #0]
  401234:	685b      	ldr	r3, [r3, #4]
  401236:	4619      	mov	r1, r3
  401238:	4610      	mov	r0, r2
  40123a:	4b2a      	ldr	r3, [pc, #168]	; (4012e4 <twi_master_read+0x108>)
  40123c:	4798      	blx	r3
  40123e:	4602      	mov	r2, r0
  401240:	687b      	ldr	r3, [r7, #4]
  401242:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  401244:	69fb      	ldr	r3, [r7, #28]
  401246:	2b01      	cmp	r3, #1
  401248:	d105      	bne.n	401256 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40124a:	687b      	ldr	r3, [r7, #4]
  40124c:	2203      	movs	r2, #3
  40124e:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  401250:	2301      	movs	r3, #1
  401252:	75fb      	strb	r3, [r7, #23]
  401254:	e034      	b.n	4012c0 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	2201      	movs	r2, #1
  40125a:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  40125c:	2300      	movs	r3, #0
  40125e:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  401260:	e02e      	b.n	4012c0 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  401262:	687b      	ldr	r3, [r7, #4]
  401264:	6a1b      	ldr	r3, [r3, #32]
  401266:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  401268:	68fb      	ldr	r3, [r7, #12]
  40126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40126e:	2b00      	cmp	r3, #0
  401270:	d001      	beq.n	401276 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  401272:	2305      	movs	r3, #5
  401274:	e031      	b.n	4012da <twi_master_read+0xfe>
		}

		if (!timeout--) {
  401276:	693b      	ldr	r3, [r7, #16]
  401278:	1e5a      	subs	r2, r3, #1
  40127a:	613a      	str	r2, [r7, #16]
  40127c:	2b00      	cmp	r3, #0
  40127e:	d101      	bne.n	401284 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  401280:	2309      	movs	r3, #9
  401282:	e02a      	b.n	4012da <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  401284:	69fb      	ldr	r3, [r7, #28]
  401286:	2b01      	cmp	r3, #1
  401288:	d107      	bne.n	40129a <twi_master_read+0xbe>
  40128a:	7dfb      	ldrb	r3, [r7, #23]
  40128c:	2b00      	cmp	r3, #0
  40128e:	d104      	bne.n	40129a <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  401290:	687b      	ldr	r3, [r7, #4]
  401292:	2202      	movs	r2, #2
  401294:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  401296:	2301      	movs	r3, #1
  401298:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  40129a:	68fb      	ldr	r3, [r7, #12]
  40129c:	f003 0302 	and.w	r3, r3, #2
  4012a0:	2b00      	cmp	r3, #0
  4012a2:	d100      	bne.n	4012a6 <twi_master_read+0xca>
			continue;
  4012a4:	e00c      	b.n	4012c0 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  4012a6:	69bb      	ldr	r3, [r7, #24]
  4012a8:	1c5a      	adds	r2, r3, #1
  4012aa:	61ba      	str	r2, [r7, #24]
  4012ac:	687a      	ldr	r2, [r7, #4]
  4012ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4012b0:	b2d2      	uxtb	r2, r2
  4012b2:	701a      	strb	r2, [r3, #0]

		cnt--;
  4012b4:	69fb      	ldr	r3, [r7, #28]
  4012b6:	3b01      	subs	r3, #1
  4012b8:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  4012ba:	f247 5330 	movw	r3, #30000	; 0x7530
  4012be:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  4012c0:	69fb      	ldr	r3, [r7, #28]
  4012c2:	2b00      	cmp	r3, #0
  4012c4:	d1cd      	bne.n	401262 <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4012c6:	bf00      	nop
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f003 0301 	and.w	r3, r3, #1
  4012d0:	2b00      	cmp	r3, #0
  4012d2:	d0f9      	beq.n	4012c8 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  4012d8:	2300      	movs	r3, #0
}
  4012da:	4618      	mov	r0, r3
  4012dc:	3720      	adds	r7, #32
  4012de:	46bd      	mov	sp, r7
  4012e0:	bd80      	pop	{r7, pc}
  4012e2:	bf00      	nop
  4012e4:	00401181 	.word	0x00401181

004012e8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4012e8:	b580      	push	{r7, lr}
  4012ea:	b086      	sub	sp, #24
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
  4012f0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4012f2:	683b      	ldr	r3, [r7, #0]
  4012f4:	68db      	ldr	r3, [r3, #12]
  4012f6:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  4012f8:	683b      	ldr	r3, [r7, #0]
  4012fa:	689b      	ldr	r3, [r3, #8]
  4012fc:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  4012fe:	697b      	ldr	r3, [r7, #20]
  401300:	2b00      	cmp	r3, #0
  401302:	d101      	bne.n	401308 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  401304:	2301      	movs	r3, #1
  401306:	e056      	b.n	4013b6 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401308:	687b      	ldr	r3, [r7, #4]
  40130a:	2200      	movs	r2, #0
  40130c:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40130e:	683b      	ldr	r3, [r7, #0]
  401310:	7c1b      	ldrb	r3, [r3, #16]
  401312:	041b      	lsls	r3, r3, #16
  401314:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401318:	683b      	ldr	r3, [r7, #0]
  40131a:	685b      	ldr	r3, [r3, #4]
  40131c:	021b      	lsls	r3, r3, #8
  40131e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401322:	431a      	orrs	r2, r3
  401324:	687b      	ldr	r3, [r7, #4]
  401326:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401328:	687b      	ldr	r3, [r7, #4]
  40132a:	2200      	movs	r2, #0
  40132c:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40132e:	683a      	ldr	r2, [r7, #0]
  401330:	683b      	ldr	r3, [r7, #0]
  401332:	685b      	ldr	r3, [r3, #4]
  401334:	4619      	mov	r1, r3
  401336:	4610      	mov	r0, r2
  401338:	4b21      	ldr	r3, [pc, #132]	; (4013c0 <twi_master_write+0xd8>)
  40133a:	4798      	blx	r3
  40133c:	4602      	mov	r2, r0
  40133e:	687b      	ldr	r3, [r7, #4]
  401340:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401342:	e019      	b.n	401378 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  401344:	687b      	ldr	r3, [r7, #4]
  401346:	6a1b      	ldr	r3, [r3, #32]
  401348:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40134a:	68fb      	ldr	r3, [r7, #12]
  40134c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401350:	2b00      	cmp	r3, #0
  401352:	d001      	beq.n	401358 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  401354:	2305      	movs	r3, #5
  401356:	e02e      	b.n	4013b6 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  401358:	68fb      	ldr	r3, [r7, #12]
  40135a:	f003 0304 	and.w	r3, r3, #4
  40135e:	2b00      	cmp	r3, #0
  401360:	d100      	bne.n	401364 <twi_master_write+0x7c>
			continue;
  401362:	e009      	b.n	401378 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  401364:	693b      	ldr	r3, [r7, #16]
  401366:	1c5a      	adds	r2, r3, #1
  401368:	613a      	str	r2, [r7, #16]
  40136a:	781b      	ldrb	r3, [r3, #0]
  40136c:	461a      	mov	r2, r3
  40136e:	687b      	ldr	r3, [r7, #4]
  401370:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401372:	697b      	ldr	r3, [r7, #20]
  401374:	3b01      	subs	r3, #1
  401376:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401378:	697b      	ldr	r3, [r7, #20]
  40137a:	2b00      	cmp	r3, #0
  40137c:	d1e2      	bne.n	401344 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	6a1b      	ldr	r3, [r3, #32]
  401382:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  401384:	68fb      	ldr	r3, [r7, #12]
  401386:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40138a:	2b00      	cmp	r3, #0
  40138c:	d001      	beq.n	401392 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40138e:	2305      	movs	r3, #5
  401390:	e011      	b.n	4013b6 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  401392:	68fb      	ldr	r3, [r7, #12]
  401394:	f003 0304 	and.w	r3, r3, #4
  401398:	2b00      	cmp	r3, #0
  40139a:	d100      	bne.n	40139e <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  40139c:	e7ef      	b.n	40137e <twi_master_write+0x96>
			break;
  40139e:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4013a0:	687b      	ldr	r3, [r7, #4]
  4013a2:	2202      	movs	r2, #2
  4013a4:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4013a6:	bf00      	nop
  4013a8:	687b      	ldr	r3, [r7, #4]
  4013aa:	6a1b      	ldr	r3, [r3, #32]
  4013ac:	f003 0301 	and.w	r3, r3, #1
  4013b0:	2b00      	cmp	r3, #0
  4013b2:	d0f9      	beq.n	4013a8 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  4013b4:	2300      	movs	r3, #0
}
  4013b6:	4618      	mov	r0, r3
  4013b8:	3718      	adds	r7, #24
  4013ba:	46bd      	mov	sp, r7
  4013bc:	bd80      	pop	{r7, pc}
  4013be:	bf00      	nop
  4013c0:	00401181 	.word	0x00401181

004013c4 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4013c4:	b480      	push	{r7}
  4013c6:	b083      	sub	sp, #12
  4013c8:	af00      	add	r7, sp, #0
  4013ca:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	2280      	movs	r2, #128	; 0x80
  4013d0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4013d2:	687b      	ldr	r3, [r7, #4]
  4013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4013d6:	bf00      	nop
  4013d8:	370c      	adds	r7, #12
  4013da:	46bd      	mov	sp, r7
  4013dc:	bc80      	pop	{r7}
  4013de:	4770      	bx	lr

004013e0 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b089      	sub	sp, #36	; 0x24
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	60f8      	str	r0, [r7, #12]
  4013e8:	60b9      	str	r1, [r7, #8]
  4013ea:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4013ec:	68bb      	ldr	r3, [r7, #8]
  4013ee:	011a      	lsls	r2, r3, #4
  4013f0:	687b      	ldr	r3, [r7, #4]
  4013f2:	429a      	cmp	r2, r3
  4013f4:	d802      	bhi.n	4013fc <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4013f6:	2310      	movs	r3, #16
  4013f8:	61fb      	str	r3, [r7, #28]
  4013fa:	e001      	b.n	401400 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4013fc:	2308      	movs	r3, #8
  4013fe:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	00da      	lsls	r2, r3, #3
  401404:	69fb      	ldr	r3, [r7, #28]
  401406:	68b9      	ldr	r1, [r7, #8]
  401408:	fb01 f303 	mul.w	r3, r1, r3
  40140c:	085b      	lsrs	r3, r3, #1
  40140e:	441a      	add	r2, r3
  401410:	69fb      	ldr	r3, [r7, #28]
  401412:	68b9      	ldr	r1, [r7, #8]
  401414:	fb01 f303 	mul.w	r3, r1, r3
  401418:	fbb2 f3f3 	udiv	r3, r2, r3
  40141c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40141e:	69bb      	ldr	r3, [r7, #24]
  401420:	08db      	lsrs	r3, r3, #3
  401422:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401424:	69bb      	ldr	r3, [r7, #24]
  401426:	f003 0307 	and.w	r3, r3, #7
  40142a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40142c:	697b      	ldr	r3, [r7, #20]
  40142e:	2b00      	cmp	r3, #0
  401430:	d003      	beq.n	40143a <usart_set_async_baudrate+0x5a>
  401432:	697b      	ldr	r3, [r7, #20]
  401434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401438:	d301      	bcc.n	40143e <usart_set_async_baudrate+0x5e>
		return 1;
  40143a:	2301      	movs	r3, #1
  40143c:	e00f      	b.n	40145e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40143e:	69fb      	ldr	r3, [r7, #28]
  401440:	2b08      	cmp	r3, #8
  401442:	d105      	bne.n	401450 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401444:	68fb      	ldr	r3, [r7, #12]
  401446:	685b      	ldr	r3, [r3, #4]
  401448:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40144c:	68fb      	ldr	r3, [r7, #12]
  40144e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401450:	693b      	ldr	r3, [r7, #16]
  401452:	041a      	lsls	r2, r3, #16
  401454:	697b      	ldr	r3, [r7, #20]
  401456:	431a      	orrs	r2, r3
  401458:	68fb      	ldr	r3, [r7, #12]
  40145a:	621a      	str	r2, [r3, #32]

	return 0;
  40145c:	2300      	movs	r3, #0
}
  40145e:	4618      	mov	r0, r3
  401460:	3724      	adds	r7, #36	; 0x24
  401462:	46bd      	mov	sp, r7
  401464:	bc80      	pop	{r7}
  401466:	4770      	bx	lr

00401468 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401468:	b580      	push	{r7, lr}
  40146a:	b082      	sub	sp, #8
  40146c:	af00      	add	r7, sp, #0
  40146e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401470:	6878      	ldr	r0, [r7, #4]
  401472:	4b0f      	ldr	r3, [pc, #60]	; (4014b0 <usart_reset+0x48>)
  401474:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401476:	687b      	ldr	r3, [r7, #4]
  401478:	2200      	movs	r2, #0
  40147a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40147c:	687b      	ldr	r3, [r7, #4]
  40147e:	2200      	movs	r2, #0
  401480:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401482:	687b      	ldr	r3, [r7, #4]
  401484:	2200      	movs	r2, #0
  401486:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401488:	6878      	ldr	r0, [r7, #4]
  40148a:	4b0a      	ldr	r3, [pc, #40]	; (4014b4 <usart_reset+0x4c>)
  40148c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40148e:	6878      	ldr	r0, [r7, #4]
  401490:	4b09      	ldr	r3, [pc, #36]	; (4014b8 <usart_reset+0x50>)
  401492:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401494:	6878      	ldr	r0, [r7, #4]
  401496:	4b09      	ldr	r3, [pc, #36]	; (4014bc <usart_reset+0x54>)
  401498:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40149a:	6878      	ldr	r0, [r7, #4]
  40149c:	4b08      	ldr	r3, [pc, #32]	; (4014c0 <usart_reset+0x58>)
  40149e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4014a0:	6878      	ldr	r0, [r7, #4]
  4014a2:	4b08      	ldr	r3, [pc, #32]	; (4014c4 <usart_reset+0x5c>)
  4014a4:	4798      	blx	r3
#endif
}
  4014a6:	bf00      	nop
  4014a8:	3708      	adds	r7, #8
  4014aa:	46bd      	mov	sp, r7
  4014ac:	bd80      	pop	{r7, pc}
  4014ae:	bf00      	nop
  4014b0:	00401719 	.word	0x00401719
  4014b4:	004015a5 	.word	0x004015a5
  4014b8:	004015d5 	.word	0x004015d5
  4014bc:	00401637 	.word	0x00401637
  4014c0:	0040166b 	.word	0x0040166b
  4014c4:	00401651 	.word	0x00401651

004014c8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4014c8:	b580      	push	{r7, lr}
  4014ca:	b084      	sub	sp, #16
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	60f8      	str	r0, [r7, #12]
  4014d0:	60b9      	str	r1, [r7, #8]
  4014d2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4014d4:	68f8      	ldr	r0, [r7, #12]
  4014d6:	4b1a      	ldr	r3, [pc, #104]	; (401540 <usart_init_rs232+0x78>)
  4014d8:	4798      	blx	r3

	ul_reg_val = 0;
  4014da:	4b1a      	ldr	r3, [pc, #104]	; (401544 <usart_init_rs232+0x7c>)
  4014dc:	2200      	movs	r2, #0
  4014de:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014e0:	68bb      	ldr	r3, [r7, #8]
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d009      	beq.n	4014fa <usart_init_rs232+0x32>
  4014e6:	68bb      	ldr	r3, [r7, #8]
  4014e8:	681b      	ldr	r3, [r3, #0]
  4014ea:	687a      	ldr	r2, [r7, #4]
  4014ec:	4619      	mov	r1, r3
  4014ee:	68f8      	ldr	r0, [r7, #12]
  4014f0:	4b15      	ldr	r3, [pc, #84]	; (401548 <usart_init_rs232+0x80>)
  4014f2:	4798      	blx	r3
  4014f4:	4603      	mov	r3, r0
  4014f6:	2b00      	cmp	r3, #0
  4014f8:	d001      	beq.n	4014fe <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4014fa:	2301      	movs	r3, #1
  4014fc:	e01b      	b.n	401536 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014fe:	68bb      	ldr	r3, [r7, #8]
  401500:	685a      	ldr	r2, [r3, #4]
  401502:	68bb      	ldr	r3, [r7, #8]
  401504:	689b      	ldr	r3, [r3, #8]
  401506:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401508:	68bb      	ldr	r3, [r7, #8]
  40150a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40150c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40150e:	68bb      	ldr	r3, [r7, #8]
  401510:	68db      	ldr	r3, [r3, #12]
  401512:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401514:	4b0b      	ldr	r3, [pc, #44]	; (401544 <usart_init_rs232+0x7c>)
  401516:	681b      	ldr	r3, [r3, #0]
  401518:	4313      	orrs	r3, r2
  40151a:	4a0a      	ldr	r2, [pc, #40]	; (401544 <usart_init_rs232+0x7c>)
  40151c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40151e:	4b09      	ldr	r3, [pc, #36]	; (401544 <usart_init_rs232+0x7c>)
  401520:	681b      	ldr	r3, [r3, #0]
  401522:	4a08      	ldr	r2, [pc, #32]	; (401544 <usart_init_rs232+0x7c>)
  401524:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401526:	68fb      	ldr	r3, [r7, #12]
  401528:	685a      	ldr	r2, [r3, #4]
  40152a:	4b06      	ldr	r3, [pc, #24]	; (401544 <usart_init_rs232+0x7c>)
  40152c:	681b      	ldr	r3, [r3, #0]
  40152e:	431a      	orrs	r2, r3
  401530:	68fb      	ldr	r3, [r7, #12]
  401532:	605a      	str	r2, [r3, #4]

	return 0;
  401534:	2300      	movs	r3, #0
}
  401536:	4618      	mov	r0, r3
  401538:	3710      	adds	r7, #16
  40153a:	46bd      	mov	sp, r7
  40153c:	bd80      	pop	{r7, pc}
  40153e:	bf00      	nop
  401540:	00401469 	.word	0x00401469
  401544:	20000a50 	.word	0x20000a50
  401548:	004013e1 	.word	0x004013e1

0040154c <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40154c:	b580      	push	{r7, lr}
  40154e:	b084      	sub	sp, #16
  401550:	af00      	add	r7, sp, #0
  401552:	60f8      	str	r0, [r7, #12]
  401554:	60b9      	str	r1, [r7, #8]
  401556:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  401558:	687a      	ldr	r2, [r7, #4]
  40155a:	68b9      	ldr	r1, [r7, #8]
  40155c:	68f8      	ldr	r0, [r7, #12]
  40155e:	4b0a      	ldr	r3, [pc, #40]	; (401588 <usart_init_hw_handshaking+0x3c>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
  401564:	2b00      	cmp	r3, #0
  401566:	d001      	beq.n	40156c <usart_init_hw_handshaking+0x20>
		return 1;
  401568:	2301      	movs	r3, #1
  40156a:	e008      	b.n	40157e <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  40156c:	68fb      	ldr	r3, [r7, #12]
  40156e:	685b      	ldr	r3, [r3, #4]
  401570:	f023 030f 	bic.w	r3, r3, #15
  401574:	f043 0202 	orr.w	r2, r3, #2
  401578:	68fb      	ldr	r3, [r7, #12]
  40157a:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  40157c:	2300      	movs	r3, #0
}
  40157e:	4618      	mov	r0, r3
  401580:	3710      	adds	r7, #16
  401582:	46bd      	mov	sp, r7
  401584:	bd80      	pop	{r7, pc}
  401586:	bf00      	nop
  401588:	004014c9 	.word	0x004014c9

0040158c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  40158c:	b480      	push	{r7}
  40158e:	b083      	sub	sp, #12
  401590:	af00      	add	r7, sp, #0
  401592:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401594:	687b      	ldr	r3, [r7, #4]
  401596:	2240      	movs	r2, #64	; 0x40
  401598:	601a      	str	r2, [r3, #0]
}
  40159a:	bf00      	nop
  40159c:	370c      	adds	r7, #12
  40159e:	46bd      	mov	sp, r7
  4015a0:	bc80      	pop	{r7}
  4015a2:	4770      	bx	lr

004015a4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4015a4:	b480      	push	{r7}
  4015a6:	b083      	sub	sp, #12
  4015a8:	af00      	add	r7, sp, #0
  4015aa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015ac:	687b      	ldr	r3, [r7, #4]
  4015ae:	2288      	movs	r2, #136	; 0x88
  4015b0:	601a      	str	r2, [r3, #0]
}
  4015b2:	bf00      	nop
  4015b4:	370c      	adds	r7, #12
  4015b6:	46bd      	mov	sp, r7
  4015b8:	bc80      	pop	{r7}
  4015ba:	4770      	bx	lr

004015bc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4015bc:	b480      	push	{r7}
  4015be:	b083      	sub	sp, #12
  4015c0:	af00      	add	r7, sp, #0
  4015c2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4015c4:	687b      	ldr	r3, [r7, #4]
  4015c6:	2210      	movs	r2, #16
  4015c8:	601a      	str	r2, [r3, #0]
}
  4015ca:	bf00      	nop
  4015cc:	370c      	adds	r7, #12
  4015ce:	46bd      	mov	sp, r7
  4015d0:	bc80      	pop	{r7}
  4015d2:	4770      	bx	lr

004015d4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4015d4:	b480      	push	{r7}
  4015d6:	b083      	sub	sp, #12
  4015d8:	af00      	add	r7, sp, #0
  4015da:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015dc:	687b      	ldr	r3, [r7, #4]
  4015de:	2224      	movs	r2, #36	; 0x24
  4015e0:	601a      	str	r2, [r3, #0]
}
  4015e2:	bf00      	nop
  4015e4:	370c      	adds	r7, #12
  4015e6:	46bd      	mov	sp, r7
  4015e8:	bc80      	pop	{r7}
  4015ea:	4770      	bx	lr

004015ec <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
  4015f4:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	683a      	ldr	r2, [r7, #0]
  4015fa:	609a      	str	r2, [r3, #8]
}
  4015fc:	bf00      	nop
  4015fe:	370c      	adds	r7, #12
  401600:	46bd      	mov	sp, r7
  401602:	bc80      	pop	{r7}
  401604:	4770      	bx	lr

00401606 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  401606:	b480      	push	{r7}
  401608:	b083      	sub	sp, #12
  40160a:	af00      	add	r7, sp, #0
  40160c:	6078      	str	r0, [r7, #4]
  40160e:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	683a      	ldr	r2, [r7, #0]
  401614:	60da      	str	r2, [r3, #12]
}
  401616:	bf00      	nop
  401618:	370c      	adds	r7, #12
  40161a:	46bd      	mov	sp, r7
  40161c:	bc80      	pop	{r7}
  40161e:	4770      	bx	lr

00401620 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401620:	b480      	push	{r7}
  401622:	b083      	sub	sp, #12
  401624:	af00      	add	r7, sp, #0
  401626:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401628:	687b      	ldr	r3, [r7, #4]
  40162a:	695b      	ldr	r3, [r3, #20]
}
  40162c:	4618      	mov	r0, r3
  40162e:	370c      	adds	r7, #12
  401630:	46bd      	mov	sp, r7
  401632:	bc80      	pop	{r7}
  401634:	4770      	bx	lr

00401636 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401636:	b480      	push	{r7}
  401638:	b083      	sub	sp, #12
  40163a:	af00      	add	r7, sp, #0
  40163c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40163e:	687b      	ldr	r3, [r7, #4]
  401640:	f44f 7280 	mov.w	r2, #256	; 0x100
  401644:	601a      	str	r2, [r3, #0]
}
  401646:	bf00      	nop
  401648:	370c      	adds	r7, #12
  40164a:	46bd      	mov	sp, r7
  40164c:	bc80      	pop	{r7}
  40164e:	4770      	bx	lr

00401650 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401650:	b480      	push	{r7}
  401652:	b083      	sub	sp, #12
  401654:	af00      	add	r7, sp, #0
  401656:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  401658:	687b      	ldr	r3, [r7, #4]
  40165a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40165e:	601a      	str	r2, [r3, #0]
}
  401660:	bf00      	nop
  401662:	370c      	adds	r7, #12
  401664:	46bd      	mov	sp, r7
  401666:	bc80      	pop	{r7}
  401668:	4770      	bx	lr

0040166a <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40166a:	b480      	push	{r7}
  40166c:	b083      	sub	sp, #12
  40166e:	af00      	add	r7, sp, #0
  401670:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401678:	601a      	str	r2, [r3, #0]
}
  40167a:	bf00      	nop
  40167c:	370c      	adds	r7, #12
  40167e:	46bd      	mov	sp, r7
  401680:	bc80      	pop	{r7}
  401682:	4770      	bx	lr

00401684 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  401684:	b480      	push	{r7}
  401686:	b083      	sub	sp, #12
  401688:	af00      	add	r7, sp, #0
  40168a:	6078      	str	r0, [r7, #4]
  40168c:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40168e:	bf00      	nop
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	695b      	ldr	r3, [r3, #20]
  401694:	f003 0302 	and.w	r3, r3, #2
  401698:	2b00      	cmp	r3, #0
  40169a:	d0f9      	beq.n	401690 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40169c:	683b      	ldr	r3, [r7, #0]
  40169e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016a2:	687b      	ldr	r3, [r7, #4]
  4016a4:	61da      	str	r2, [r3, #28]

	return 0;
  4016a6:	2300      	movs	r3, #0
}
  4016a8:	4618      	mov	r0, r3
  4016aa:	370c      	adds	r7, #12
  4016ac:	46bd      	mov	sp, r7
  4016ae:	bc80      	pop	{r7}
  4016b0:	4770      	bx	lr
	...

004016b4 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  4016b4:	b580      	push	{r7, lr}
  4016b6:	b082      	sub	sp, #8
  4016b8:	af00      	add	r7, sp, #0
  4016ba:	6078      	str	r0, [r7, #4]
  4016bc:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  4016be:	e007      	b.n	4016d0 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  4016c0:	683b      	ldr	r3, [r7, #0]
  4016c2:	1c5a      	adds	r2, r3, #1
  4016c4:	603a      	str	r2, [r7, #0]
  4016c6:	781b      	ldrb	r3, [r3, #0]
  4016c8:	4619      	mov	r1, r3
  4016ca:	6878      	ldr	r0, [r7, #4]
  4016cc:	4b04      	ldr	r3, [pc, #16]	; (4016e0 <usart_write_line+0x2c>)
  4016ce:	4798      	blx	r3
	while (*string != '\0') {
  4016d0:	683b      	ldr	r3, [r7, #0]
  4016d2:	781b      	ldrb	r3, [r3, #0]
  4016d4:	2b00      	cmp	r3, #0
  4016d6:	d1f3      	bne.n	4016c0 <usart_write_line+0xc>
	}
}
  4016d8:	bf00      	nop
  4016da:	3708      	adds	r7, #8
  4016dc:	46bd      	mov	sp, r7
  4016de:	bd80      	pop	{r7, pc}
  4016e0:	00401685 	.word	0x00401685

004016e4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4016e4:	b480      	push	{r7}
  4016e6:	b083      	sub	sp, #12
  4016e8:	af00      	add	r7, sp, #0
  4016ea:	6078      	str	r0, [r7, #4]
  4016ec:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4016ee:	687b      	ldr	r3, [r7, #4]
  4016f0:	695b      	ldr	r3, [r3, #20]
  4016f2:	f003 0301 	and.w	r3, r3, #1
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d101      	bne.n	4016fe <usart_read+0x1a>
		return 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	e006      	b.n	40170c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	699b      	ldr	r3, [r3, #24]
  401702:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401706:	683b      	ldr	r3, [r7, #0]
  401708:	601a      	str	r2, [r3, #0]

	return 0;
  40170a:	2300      	movs	r3, #0
}
  40170c:	4618      	mov	r0, r3
  40170e:	370c      	adds	r7, #12
  401710:	46bd      	mov	sp, r7
  401712:	bc80      	pop	{r7}
  401714:	4770      	bx	lr
	...

00401718 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401718:	b480      	push	{r7}
  40171a:	b083      	sub	sp, #12
  40171c:	af00      	add	r7, sp, #0
  40171e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401720:	687b      	ldr	r3, [r7, #4]
  401722:	4a04      	ldr	r2, [pc, #16]	; (401734 <usart_disable_writeprotect+0x1c>)
  401724:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401728:	bf00      	nop
  40172a:	370c      	adds	r7, #12
  40172c:	46bd      	mov	sp, r7
  40172e:	bc80      	pop	{r7}
  401730:	4770      	bx	lr
  401732:	bf00      	nop
  401734:	55534100 	.word	0x55534100

00401738 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  401738:	b480      	push	{r7}
  40173a:	b083      	sub	sp, #12
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  401740:	687b      	ldr	r3, [r7, #4]
  401742:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401746:	605a      	str	r2, [r3, #4]

}
  401748:	bf00      	nop
  40174a:	370c      	adds	r7, #12
  40174c:	46bd      	mov	sp, r7
  40174e:	bc80      	pop	{r7}
  401750:	4770      	bx	lr
	...

00401754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401754:	b480      	push	{r7}
  401756:	b083      	sub	sp, #12
  401758:	af00      	add	r7, sp, #0
  40175a:	4603      	mov	r3, r0
  40175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401762:	2b00      	cmp	r3, #0
  401764:	db0b      	blt.n	40177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401766:	4908      	ldr	r1, [pc, #32]	; (401788 <__NVIC_EnableIRQ+0x34>)
  401768:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40176c:	095b      	lsrs	r3, r3, #5
  40176e:	79fa      	ldrb	r2, [r7, #7]
  401770:	f002 021f 	and.w	r2, r2, #31
  401774:	2001      	movs	r0, #1
  401776:	fa00 f202 	lsl.w	r2, r0, r2
  40177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  40177e:	bf00      	nop
  401780:	370c      	adds	r7, #12
  401782:	46bd      	mov	sp, r7
  401784:	bc80      	pop	{r7}
  401786:	4770      	bx	lr
  401788:	e000e100 	.word	0xe000e100

0040178c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	4603      	mov	r3, r0
  401794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401796:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40179a:	2b00      	cmp	r3, #0
  40179c:	db10      	blt.n	4017c0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40179e:	490b      	ldr	r1, [pc, #44]	; (4017cc <__NVIC_DisableIRQ+0x40>)
  4017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017a4:	095b      	lsrs	r3, r3, #5
  4017a6:	79fa      	ldrb	r2, [r7, #7]
  4017a8:	f002 021f 	and.w	r2, r2, #31
  4017ac:	2001      	movs	r0, #1
  4017ae:	fa00 f202 	lsl.w	r2, r0, r2
  4017b2:	3320      	adds	r3, #32
  4017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4017b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  4017c0:	bf00      	nop
  4017c2:	370c      	adds	r7, #12
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bc80      	pop	{r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	e000e100 	.word	0xe000e100

004017d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b083      	sub	sp, #12
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	4603      	mov	r3, r0
  4017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	db0c      	blt.n	4017fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017e2:	4909      	ldr	r1, [pc, #36]	; (401808 <__NVIC_ClearPendingIRQ+0x38>)
  4017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017e8:	095b      	lsrs	r3, r3, #5
  4017ea:	79fa      	ldrb	r2, [r7, #7]
  4017ec:	f002 021f 	and.w	r2, r2, #31
  4017f0:	2001      	movs	r0, #1
  4017f2:	fa00 f202 	lsl.w	r2, r0, r2
  4017f6:	3360      	adds	r3, #96	; 0x60
  4017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4017fc:	bf00      	nop
  4017fe:	370c      	adds	r7, #12
  401800:	46bd      	mov	sp, r7
  401802:	bc80      	pop	{r7}
  401804:	4770      	bx	lr
  401806:	bf00      	nop
  401808:	e000e100 	.word	0xe000e100

0040180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	4603      	mov	r3, r0
  401814:	6039      	str	r1, [r7, #0]
  401816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401818:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40181c:	2b00      	cmp	r3, #0
  40181e:	db0a      	blt.n	401836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401820:	490d      	ldr	r1, [pc, #52]	; (401858 <__NVIC_SetPriority+0x4c>)
  401822:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401826:	683a      	ldr	r2, [r7, #0]
  401828:	b2d2      	uxtb	r2, r2
  40182a:	0112      	lsls	r2, r2, #4
  40182c:	b2d2      	uxtb	r2, r2
  40182e:	440b      	add	r3, r1
  401830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  401834:	e00a      	b.n	40184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <__NVIC_SetPriority+0x50>)
  401838:	79fb      	ldrb	r3, [r7, #7]
  40183a:	f003 030f 	and.w	r3, r3, #15
  40183e:	3b04      	subs	r3, #4
  401840:	683a      	ldr	r2, [r7, #0]
  401842:	b2d2      	uxtb	r2, r2
  401844:	0112      	lsls	r2, r2, #4
  401846:	b2d2      	uxtb	r2, r2
  401848:	440b      	add	r3, r1
  40184a:	761a      	strb	r2, [r3, #24]
}
  40184c:	bf00      	nop
  40184e:	370c      	adds	r7, #12
  401850:	46bd      	mov	sp, r7
  401852:	bc80      	pop	{r7}
  401854:	4770      	bx	lr
  401856:	bf00      	nop
  401858:	e000e100 	.word	0xe000e100
  40185c:	e000ed00 	.word	0xe000ed00

00401860 <osc_get_rate>:
{
  401860:	b480      	push	{r7}
  401862:	b083      	sub	sp, #12
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401868:	687b      	ldr	r3, [r7, #4]
  40186a:	2b07      	cmp	r3, #7
  40186c:	d825      	bhi.n	4018ba <osc_get_rate+0x5a>
  40186e:	a201      	add	r2, pc, #4	; (adr r2, 401874 <osc_get_rate+0x14>)
  401870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401874:	00401895 	.word	0x00401895
  401878:	0040189b 	.word	0x0040189b
  40187c:	004018a1 	.word	0x004018a1
  401880:	004018a7 	.word	0x004018a7
  401884:	004018ab 	.word	0x004018ab
  401888:	004018af 	.word	0x004018af
  40188c:	004018b3 	.word	0x004018b3
  401890:	004018b7 	.word	0x004018b7
		return OSC_SLCK_32K_RC_HZ;
  401894:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401898:	e010      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40189a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40189e:	e00d      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4018a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018a4:	e00a      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4018a6:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <osc_get_rate+0x68>)
  4018a8:	e008      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4018aa:	4b08      	ldr	r3, [pc, #32]	; (4018cc <osc_get_rate+0x6c>)
  4018ac:	e006      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4018ae:	4b08      	ldr	r3, [pc, #32]	; (4018d0 <osc_get_rate+0x70>)
  4018b0:	e004      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4018b2:	4b07      	ldr	r3, [pc, #28]	; (4018d0 <osc_get_rate+0x70>)
  4018b4:	e002      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4018b6:	4b06      	ldr	r3, [pc, #24]	; (4018d0 <osc_get_rate+0x70>)
  4018b8:	e000      	b.n	4018bc <osc_get_rate+0x5c>
	return 0;
  4018ba:	2300      	movs	r3, #0
}
  4018bc:	4618      	mov	r0, r3
  4018be:	370c      	adds	r7, #12
  4018c0:	46bd      	mov	sp, r7
  4018c2:	bc80      	pop	{r7}
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	007a1200 	.word	0x007a1200
  4018d0:	00b71b00 	.word	0x00b71b00

004018d4 <sysclk_get_main_hz>:
{
  4018d4:	b580      	push	{r7, lr}
  4018d6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4018d8:	2006      	movs	r0, #6
  4018da:	4b04      	ldr	r3, [pc, #16]	; (4018ec <sysclk_get_main_hz+0x18>)
  4018dc:	4798      	blx	r3
  4018de:	4602      	mov	r2, r0
  4018e0:	4613      	mov	r3, r2
  4018e2:	009b      	lsls	r3, r3, #2
  4018e4:	4413      	add	r3, r2
  4018e6:	009b      	lsls	r3, r3, #2
}
  4018e8:	4618      	mov	r0, r3
  4018ea:	bd80      	pop	{r7, pc}
  4018ec:	00401861 	.word	0x00401861

004018f0 <sysclk_get_cpu_hz>:
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4018f4:	4b02      	ldr	r3, [pc, #8]	; (401900 <sysclk_get_cpu_hz+0x10>)
  4018f6:	4798      	blx	r3
  4018f8:	4603      	mov	r3, r0
  4018fa:	085b      	lsrs	r3, r3, #1
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	bd80      	pop	{r7, pc}
  401900:	004018d5 	.word	0x004018d5

00401904 <vsync_handler>:
#include "ov2640.h"

static volatile uint32_t g_ul_vsync_flag = false;

void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  401904:	b480      	push	{r7}
  401906:	b083      	sub	sp, #12
  401908:	af00      	add	r7, sp, #0
  40190a:	6078      	str	r0, [r7, #4]
  40190c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  40190e:	4b04      	ldr	r3, [pc, #16]	; (401920 <vsync_handler+0x1c>)
  401910:	2201      	movs	r2, #1
  401912:	601a      	str	r2, [r3, #0]
}
  401914:	bf00      	nop
  401916:	370c      	adds	r7, #12
  401918:	46bd      	mov	sp, r7
  40191a:	bc80      	pop	{r7}
  40191c:	4770      	bx	lr
  40191e:	bf00      	nop
  401920:	20000a54 	.word	0x20000a54

00401924 <init_vsync_interrupts>:

void init_vsync_interrupts(void)
{
  401924:	b590      	push	{r4, r7, lr}
  401926:	b083      	sub	sp, #12
  401928:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV2640_VSYNC_PIO, OV2640_VSYNC_ID, OV2640_VSYNC_MASK,
  40192a:	4b0a      	ldr	r3, [pc, #40]	; (401954 <init_vsync_interrupts+0x30>)
  40192c:	9300      	str	r3, [sp, #0]
  40192e:	2301      	movs	r3, #1
  401930:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401934:	210b      	movs	r1, #11
  401936:	4808      	ldr	r0, [pc, #32]	; (401958 <init_vsync_interrupts+0x34>)
  401938:	4c08      	ldr	r4, [pc, #32]	; (40195c <init_vsync_interrupts+0x38>)
  40193a:	47a0      	blx	r4
			OV2640_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type)OV2640_VSYNC_ID);
  40193c:	200b      	movs	r0, #11
  40193e:	4b08      	ldr	r3, [pc, #32]	; (401960 <init_vsync_interrupts+0x3c>)
  401940:	4798      	blx	r3
	
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401942:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401946:	4804      	ldr	r0, [pc, #16]	; (401958 <init_vsync_interrupts+0x34>)
  401948:	4b06      	ldr	r3, [pc, #24]	; (401964 <init_vsync_interrupts+0x40>)
  40194a:	4798      	blx	r3
}
  40194c:	bf00      	nop
  40194e:	3704      	adds	r7, #4
  401950:	46bd      	mov	sp, r7
  401952:	bd90      	pop	{r4, r7, pc}
  401954:	00401905 	.word	0x00401905
  401958:	400e0e00 	.word	0x400e0e00
  40195c:	00400ab1 	.word	0x00400ab1
  401960:	00401755 	.word	0x00401755
  401964:	0040074f 	.word	0x0040074f

00401968 <configure_twi>:

void configure_twi(void)
{
  401968:	b580      	push	{r7, lr}
  40196a:	b084      	sub	sp, #16
  40196c:	af00      	add	r7, sp, #0
	twi_options_t opt;
	
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  40196e:	2013      	movs	r0, #19
  401970:	4b13      	ldr	r3, [pc, #76]	; (4019c0 <configure_twi+0x58>)
  401972:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401974:	4b13      	ldr	r3, [pc, #76]	; (4019c4 <configure_twi+0x5c>)
  401976:	4798      	blx	r3
  401978:	4603      	mov	r3, r0
  40197a:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  40197c:	4b12      	ldr	r3, [pc, #72]	; (4019c8 <configure_twi+0x60>)
  40197e:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  401980:	1d3b      	adds	r3, r7, #4
  401982:	4619      	mov	r1, r3
  401984:	4811      	ldr	r0, [pc, #68]	; (4019cc <configure_twi+0x64>)
  401986:	4b12      	ldr	r3, [pc, #72]	; (4019d0 <configure_twi+0x68>)
  401988:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  40198a:	2013      	movs	r0, #19
  40198c:	4b11      	ldr	r3, [pc, #68]	; (4019d4 <configure_twi+0x6c>)
  40198e:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  401990:	2013      	movs	r0, #19
  401992:	4b11      	ldr	r3, [pc, #68]	; (4019d8 <configure_twi+0x70>)
  401994:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  401996:	2100      	movs	r1, #0
  401998:	2013      	movs	r0, #19
  40199a:	4b10      	ldr	r3, [pc, #64]	; (4019dc <configure_twi+0x74>)
  40199c:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  40199e:	2013      	movs	r0, #19
  4019a0:	4b0f      	ldr	r3, [pc, #60]	; (4019e0 <configure_twi+0x78>)
  4019a2:	4798      	blx	r3
	
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4019a4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019a8:	2003      	movs	r0, #3
  4019aa:	4b0e      	ldr	r3, [pc, #56]	; (4019e4 <configure_twi+0x7c>)
  4019ac:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4019ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b2:	2004      	movs	r0, #4
  4019b4:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <configure_twi+0x7c>)
  4019b6:	4798      	blx	r3
	
}
  4019b8:	bf00      	nop
  4019ba:	3710      	adds	r7, #16
  4019bc:	46bd      	mov	sp, r7
  4019be:	bd80      	pop	{r7, pc}
  4019c0:	00400e1d 	.word	0x00400e1d
  4019c4:	004018f1 	.word	0x004018f1
  4019c8:	00061a80 	.word	0x00061a80
  4019cc:	40018000 	.word	0x40018000
  4019d0:	00401029 	.word	0x00401029
  4019d4:	0040178d 	.word	0x0040178d
  4019d8:	004017d1 	.word	0x004017d1
  4019dc:	0040180d 	.word	0x0040180d
  4019e0:	00401755 	.word	0x00401755
  4019e4:	004007b1 	.word	0x004007b1

004019e8 <pio_capture_init>:



void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
  4019e8:	b580      	push	{r7, lr}
  4019ea:	b082      	sub	sp, #8
  4019ec:	af00      	add	r7, sp, #0
  4019ee:	6078      	str	r0, [r7, #4]
  4019f0:	6039      	str	r1, [r7, #0]
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  4019f2:	6838      	ldr	r0, [r7, #0]
  4019f4:	4b1a      	ldr	r3, [pc, #104]	; (401a60 <pio_capture_init+0x78>)
  4019f6:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  4019f8:	687b      	ldr	r3, [r7, #4]
  4019fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019fe:	f023 0201 	bic.w	r2, r3, #1
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401a08:	687b      	ldr	r3, [r7, #4]
  401a0a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  401a0e:	f043 0208 	orr.w	r2, r3, #8
  401a12:	687b      	ldr	r3, [r7, #4]
  401a14:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a1e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a2e:	f043 0220 	orr.w	r2, r3, #32
  401a32:	687b      	ldr	r3, [r7, #4]
  401a34:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  401a38:	687b      	ldr	r3, [r7, #4]
  401a3a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a3e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  401a48:	687b      	ldr	r3, [r7, #4]
  401a4a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  401a52:	687b      	ldr	r3, [r7, #4]
  401a54:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150



}
  401a58:	bf00      	nop
  401a5a:	3708      	adds	r7, #8
  401a5c:	46bd      	mov	sp, r7
  401a5e:	bd80      	pop	{r7, pc}
  401a60:	00400e1d 	.word	0x00400e1d

00401a64 <pio_capture_to_buffer>:

static uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf,
uint32_t ul_size)
{
  401a64:	b480      	push	{r7}
  401a66:	b085      	sub	sp, #20
  401a68:	af00      	add	r7, sp, #0
  401a6a:	60f8      	str	r0, [r7, #12]
  401a6c:	60b9      	str	r1, [r7, #8]
  401a6e:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  401a70:	68fb      	ldr	r3, [r7, #12]
  401a72:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  401a76:	2b00      	cmp	r3, #0
  401a78:	d112      	bne.n	401aa0 <pio_capture_to_buffer+0x3c>
  401a7a:	68fb      	ldr	r3, [r7, #12]
  401a7c:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a80:	2b00      	cmp	r3, #0
  401a82:	d10d      	bne.n	401aa0 <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  401a84:	68ba      	ldr	r2, [r7, #8]
  401a86:	68fb      	ldr	r3, [r7, #12]
  401a88:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  401a8c:	68fb      	ldr	r3, [r7, #12]
  401a8e:	687a      	ldr	r2, [r7, #4]
  401a90:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  401a94:	68fb      	ldr	r3, [r7, #12]
  401a96:	2201      	movs	r2, #1
  401a98:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  401a9c:	2301      	movs	r3, #1
  401a9e:	e00f      	b.n	401ac0 <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  401aa0:	68fb      	ldr	r3, [r7, #12]
  401aa2:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401aa6:	2b00      	cmp	r3, #0
  401aa8:	d109      	bne.n	401abe <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401aaa:	68ba      	ldr	r2, [r7, #8]
  401aac:	68fb      	ldr	r3, [r7, #12]
  401aae:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401ab2:	68fb      	ldr	r3, [r7, #12]
  401ab4:	687a      	ldr	r2, [r7, #4]
  401ab6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  401aba:	2301      	movs	r3, #1
  401abc:	e000      	b.n	401ac0 <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  401abe:	2300      	movs	r3, #0
	}
}
  401ac0:	4618      	mov	r0, r3
  401ac2:	3714      	adds	r7, #20
  401ac4:	46bd      	mov	sp, r7
  401ac6:	bc80      	pop	{r7}
  401ac8:	4770      	bx	lr
	...

00401acc <init_camera>:


void init_camera(void)
{
  401acc:	b580      	push	{r7, lr}
  401ace:	af00      	add	r7, sp, #0
	
	pmc_enable_pllbck(7, 0x1, 1);
  401ad0:	2201      	movs	r2, #1
  401ad2:	2101      	movs	r1, #1
  401ad4:	2007      	movs	r0, #7
  401ad6:	4b26      	ldr	r3, [pc, #152]	; (401b70 <init_camera+0xa4>)
  401ad8:	4798      	blx	r3
	
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  401ada:	210b      	movs	r1, #11
  401adc:	4825      	ldr	r0, [pc, #148]	; (401b74 <init_camera+0xa8>)
  401ade:	4b26      	ldr	r3, [pc, #152]	; (401b78 <init_camera+0xac>)
  401ae0:	4798      	blx	r3
	
	init_vsync_interrupts();
  401ae2:	4b26      	ldr	r3, [pc, #152]	; (401b7c <init_camera+0xb0>)
  401ae4:	4798      	blx	r3
	
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  401ae6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401aea:	2011      	movs	r0, #17
  401aec:	4b24      	ldr	r3, [pc, #144]	; (401b80 <init_camera+0xb4>)
  401aee:	4798      	blx	r3
	
	/* Init PCK1 to work at 24 Mhz */
	/* 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  401af0:	4b24      	ldr	r3, [pc, #144]	; (401b84 <init_camera+0xb8>)
  401af2:	2223      	movs	r2, #35	; 0x23
  401af4:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  401af6:	4b23      	ldr	r3, [pc, #140]	; (401b84 <init_camera+0xb8>)
  401af8:	f44f 7200 	mov.w	r2, #512	; 0x200
  401afc:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  401afe:	bf00      	nop
  401b00:	4b20      	ldr	r3, [pc, #128]	; (401b84 <init_camera+0xb8>)
  401b02:	689b      	ldr	r3, [r3, #8]
  401b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401b08:	2b00      	cmp	r3, #0
  401b0a:	d0f9      	beq.n	401b00 <init_camera+0x34>
	}
	
	configure_twi();	
  401b0c:	4b1e      	ldr	r3, [pc, #120]	; (401b88 <init_camera+0xbc>)
  401b0e:	4798      	blx	r3
	
	
	gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
  401b10:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401b14:	2014      	movs	r0, #20
  401b16:	4b1a      	ldr	r3, [pc, #104]	; (401b80 <init_camera+0xb4>)
  401b18:	4798      	blx	r3
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  401b1a:	2171      	movs	r1, #113	; 0x71
  401b1c:	2010      	movs	r0, #16
  401b1e:	4b18      	ldr	r3, [pc, #96]	; (401b80 <init_camera+0xb4>)
  401b20:	4798      	blx	r3
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  401b22:	2171      	movs	r1, #113	; 0x71
  401b24:	200f      	movs	r0, #15
  401b26:	4b16      	ldr	r3, [pc, #88]	; (401b80 <init_camera+0xb4>)
  401b28:	4798      	blx	r3
	
	gpio_configure_pin(OV_DATA_BUS_D0, OV_DATA_BUS_FLAGS);
  401b2a:	4918      	ldr	r1, [pc, #96]	; (401b8c <init_camera+0xc0>)
  401b2c:	2018      	movs	r0, #24
  401b2e:	4b14      	ldr	r3, [pc, #80]	; (401b80 <init_camera+0xb4>)
  401b30:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D1, OV_DATA_BUS_FLAGS);
  401b32:	4916      	ldr	r1, [pc, #88]	; (401b8c <init_camera+0xc0>)
  401b34:	2019      	movs	r0, #25
  401b36:	4b12      	ldr	r3, [pc, #72]	; (401b80 <init_camera+0xb4>)
  401b38:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  401b3a:	4914      	ldr	r1, [pc, #80]	; (401b8c <init_camera+0xc0>)
  401b3c:	201a      	movs	r0, #26
  401b3e:	4b10      	ldr	r3, [pc, #64]	; (401b80 <init_camera+0xb4>)
  401b40:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  401b42:	4912      	ldr	r1, [pc, #72]	; (401b8c <init_camera+0xc0>)
  401b44:	201b      	movs	r0, #27
  401b46:	4b0e      	ldr	r3, [pc, #56]	; (401b80 <init_camera+0xb4>)
  401b48:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  401b4a:	4910      	ldr	r1, [pc, #64]	; (401b8c <init_camera+0xc0>)
  401b4c:	201c      	movs	r0, #28
  401b4e:	4b0c      	ldr	r3, [pc, #48]	; (401b80 <init_camera+0xb4>)
  401b50:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  401b52:	490e      	ldr	r1, [pc, #56]	; (401b8c <init_camera+0xc0>)
  401b54:	201d      	movs	r0, #29
  401b56:	4b0a      	ldr	r3, [pc, #40]	; (401b80 <init_camera+0xb4>)
  401b58:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  401b5a:	490c      	ldr	r1, [pc, #48]	; (401b8c <init_camera+0xc0>)
  401b5c:	201e      	movs	r0, #30
  401b5e:	4b08      	ldr	r3, [pc, #32]	; (401b80 <init_camera+0xb4>)
  401b60:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  401b62:	490a      	ldr	r1, [pc, #40]	; (401b8c <init_camera+0xc0>)
  401b64:	201f      	movs	r0, #31
  401b66:	4b06      	ldr	r3, [pc, #24]	; (401b80 <init_camera+0xb4>)
  401b68:	4798      	blx	r3


	/* Init PIO capture*/


}
  401b6a:	bf00      	nop
  401b6c:	bd80      	pop	{r7, pc}
  401b6e:	bf00      	nop
  401b70:	00400d9d 	.word	0x00400d9d
  401b74:	400e0e00 	.word	0x400e0e00
  401b78:	004019e9 	.word	0x004019e9
  401b7c:	00401925 	.word	0x00401925
  401b80:	004007b1 	.word	0x004007b1
  401b84:	400e0400 	.word	0x400e0400
  401b88:	00401969 	.word	0x00401969
  401b8c:	28000001 	.word	0x28000001

00401b90 <configure_camera>:

void configure_camera(void)
{
  401b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	af00      	add	r7, sp, #0
	/* ov7740 Initialization */
	while (ov_init(BOARD_TWI) == 1) {
  401b96:	bf00      	nop
  401b98:	482c      	ldr	r0, [pc, #176]	; (401c4c <configure_camera+0xbc>)
  401b9a:	4b2d      	ldr	r3, [pc, #180]	; (401c50 <configure_camera+0xc0>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b01      	cmp	r3, #1
  401ba2:	d0f9      	beq.n	401b98 <configure_camera+0x8>
	}

	/* ov7740 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  401ba4:	2100      	movs	r1, #0
  401ba6:	4829      	ldr	r0, [pc, #164]	; (401c4c <configure_camera+0xbc>)
  401ba8:	4b2a      	ldr	r3, [pc, #168]	; (401c54 <configure_camera+0xc4>)
  401baa:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  401bac:	2101      	movs	r1, #1
  401bae:	4827      	ldr	r0, [pc, #156]	; (401c4c <configure_camera+0xbc>)
  401bb0:	4b28      	ldr	r3, [pc, #160]	; (401c54 <configure_camera+0xc4>)
  401bb2:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  401bb4:	2102      	movs	r1, #2
  401bb6:	4825      	ldr	r0, [pc, #148]	; (401c4c <configure_camera+0xbc>)
  401bb8:	4b26      	ldr	r3, [pc, #152]	; (401c54 <configure_camera+0xc4>)
  401bba:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480);
  401bbc:	2104      	movs	r1, #4
  401bbe:	4823      	ldr	r0, [pc, #140]	; (401c4c <configure_camera+0xbc>)
  401bc0:	4b24      	ldr	r3, [pc, #144]	; (401c54 <configure_camera+0xc4>)
  401bc2:	4798      	blx	r3

	/* Wait 3 seconds to let the image sensor to adapt to environment */
	delay_ms(3000);
  401bc4:	4b24      	ldr	r3, [pc, #144]	; (401c58 <configure_camera+0xc8>)
  401bc6:	4798      	blx	r3
  401bc8:	4603      	mov	r3, r0
  401bca:	4619      	mov	r1, r3
  401bcc:	f04f 0200 	mov.w	r2, #0
  401bd0:	460b      	mov	r3, r1
  401bd2:	4614      	mov	r4, r2
  401bd4:	18db      	adds	r3, r3, r3
  401bd6:	eb44 0404 	adc.w	r4, r4, r4
  401bda:	185b      	adds	r3, r3, r1
  401bdc:	eb44 0402 	adc.w	r4, r4, r2
  401be0:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  401be4:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  401be8:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401bec:	4653      	mov	r3, sl
  401bee:	465c      	mov	r4, fp
  401bf0:	1a5b      	subs	r3, r3, r1
  401bf2:	eb64 0402 	sbc.w	r4, r4, r2
  401bf6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401bfa:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401bfe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401c02:	4643      	mov	r3, r8
  401c04:	464c      	mov	r4, r9
  401c06:	1a5b      	subs	r3, r3, r1
  401c08:	eb64 0402 	sbc.w	r4, r4, r2
  401c0c:	00e6      	lsls	r6, r4, #3
  401c0e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401c12:	00dd      	lsls	r5, r3, #3
  401c14:	462b      	mov	r3, r5
  401c16:	4634      	mov	r4, r6
  401c18:	4619      	mov	r1, r3
  401c1a:	4622      	mov	r2, r4
  401c1c:	f243 63af 	movw	r3, #13999	; 0x36af
  401c20:	f04f 0400 	mov.w	r4, #0
  401c24:	18cd      	adds	r5, r1, r3
  401c26:	eb42 0604 	adc.w	r6, r2, r4
  401c2a:	4628      	mov	r0, r5
  401c2c:	4631      	mov	r1, r6
  401c2e:	4c0b      	ldr	r4, [pc, #44]	; (401c5c <configure_camera+0xcc>)
  401c30:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401c34:	f04f 0300 	mov.w	r3, #0
  401c38:	47a0      	blx	r4
  401c3a:	4603      	mov	r3, r0
  401c3c:	460c      	mov	r4, r1
  401c3e:	4618      	mov	r0, r3
  401c40:	4b07      	ldr	r3, [pc, #28]	; (401c60 <configure_camera+0xd0>)
  401c42:	4798      	blx	r3
}
  401c44:	bf00      	nop
  401c46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c4a:	bf00      	nop
  401c4c:	40018000 	.word	0x40018000
  401c50:	004020f1 	.word	0x004020f1
  401c54:	0040217d 	.word	0x0040217d
  401c58:	004018f1 	.word	0x004018f1
  401c5c:	004034f1 	.word	0x004034f1
  401c60:	20000001 	.word	0x20000001

00401c64 <start_capture>:


uint8_t start_capture(void)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b082      	sub	sp, #8
  401c68:	af00      	add	r7, sp, #0

	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c6e:	4818      	ldr	r0, [pc, #96]	; (401cd0 <start_capture+0x6c>)
  401c70:	4b18      	ldr	r3, [pc, #96]	; (401cd4 <start_capture+0x70>)
  401c72:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!g_ul_vsync_flag) {
  401c74:	bf00      	nop
  401c76:	4b18      	ldr	r3, [pc, #96]	; (401cd8 <start_capture+0x74>)
  401c78:	681b      	ldr	r3, [r3, #0]
  401c7a:	2b00      	cmp	r3, #0
  401c7c:	d0fb      	beq.n	401c76 <start_capture+0x12>
	}

	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c82:	4813      	ldr	r0, [pc, #76]	; (401cd0 <start_capture+0x6c>)
  401c84:	4b15      	ldr	r3, [pc, #84]	; (401cdc <start_capture+0x78>)
  401c86:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(OV_DATA_BUS_PIO);
  401c88:	4811      	ldr	r0, [pc, #68]	; (401cd0 <start_capture+0x6c>)
  401c8a:	4b15      	ldr	r3, [pc, #84]	; (401ce0 <start_capture+0x7c>)
  401c8c:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(OV_DATA_BUS_PIO, image_buffer,
  401c8e:	f243 02d4 	movw	r2, #12500	; 0x30d4
  401c92:	4914      	ldr	r1, [pc, #80]	; (401ce4 <start_capture+0x80>)
  401c94:	480e      	ldr	r0, [pc, #56]	; (401cd0 <start_capture+0x6c>)
  401c96:	4b14      	ldr	r3, [pc, #80]	; (401ce8 <start_capture+0x84>)
  401c98:	4798      	blx	r3
			IMAGE_MAX >> 2);


	/* Wait end of capture*/
	while (!((OV_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  401c9a:	bf00      	nop
  401c9c:	4b0c      	ldr	r3, [pc, #48]	; (401cd0 <start_capture+0x6c>)
  401c9e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401ca2:	f003 0308 	and.w	r3, r3, #8
  401ca6:	2b08      	cmp	r3, #8
  401ca8:	d1f8      	bne.n	401c9c <start_capture+0x38>
			PIO_PCIMR_RXBUFF)) {
	}

	/* Disable pio capture*/
	pio_capture_disable(OV_DATA_BUS_PIO);
  401caa:	4809      	ldr	r0, [pc, #36]	; (401cd0 <start_capture+0x6c>)
  401cac:	4b0f      	ldr	r3, [pc, #60]	; (401cec <start_capture+0x88>)
  401cae:	4798      	blx	r3
	
				
				
	vsync_flag = false;
  401cb0:	4b0f      	ldr	r3, [pc, #60]	; (401cf0 <start_capture+0x8c>)
  401cb2:	2200      	movs	r2, #0
  401cb4:	601a      	str	r2, [r3, #0]

	/* Reset vsync flag*/
	g_ul_vsync_flag = false;
  401cb6:	4b08      	ldr	r3, [pc, #32]	; (401cd8 <start_capture+0x74>)
  401cb8:	2200      	movs	r2, #0
  401cba:	601a      	str	r2, [r3, #0]
	
	uint8_t val = find_image_len();
  401cbc:	4b0d      	ldr	r3, [pc, #52]	; (401cf4 <start_capture+0x90>)
  401cbe:	4798      	blx	r3
  401cc0:	4603      	mov	r3, r0
  401cc2:	71fb      	strb	r3, [r7, #7]
	return val;
  401cc4:	79fb      	ldrb	r3, [r7, #7]
}
  401cc6:	4618      	mov	r0, r3
  401cc8:	3708      	adds	r7, #8
  401cca:	46bd      	mov	sp, r7
  401ccc:	bd80      	pop	{r7, pc}
  401cce:	bf00      	nop
  401cd0:	400e0e00 	.word	0x400e0e00
  401cd4:	0040074f 	.word	0x0040074f
  401cd8:	20000a54 	.word	0x20000a54
  401cdc:	00400769 	.word	0x00400769
  401ce0:	00400985 	.word	0x00400985
  401ce4:	20000ac4 	.word	0x20000ac4
  401ce8:	00401a65 	.word	0x00401a65
  401cec:	004009b1 	.word	0x004009b1
  401cf0:	20000abc 	.word	0x20000abc
  401cf4:	00401cf9 	.word	0x00401cf9

00401cf8 <find_image_len>:


uint8_t find_image_len(void){
  401cf8:	b480      	push	{r7}
  401cfa:	b083      	sub	sp, #12
  401cfc:	af00      	add	r7, sp, #0
		uint8_t start_exists = 0;
  401cfe:	2300      	movs	r3, #0
  401d00:	71fb      	strb	r3, [r7, #7]
		uint32_t arrSize = 0;
  401d02:	2300      	movs	r3, #0
  401d04:	603b      	str	r3, [r7, #0]
		start_of_image = 0;
  401d06:	4b21      	ldr	r3, [pc, #132]	; (401d8c <find_image_len+0x94>)
  401d08:	2200      	movs	r2, #0
  401d0a:	601a      	str	r2, [r3, #0]
		end_of_image = 0;
  401d0c:	4b20      	ldr	r3, [pc, #128]	; (401d90 <find_image_len+0x98>)
  401d0e:	2200      	movs	r2, #0
  401d10:	601a      	str	r2, [r3, #0]
		while( arrSize+1 < IMAGE_MAX){
  401d12:	e028      	b.n	401d66 <find_image_len+0x6e>
			if(image_buffer[arrSize] == 0xff && image_buffer[arrSize+1] == 0xd8){
  401d14:	4a1f      	ldr	r2, [pc, #124]	; (401d94 <find_image_len+0x9c>)
  401d16:	683b      	ldr	r3, [r7, #0]
  401d18:	4413      	add	r3, r2
  401d1a:	781b      	ldrb	r3, [r3, #0]
  401d1c:	2bff      	cmp	r3, #255	; 0xff
  401d1e:	d10a      	bne.n	401d36 <find_image_len+0x3e>
  401d20:	683b      	ldr	r3, [r7, #0]
  401d22:	3301      	adds	r3, #1
  401d24:	4a1b      	ldr	r2, [pc, #108]	; (401d94 <find_image_len+0x9c>)
  401d26:	5cd3      	ldrb	r3, [r2, r3]
  401d28:	2bd8      	cmp	r3, #216	; 0xd8
  401d2a:	d104      	bne.n	401d36 <find_image_len+0x3e>
				start_of_image = arrSize;
  401d2c:	4a17      	ldr	r2, [pc, #92]	; (401d8c <find_image_len+0x94>)
  401d2e:	683b      	ldr	r3, [r7, #0]
  401d30:	6013      	str	r3, [r2, #0]
				start_exists = 1;
  401d32:	2301      	movs	r3, #1
  401d34:	71fb      	strb	r3, [r7, #7]
			}
			if(image_buffer[arrSize] == 0xff && image_buffer[arrSize+1] == 0xd9 && start_exists == 1){
  401d36:	4a17      	ldr	r2, [pc, #92]	; (401d94 <find_image_len+0x9c>)
  401d38:	683b      	ldr	r3, [r7, #0]
  401d3a:	4413      	add	r3, r2
  401d3c:	781b      	ldrb	r3, [r3, #0]
  401d3e:	2bff      	cmp	r3, #255	; 0xff
  401d40:	d10e      	bne.n	401d60 <find_image_len+0x68>
  401d42:	683b      	ldr	r3, [r7, #0]
  401d44:	3301      	adds	r3, #1
  401d46:	4a13      	ldr	r2, [pc, #76]	; (401d94 <find_image_len+0x9c>)
  401d48:	5cd3      	ldrb	r3, [r2, r3]
  401d4a:	2bd9      	cmp	r3, #217	; 0xd9
  401d4c:	d108      	bne.n	401d60 <find_image_len+0x68>
  401d4e:	79fb      	ldrb	r3, [r7, #7]
  401d50:	2b01      	cmp	r3, #1
  401d52:	d105      	bne.n	401d60 <find_image_len+0x68>
				end_of_image = arrSize+2;
  401d54:	683b      	ldr	r3, [r7, #0]
  401d56:	3302      	adds	r3, #2
  401d58:	4a0d      	ldr	r2, [pc, #52]	; (401d90 <find_image_len+0x98>)
  401d5a:	6013      	str	r3, [r2, #0]
				return 1;
  401d5c:	2301      	movs	r3, #1
  401d5e:	e00f      	b.n	401d80 <find_image_len+0x88>
			}
			arrSize = arrSize + 1;
  401d60:	683b      	ldr	r3, [r7, #0]
  401d62:	3301      	adds	r3, #1
  401d64:	603b      	str	r3, [r7, #0]
		while( arrSize+1 < IMAGE_MAX){
  401d66:	683b      	ldr	r3, [r7, #0]
  401d68:	3301      	adds	r3, #1
  401d6a:	f24c 324f 	movw	r2, #49999	; 0xc34f
  401d6e:	4293      	cmp	r3, r2
  401d70:	d9d0      	bls.n	401d14 <find_image_len+0x1c>
		}
		start_of_image = 0;
  401d72:	4b06      	ldr	r3, [pc, #24]	; (401d8c <find_image_len+0x94>)
  401d74:	2200      	movs	r2, #0
  401d76:	601a      	str	r2, [r3, #0]
		end_of_image = 0;
  401d78:	4b05      	ldr	r3, [pc, #20]	; (401d90 <find_image_len+0x98>)
  401d7a:	2200      	movs	r2, #0
  401d7c:	601a      	str	r2, [r3, #0]
		
		return 0;
  401d7e:	2300      	movs	r3, #0
}
  401d80:	4618      	mov	r0, r3
  401d82:	370c      	adds	r7, #12
  401d84:	46bd      	mov	sp, r7
  401d86:	bc80      	pop	{r7}
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop
  401d8c:	20000ab8 	.word	0x20000ab8
  401d90:	20000ac0 	.word	0x20000ac0
  401d94:	20000ac4 	.word	0x20000ac4

00401d98 <osc_get_rate>:
{
  401d98:	b480      	push	{r7}
  401d9a:	b083      	sub	sp, #12
  401d9c:	af00      	add	r7, sp, #0
  401d9e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401da0:	687b      	ldr	r3, [r7, #4]
  401da2:	2b07      	cmp	r3, #7
  401da4:	d825      	bhi.n	401df2 <osc_get_rate+0x5a>
  401da6:	a201      	add	r2, pc, #4	; (adr r2, 401dac <osc_get_rate+0x14>)
  401da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401dac:	00401dcd 	.word	0x00401dcd
  401db0:	00401dd3 	.word	0x00401dd3
  401db4:	00401dd9 	.word	0x00401dd9
  401db8:	00401ddf 	.word	0x00401ddf
  401dbc:	00401de3 	.word	0x00401de3
  401dc0:	00401de7 	.word	0x00401de7
  401dc4:	00401deb 	.word	0x00401deb
  401dc8:	00401def 	.word	0x00401def
		return OSC_SLCK_32K_RC_HZ;
  401dcc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401dd0:	e010      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401dd6:	e00d      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401dd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ddc:	e00a      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401dde:	4b08      	ldr	r3, [pc, #32]	; (401e00 <osc_get_rate+0x68>)
  401de0:	e008      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401de2:	4b08      	ldr	r3, [pc, #32]	; (401e04 <osc_get_rate+0x6c>)
  401de4:	e006      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401de6:	4b08      	ldr	r3, [pc, #32]	; (401e08 <osc_get_rate+0x70>)
  401de8:	e004      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401dea:	4b07      	ldr	r3, [pc, #28]	; (401e08 <osc_get_rate+0x70>)
  401dec:	e002      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401dee:	4b06      	ldr	r3, [pc, #24]	; (401e08 <osc_get_rate+0x70>)
  401df0:	e000      	b.n	401df4 <osc_get_rate+0x5c>
	return 0;
  401df2:	2300      	movs	r3, #0
}
  401df4:	4618      	mov	r0, r3
  401df6:	370c      	adds	r7, #12
  401df8:	46bd      	mov	sp, r7
  401dfa:	bc80      	pop	{r7}
  401dfc:	4770      	bx	lr
  401dfe:	bf00      	nop
  401e00:	003d0900 	.word	0x003d0900
  401e04:	007a1200 	.word	0x007a1200
  401e08:	00b71b00 	.word	0x00b71b00

00401e0c <sysclk_get_main_hz>:
{
  401e0c:	b580      	push	{r7, lr}
  401e0e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401e10:	2006      	movs	r0, #6
  401e12:	4b04      	ldr	r3, [pc, #16]	; (401e24 <sysclk_get_main_hz+0x18>)
  401e14:	4798      	blx	r3
  401e16:	4602      	mov	r2, r0
  401e18:	4613      	mov	r3, r2
  401e1a:	009b      	lsls	r3, r3, #2
  401e1c:	4413      	add	r3, r2
  401e1e:	009b      	lsls	r3, r3, #2
}
  401e20:	4618      	mov	r0, r3
  401e22:	bd80      	pop	{r7, pc}
  401e24:	00401d99 	.word	0x00401d99

00401e28 <sysclk_get_cpu_hz>:
{
  401e28:	b580      	push	{r7, lr}
  401e2a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e2c:	4b02      	ldr	r3, [pc, #8]	; (401e38 <sysclk_get_cpu_hz+0x10>)
  401e2e:	4798      	blx	r3
  401e30:	4603      	mov	r3, r0
  401e32:	085b      	lsrs	r3, r3, #1
}
  401e34:	4618      	mov	r0, r3
  401e36:	bd80      	pop	{r7, pc}
  401e38:	00401e0d 	.word	0x00401e0d

00401e3c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  401e3c:	b580      	push	{r7, lr}
  401e3e:	b08e      	sub	sp, #56	; 0x38
  401e40:	af00      	add	r7, sp, #0
  401e42:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401e44:	2300      	movs	r3, #0
  401e46:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401e48:	2300      	movs	r3, #0
  401e4a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  401e4c:	2330      	movs	r3, #48	; 0x30
  401e4e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401e52:	230a      	movs	r3, #10
  401e54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401e58:	2301      	movs	r3, #1
  401e5a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  401e5c:	f107 030c 	add.w	r3, r7, #12
  401e60:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401e62:	2301      	movs	r3, #1
  401e64:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e6a:	4619      	mov	r1, r3
  401e6c:	6878      	ldr	r0, [r7, #4]
  401e6e:	4b0e      	ldr	r3, [pc, #56]	; (401ea8 <ov_id+0x6c>)
  401e70:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401e72:	2330      	movs	r3, #48	; 0x30
  401e74:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401e78:	230b      	movs	r3, #11
  401e7a:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  401e7c:	2301      	movs	r3, #1
  401e7e:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  401e80:	f107 0308 	add.w	r3, r7, #8
  401e84:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  401e86:	2301      	movs	r3, #1
  401e88:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  401e8a:	f107 0310 	add.w	r3, r7, #16
  401e8e:	4619      	mov	r1, r3
  401e90:	6878      	ldr	r0, [r7, #4]
  401e92:	4b05      	ldr	r3, [pc, #20]	; (401ea8 <ov_id+0x6c>)
  401e94:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  401e96:	68fb      	ldr	r3, [r7, #12]
  401e98:	021a      	lsls	r2, r3, #8
  401e9a:	68bb      	ldr	r3, [r7, #8]
  401e9c:	4313      	orrs	r3, r2
}
  401e9e:	4618      	mov	r0, r3
  401ea0:	3738      	adds	r7, #56	; 0x38
  401ea2:	46bd      	mov	sp, r7
  401ea4:	bd80      	pop	{r7, pc}
  401ea6:	bf00      	nop
  401ea8:	00401fd5 	.word	0x00401fd5

00401eac <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401eac:	b580      	push	{r7, lr}
  401eae:	b08a      	sub	sp, #40	; 0x28
  401eb0:	af00      	add	r7, sp, #0
  401eb2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401eb4:	2300      	movs	r3, #0
  401eb6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  401eb8:	2300      	movs	r3, #0
  401eba:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401ebc:	231c      	movs	r3, #28
  401ebe:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ec0:	2301      	movs	r3, #1
  401ec2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ec4:	2330      	movs	r3, #48	; 0x30
  401ec6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  401eca:	f107 0310 	add.w	r3, r7, #16
  401ece:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ed0:	2301      	movs	r3, #1
  401ed2:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ed4:	f107 0314 	add.w	r3, r7, #20
  401ed8:	4619      	mov	r1, r3
  401eda:	6878      	ldr	r0, [r7, #4]
  401edc:	4b10      	ldr	r3, [pc, #64]	; (401f20 <ov_manufacturer+0x74>)
  401ede:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401ee0:	231d      	movs	r3, #29
  401ee2:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ee4:	2301      	movs	r3, #1
  401ee6:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ee8:	2330      	movs	r3, #48	; 0x30
  401eea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401eee:	f107 030c 	add.w	r3, r7, #12
  401ef2:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ef4:	2301      	movs	r3, #1
  401ef6:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ef8:	f107 0314 	add.w	r3, r7, #20
  401efc:	4619      	mov	r1, r3
  401efe:	6878      	ldr	r0, [r7, #4]
  401f00:	4b07      	ldr	r3, [pc, #28]	; (401f20 <ov_manufacturer+0x74>)
  401f02:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401f04:	693b      	ldr	r3, [r7, #16]
  401f06:	2b7f      	cmp	r3, #127	; 0x7f
  401f08:	d104      	bne.n	401f14 <ov_manufacturer+0x68>
  401f0a:	68fb      	ldr	r3, [r7, #12]
  401f0c:	2ba2      	cmp	r3, #162	; 0xa2
  401f0e:	d101      	bne.n	401f14 <ov_manufacturer+0x68>
		return 0;
  401f10:	2300      	movs	r3, #0
  401f12:	e000      	b.n	401f16 <ov_manufacturer+0x6a>
	}

	return 1;
  401f14:	2301      	movs	r3, #1
}
  401f16:	4618      	mov	r0, r3
  401f18:	3728      	adds	r7, #40	; 0x28
  401f1a:	46bd      	mov	sp, r7
  401f1c:	bd80      	pop	{r7, pc}
  401f1e:	bf00      	nop
  401f20:	00401fd5 	.word	0x00401fd5

00401f24 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401f24:	b580      	push	{r7, lr}
  401f26:	b08a      	sub	sp, #40	; 0x28
  401f28:	af00      	add	r7, sp, #0
  401f2a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  401f2c:	2300      	movs	r3, #0
  401f2e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401f30:	2300      	movs	r3, #0
  401f32:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401f34:	2300      	movs	r3, #0
  401f36:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401f38:	2301      	movs	r3, #1
  401f3a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f3c:	2301      	movs	r3, #1
  401f3e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f40:	2330      	movs	r3, #48	; 0x30
  401f42:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401f46:	2301      	movs	r3, #1
  401f48:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  401f4a:	f107 030c 	add.w	r3, r7, #12
  401f4e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f50:	f107 0314 	add.w	r3, r7, #20
  401f54:	4619      	mov	r1, r3
  401f56:	6878      	ldr	r0, [r7, #4]
  401f58:	4b1c      	ldr	r3, [pc, #112]	; (401fcc <ov_test_write+0xa8>)
  401f5a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  401f5c:	23ad      	movs	r3, #173	; 0xad
  401f5e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401f60:	f107 0308 	add.w	r3, r7, #8
  401f64:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f66:	f107 0314 	add.w	r3, r7, #20
  401f6a:	4619      	mov	r1, r3
  401f6c:	6878      	ldr	r0, [r7, #4]
  401f6e:	4b18      	ldr	r3, [pc, #96]	; (401fd0 <ov_test_write+0xac>)
  401f70:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f72:	f107 0310 	add.w	r3, r7, #16
  401f76:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f78:	f107 0314 	add.w	r3, r7, #20
  401f7c:	4619      	mov	r1, r3
  401f7e:	6878      	ldr	r0, [r7, #4]
  401f80:	4b12      	ldr	r3, [pc, #72]	; (401fcc <ov_test_write+0xa8>)
  401f82:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  401f84:	693a      	ldr	r2, [r7, #16]
  401f86:	68bb      	ldr	r3, [r7, #8]
  401f88:	429a      	cmp	r2, r3
  401f8a:	d001      	beq.n	401f90 <ov_test_write+0x6c>
		return 1;
  401f8c:	2301      	movs	r3, #1
  401f8e:	e018      	b.n	401fc2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401f90:	f107 030c 	add.w	r3, r7, #12
  401f94:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f96:	f107 0314 	add.w	r3, r7, #20
  401f9a:	4619      	mov	r1, r3
  401f9c:	6878      	ldr	r0, [r7, #4]
  401f9e:	4b0c      	ldr	r3, [pc, #48]	; (401fd0 <ov_test_write+0xac>)
  401fa0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401fa2:	f107 0310 	add.w	r3, r7, #16
  401fa6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401fa8:	f107 0314 	add.w	r3, r7, #20
  401fac:	4619      	mov	r1, r3
  401fae:	6878      	ldr	r0, [r7, #4]
  401fb0:	4b06      	ldr	r3, [pc, #24]	; (401fcc <ov_test_write+0xa8>)
  401fb2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401fb4:	693a      	ldr	r2, [r7, #16]
  401fb6:	68fb      	ldr	r3, [r7, #12]
  401fb8:	429a      	cmp	r2, r3
  401fba:	d001      	beq.n	401fc0 <ov_test_write+0x9c>
		return 1;
  401fbc:	2301      	movs	r3, #1
  401fbe:	e000      	b.n	401fc2 <ov_test_write+0x9e>
	}

	return 0;
  401fc0:	2300      	movs	r3, #0
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	3728      	adds	r7, #40	; 0x28
  401fc6:	46bd      	mov	sp, r7
  401fc8:	bd80      	pop	{r7, pc}
  401fca:	bf00      	nop
  401fcc:	00401fd5 	.word	0x00401fd5
  401fd0:	00401ff9 	.word	0x00401ff9

00401fd4 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401fd4:	b580      	push	{r7, lr}
  401fd6:	b084      	sub	sp, #16
  401fd8:	af00      	add	r7, sp, #0
  401fda:	6078      	str	r0, [r7, #4]
  401fdc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401fde:	6839      	ldr	r1, [r7, #0]
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b04      	ldr	r3, [pc, #16]	; (401ff4 <ov_read_reg+0x20>)
  401fe4:	4798      	blx	r3
  401fe6:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401fe8:	68fb      	ldr	r3, [r7, #12]
}
  401fea:	4618      	mov	r0, r3
  401fec:	3710      	adds	r7, #16
  401fee:	46bd      	mov	sp, r7
  401ff0:	bd80      	pop	{r7, pc}
  401ff2:	bf00      	nop
  401ff4:	004011dd 	.word	0x004011dd

00401ff8 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401ff8:	b580      	push	{r7, lr}
  401ffa:	b084      	sub	sp, #16
  401ffc:	af00      	add	r7, sp, #0
  401ffe:	6078      	str	r0, [r7, #4]
  402000:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  402002:	6839      	ldr	r1, [r7, #0]
  402004:	6878      	ldr	r0, [r7, #4]
  402006:	4b04      	ldr	r3, [pc, #16]	; (402018 <ov_write_reg+0x20>)
  402008:	4798      	blx	r3
  40200a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40200c:	68fb      	ldr	r3, [r7, #12]
}
  40200e:	4618      	mov	r0, r3
  402010:	3710      	adds	r7, #16
  402012:	46bd      	mov	sp, r7
  402014:	bd80      	pop	{r7, pc}
  402016:	bf00      	nop
  402018:	004012e9 	.word	0x004012e9

0040201c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40201c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402020:	b08a      	sub	sp, #40	; 0x28
  402022:	af00      	add	r7, sp, #0
  402024:	6078      	str	r0, [r7, #4]
  402026:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  402028:	2300      	movs	r3, #0
  40202a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40202c:	683b      	ldr	r3, [r7, #0]
  40202e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  402030:	e048      	b.n	4020c4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  402032:	6a3b      	ldr	r3, [r7, #32]
  402034:	781b      	ldrb	r3, [r3, #0]
  402036:	2bfe      	cmp	r3, #254	; 0xfe
  402038:	d126      	bne.n	402088 <ov_write_regs+0x6c>
			delay_ms(5);
  40203a:	4b29      	ldr	r3, [pc, #164]	; (4020e0 <ov_write_regs+0xc4>)
  40203c:	4798      	blx	r3
  40203e:	4603      	mov	r3, r0
  402040:	4619      	mov	r1, r3
  402042:	f04f 0200 	mov.w	r2, #0
  402046:	460b      	mov	r3, r1
  402048:	4614      	mov	r4, r2
  40204a:	00a6      	lsls	r6, r4, #2
  40204c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402050:	009d      	lsls	r5, r3, #2
  402052:	462b      	mov	r3, r5
  402054:	4634      	mov	r4, r6
  402056:	185b      	adds	r3, r3, r1
  402058:	eb44 0402 	adc.w	r4, r4, r2
  40205c:	f243 61af 	movw	r1, #13999	; 0x36af
  402060:	f04f 0200 	mov.w	r2, #0
  402064:	eb13 0b01 	adds.w	fp, r3, r1
  402068:	eb44 0c02 	adc.w	ip, r4, r2
  40206c:	4658      	mov	r0, fp
  40206e:	4661      	mov	r1, ip
  402070:	4c1c      	ldr	r4, [pc, #112]	; (4020e4 <ov_write_regs+0xc8>)
  402072:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402076:	f04f 0300 	mov.w	r3, #0
  40207a:	47a0      	blx	r4
  40207c:	4603      	mov	r3, r0
  40207e:	460c      	mov	r4, r1
  402080:	4618      	mov	r0, r3
  402082:	4b19      	ldr	r3, [pc, #100]	; (4020e8 <ov_write_regs+0xcc>)
  402084:	4798      	blx	r3
  402086:	e01a      	b.n	4020be <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  402088:	6a3b      	ldr	r3, [r7, #32]
  40208a:	781b      	ldrb	r3, [r3, #0]
  40208c:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  40208e:	2301      	movs	r3, #1
  402090:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  402092:	2330      	movs	r3, #48	; 0x30
  402094:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  402096:	2301      	movs	r3, #1
  402098:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  40209a:	6a3b      	ldr	r3, [r7, #32]
  40209c:	3301      	adds	r3, #1
  40209e:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4020a0:	f107 0308 	add.w	r3, r7, #8
  4020a4:	4619      	mov	r1, r3
  4020a6:	6878      	ldr	r0, [r7, #4]
  4020a8:	4b10      	ldr	r3, [pc, #64]	; (4020ec <ov_write_regs+0xd0>)
  4020aa:	4798      	blx	r3
  4020ac:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4020b0:	3301      	adds	r3, #1
  4020b2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4020b4:	69fb      	ldr	r3, [r7, #28]
  4020b6:	2b08      	cmp	r3, #8
  4020b8:	d101      	bne.n	4020be <ov_write_regs+0xa2>
				return ul_err;
  4020ba:	69fb      	ldr	r3, [r7, #28]
  4020bc:	e00b      	b.n	4020d6 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4020be:	6a3b      	ldr	r3, [r7, #32]
  4020c0:	3302      	adds	r3, #2
  4020c2:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020c4:	6a3b      	ldr	r3, [r7, #32]
  4020c6:	781b      	ldrb	r3, [r3, #0]
  4020c8:	2bff      	cmp	r3, #255	; 0xff
  4020ca:	d1b2      	bne.n	402032 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4020cc:	6a3b      	ldr	r3, [r7, #32]
  4020ce:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020d0:	2bff      	cmp	r3, #255	; 0xff
  4020d2:	d1ae      	bne.n	402032 <ov_write_regs+0x16>
	}
	return 0;
  4020d4:	2300      	movs	r3, #0
}
  4020d6:	4618      	mov	r0, r3
  4020d8:	3728      	adds	r7, #40	; 0x28
  4020da:	46bd      	mov	sp, r7
  4020dc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  4020e0:	00401e29 	.word	0x00401e29
  4020e4:	004034f1 	.word	0x004034f1
  4020e8:	20000001 	.word	0x20000001
  4020ec:	00401ff9 	.word	0x00401ff9

004020f0 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  4020f0:	b580      	push	{r7, lr}
  4020f2:	b08a      	sub	sp, #40	; 0x28
  4020f4:	af00      	add	r7, sp, #0
  4020f6:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  4020f8:	2301      	movs	r3, #1
  4020fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  4020fe:	f107 030c 	add.w	r3, r7, #12
  402102:	2200      	movs	r2, #0
  402104:	601a      	str	r2, [r3, #0]
  402106:	605a      	str	r2, [r3, #4]
  402108:	609a      	str	r2, [r3, #8]
  40210a:	60da      	str	r2, [r3, #12]
  40210c:	611a      	str	r2, [r3, #16]
  40210e:	23ff      	movs	r3, #255	; 0xff
  402110:	733b      	strb	r3, [r7, #12]
  402112:	2301      	movs	r3, #1
  402114:	613b      	str	r3, [r7, #16]
  402116:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40211a:	617b      	str	r3, [r7, #20]
  40211c:	2301      	movs	r3, #1
  40211e:	61bb      	str	r3, [r7, #24]
  402120:	2330      	movs	r3, #48	; 0x30
  402122:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  402124:	f107 030c 	add.w	r3, r7, #12
  402128:	4619      	mov	r1, r3
  40212a:	6878      	ldr	r0, [r7, #4]
  40212c:	4b0f      	ldr	r3, [pc, #60]	; (40216c <ov_init+0x7c>)
  40212e:	4798      	blx	r3
	
	
	uint32_t ul_id = 0;
  402130:	2300      	movs	r3, #0
  402132:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  402134:	6878      	ldr	r0, [r7, #4]
  402136:	4b0e      	ldr	r3, [pc, #56]	; (402170 <ov_init+0x80>)
  402138:	4798      	blx	r3
  40213a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40213e:	0a1b      	lsrs	r3, r3, #8
  402140:	b2db      	uxtb	r3, r3
  402142:	2b26      	cmp	r3, #38	; 0x26
  402144:	d10d      	bne.n	402162 <ov_init+0x72>
		if (ov_manufacturer( p_twi ) == 0) {
  402146:	6878      	ldr	r0, [r7, #4]
  402148:	4b0a      	ldr	r3, [pc, #40]	; (402174 <ov_init+0x84>)
  40214a:	4798      	blx	r3
  40214c:	4603      	mov	r3, r0
  40214e:	2b00      	cmp	r3, #0
  402150:	d107      	bne.n	402162 <ov_init+0x72>
			if (ov_test_write( p_twi ) == 0) {
  402152:	6878      	ldr	r0, [r7, #4]
  402154:	4b08      	ldr	r3, [pc, #32]	; (402178 <ov_init+0x88>)
  402156:	4798      	blx	r3
  402158:	4603      	mov	r3, r0
  40215a:	2b00      	cmp	r3, #0
  40215c:	d101      	bne.n	402162 <ov_init+0x72>
				return 0;
  40215e:	2300      	movs	r3, #0
  402160:	e000      	b.n	402164 <ov_init+0x74>
			}
		}
	}
	
	return 1;
  402162:	2301      	movs	r3, #1
}
  402164:	4618      	mov	r0, r3
  402166:	3728      	adds	r7, #40	; 0x28
  402168:	46bd      	mov	sp, r7
  40216a:	bd80      	pop	{r7, pc}
  40216c:	00401ff9 	.word	0x00401ff9
  402170:	00401e3d 	.word	0x00401e3d
  402174:	00401ead 	.word	0x00401ead
  402178:	00401f25 	.word	0x00401f25

0040217c <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  40217c:	b580      	push	{r7, lr}
  40217e:	b084      	sub	sp, #16
  402180:	af00      	add	r7, sp, #0
  402182:	6078      	str	r0, [r7, #4]
  402184:	460b      	mov	r3, r1
  402186:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  402188:	2300      	movs	r3, #0
  40218a:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  40218c:	78fb      	ldrb	r3, [r7, #3]
  40218e:	2b11      	cmp	r3, #17
  402190:	d85c      	bhi.n	40224c <ov_configure+0xd0>
  402192:	a201      	add	r2, pc, #4	; (adr r2, 402198 <ov_configure+0x1c>)
  402194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402198:	004021e1 	.word	0x004021e1
  40219c:	004021e7 	.word	0x004021e7
  4021a0:	004021ed 	.word	0x004021ed
  4021a4:	004021f3 	.word	0x004021f3
  4021a8:	004021f9 	.word	0x004021f9
  4021ac:	004021ff 	.word	0x004021ff
  4021b0:	00402205 	.word	0x00402205
  4021b4:	0040220b 	.word	0x0040220b
  4021b8:	00402211 	.word	0x00402211
  4021bc:	00402217 	.word	0x00402217
  4021c0:	0040221d 	.word	0x0040221d
  4021c4:	00402223 	.word	0x00402223
  4021c8:	00402229 	.word	0x00402229
  4021cc:	0040222f 	.word	0x0040222f
  4021d0:	00402235 	.word	0x00402235
  4021d4:	0040223b 	.word	0x0040223b
  4021d8:	00402241 	.word	0x00402241
  4021dc:	00402247 	.word	0x00402247
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  4021e0:	4b22      	ldr	r3, [pc, #136]	; (40226c <ov_configure+0xf0>)
  4021e2:	60fb      	str	r3, [r7, #12]
		break;
  4021e4:	e033      	b.n	40224e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  4021e6:	4b22      	ldr	r3, [pc, #136]	; (402270 <ov_configure+0xf4>)
  4021e8:	60fb      	str	r3, [r7, #12]
		break;
  4021ea:	e030      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  4021ec:	4b21      	ldr	r3, [pc, #132]	; (402274 <ov_configure+0xf8>)
  4021ee:	60fb      	str	r3, [r7, #12]
		break;
  4021f0:	e02d      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  4021f2:	4b21      	ldr	r3, [pc, #132]	; (402278 <ov_configure+0xfc>)
  4021f4:	60fb      	str	r3, [r7, #12]
		break;
  4021f6:	e02a      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  4021f8:	4b20      	ldr	r3, [pc, #128]	; (40227c <ov_configure+0x100>)
  4021fa:	60fb      	str	r3, [r7, #12]
		break;
  4021fc:	e027      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  4021fe:	4b20      	ldr	r3, [pc, #128]	; (402280 <ov_configure+0x104>)
  402200:	60fb      	str	r3, [r7, #12]
		break;
  402202:	e024      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  402204:	4b1f      	ldr	r3, [pc, #124]	; (402284 <ov_configure+0x108>)
  402206:	60fb      	str	r3, [r7, #12]
		break;
  402208:	e021      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40220a:	4b1f      	ldr	r3, [pc, #124]	; (402288 <ov_configure+0x10c>)
  40220c:	60fb      	str	r3, [r7, #12]
		break;
  40220e:	e01e      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  402210:	4b1e      	ldr	r3, [pc, #120]	; (40228c <ov_configure+0x110>)
  402212:	60fb      	str	r3, [r7, #12]
		break;
  402214:	e01b      	b.n	40224e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  402216:	4b1e      	ldr	r3, [pc, #120]	; (402290 <ov_configure+0x114>)
  402218:	60fb      	str	r3, [r7, #12]
		break;
  40221a:	e018      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40221c:	4b1d      	ldr	r3, [pc, #116]	; (402294 <ov_configure+0x118>)
  40221e:	60fb      	str	r3, [r7, #12]
		break;
  402220:	e015      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  402222:	4b1d      	ldr	r3, [pc, #116]	; (402298 <ov_configure+0x11c>)
  402224:	60fb      	str	r3, [r7, #12]
		break;
  402226:	e012      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  402228:	4b1c      	ldr	r3, [pc, #112]	; (40229c <ov_configure+0x120>)
  40222a:	60fb      	str	r3, [r7, #12]
		break;
  40222c:	e00f      	b.n	40224e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40222e:	4b1c      	ldr	r3, [pc, #112]	; (4022a0 <ov_configure+0x124>)
  402230:	60fb      	str	r3, [r7, #12]
		break;
  402232:	e00c      	b.n	40224e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  402234:	4b1b      	ldr	r3, [pc, #108]	; (4022a4 <ov_configure+0x128>)
  402236:	60fb      	str	r3, [r7, #12]
		break;
  402238:	e009      	b.n	40224e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40223a:	4b1b      	ldr	r3, [pc, #108]	; (4022a8 <ov_configure+0x12c>)
  40223c:	60fb      	str	r3, [r7, #12]
		break;
  40223e:	e006      	b.n	40224e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  402240:	4b1a      	ldr	r3, [pc, #104]	; (4022ac <ov_configure+0x130>)
  402242:	60fb      	str	r3, [r7, #12]
		break;
  402244:	e003      	b.n	40224e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  402246:	4b1a      	ldr	r3, [pc, #104]	; (4022b0 <ov_configure+0x134>)
  402248:	60fb      	str	r3, [r7, #12]
		break;
  40224a:	e000      	b.n	40224e <ov_configure+0xd2>

	default:
		break;
  40224c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40224e:	68fb      	ldr	r3, [r7, #12]
  402250:	2b00      	cmp	r3, #0
  402252:	d005      	beq.n	402260 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  402254:	68f9      	ldr	r1, [r7, #12]
  402256:	6878      	ldr	r0, [r7, #4]
  402258:	4b16      	ldr	r3, [pc, #88]	; (4022b4 <ov_configure+0x138>)
  40225a:	4798      	blx	r3
		return 0;
  40225c:	2300      	movs	r3, #0
  40225e:	e000      	b.n	402262 <ov_configure+0xe6>
	}

	return 1;
  402260:	2301      	movs	r3, #1
}
  402262:	4618      	mov	r0, r3
  402264:	3710      	adds	r7, #16
  402266:	46bd      	mov	sp, r7
  402268:	bd80      	pop	{r7, pc}
  40226a:	bf00      	nop
  40226c:	004083c4 	.word	0x004083c4
  402270:	00408544 	.word	0x00408544
  402274:	00408558 	.word	0x00408558
  402278:	0040856c 	.word	0x0040856c
  40227c:	004085bc 	.word	0x004085bc
  402280:	00408610 	.word	0x00408610
  402284:	00408664 	.word	0x00408664
  402288:	004086b4 	.word	0x004086b4
  40228c:	00408708 	.word	0x00408708
  402290:	0040875c 	.word	0x0040875c
  402294:	0040884c 	.word	0x0040884c
  402298:	0040893c 	.word	0x0040893c
  40229c:	00408a2c 	.word	0x00408a2c
  4022a0:	00408b1c 	.word	0x00408b1c
  4022a4:	00408c10 	.word	0x00408c10
  4022a8:	00408d04 	.word	0x00408d04
  4022ac:	00408df8 	.word	0x00408df8
  4022b0:	00408eec 	.word	0x00408eec
  4022b4:	0040201d 	.word	0x0040201d

004022b8 <__NVIC_EnableIRQ>:
{
  4022b8:	b480      	push	{r7}
  4022ba:	b083      	sub	sp, #12
  4022bc:	af00      	add	r7, sp, #0
  4022be:	4603      	mov	r3, r0
  4022c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022c6:	2b00      	cmp	r3, #0
  4022c8:	db0b      	blt.n	4022e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4022ca:	4908      	ldr	r1, [pc, #32]	; (4022ec <__NVIC_EnableIRQ+0x34>)
  4022cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022d0:	095b      	lsrs	r3, r3, #5
  4022d2:	79fa      	ldrb	r2, [r7, #7]
  4022d4:	f002 021f 	and.w	r2, r2, #31
  4022d8:	2001      	movs	r0, #1
  4022da:	fa00 f202 	lsl.w	r2, r0, r2
  4022de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4022e2:	bf00      	nop
  4022e4:	370c      	adds	r7, #12
  4022e6:	46bd      	mov	sp, r7
  4022e8:	bc80      	pop	{r7}
  4022ea:	4770      	bx	lr
  4022ec:	e000e100 	.word	0xe000e100

004022f0 <osc_get_rate>:
{
  4022f0:	b480      	push	{r7}
  4022f2:	b083      	sub	sp, #12
  4022f4:	af00      	add	r7, sp, #0
  4022f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4022f8:	687b      	ldr	r3, [r7, #4]
  4022fa:	2b07      	cmp	r3, #7
  4022fc:	d825      	bhi.n	40234a <osc_get_rate+0x5a>
  4022fe:	a201      	add	r2, pc, #4	; (adr r2, 402304 <osc_get_rate+0x14>)
  402300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402304:	00402325 	.word	0x00402325
  402308:	0040232b 	.word	0x0040232b
  40230c:	00402331 	.word	0x00402331
  402310:	00402337 	.word	0x00402337
  402314:	0040233b 	.word	0x0040233b
  402318:	0040233f 	.word	0x0040233f
  40231c:	00402343 	.word	0x00402343
  402320:	00402347 	.word	0x00402347
		return OSC_SLCK_32K_RC_HZ;
  402324:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402328:	e010      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40232a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40232e:	e00d      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402330:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402334:	e00a      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402336:	4b08      	ldr	r3, [pc, #32]	; (402358 <osc_get_rate+0x68>)
  402338:	e008      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40233a:	4b08      	ldr	r3, [pc, #32]	; (40235c <osc_get_rate+0x6c>)
  40233c:	e006      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40233e:	4b08      	ldr	r3, [pc, #32]	; (402360 <osc_get_rate+0x70>)
  402340:	e004      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402342:	4b07      	ldr	r3, [pc, #28]	; (402360 <osc_get_rate+0x70>)
  402344:	e002      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402346:	4b06      	ldr	r3, [pc, #24]	; (402360 <osc_get_rate+0x70>)
  402348:	e000      	b.n	40234c <osc_get_rate+0x5c>
	return 0;
  40234a:	2300      	movs	r3, #0
}
  40234c:	4618      	mov	r0, r3
  40234e:	370c      	adds	r7, #12
  402350:	46bd      	mov	sp, r7
  402352:	bc80      	pop	{r7}
  402354:	4770      	bx	lr
  402356:	bf00      	nop
  402358:	003d0900 	.word	0x003d0900
  40235c:	007a1200 	.word	0x007a1200
  402360:	00b71b00 	.word	0x00b71b00

00402364 <sysclk_get_main_hz>:
{
  402364:	b580      	push	{r7, lr}
  402366:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402368:	2006      	movs	r0, #6
  40236a:	4b04      	ldr	r3, [pc, #16]	; (40237c <sysclk_get_main_hz+0x18>)
  40236c:	4798      	blx	r3
  40236e:	4602      	mov	r2, r0
  402370:	4613      	mov	r3, r2
  402372:	009b      	lsls	r3, r3, #2
  402374:	4413      	add	r3, r2
  402376:	009b      	lsls	r3, r3, #2
}
  402378:	4618      	mov	r0, r3
  40237a:	bd80      	pop	{r7, pc}
  40237c:	004022f1 	.word	0x004022f1

00402380 <sysclk_get_cpu_hz>:
{
  402380:	b580      	push	{r7, lr}
  402382:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402384:	4b02      	ldr	r3, [pc, #8]	; (402390 <sysclk_get_cpu_hz+0x10>)
  402386:	4798      	blx	r3
  402388:	4603      	mov	r3, r0
  40238a:	085b      	lsrs	r3, r3, #1
}
  40238c:	4618      	mov	r0, r3
  40238e:	bd80      	pop	{r7, pc}
  402390:	00402365 	.word	0x00402365

00402394 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  402394:	b580      	push	{r7, lr}
  402396:	b082      	sub	sp, #8
  402398:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  40239a:	2100      	movs	r1, #0
  40239c:	4809      	ldr	r0, [pc, #36]	; (4023c4 <TC0_Handler+0x30>)
  40239e:	4b0a      	ldr	r3, [pc, #40]	; (4023c8 <TC0_Handler+0x34>)
  4023a0:	4798      	blx	r3
  4023a2:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4023a4:	687b      	ldr	r3, [r7, #4]
  4023a6:	f003 0310 	and.w	r3, r3, #16
  4023aa:	2b00      	cmp	r3, #0
  4023ac:	d006      	beq.n	4023bc <TC0_Handler+0x28>
		counts++;
  4023ae:	4b07      	ldr	r3, [pc, #28]	; (4023cc <TC0_Handler+0x38>)
  4023b0:	781b      	ldrb	r3, [r3, #0]
  4023b2:	b2db      	uxtb	r3, r3
  4023b4:	3301      	adds	r3, #1
  4023b6:	b2da      	uxtb	r2, r3
  4023b8:	4b04      	ldr	r3, [pc, #16]	; (4023cc <TC0_Handler+0x38>)
  4023ba:	701a      	strb	r2, [r3, #0]
	}
}
  4023bc:	bf00      	nop
  4023be:	3708      	adds	r7, #8
  4023c0:	46bd      	mov	sp, r7
  4023c2:	bd80      	pop	{r7, pc}
  4023c4:	40010000 	.word	0x40010000
  4023c8:	00400f3f 	.word	0x00400f3f
  4023cc:	20000a74 	.word	0x20000a74

004023d0 <configure_tc>:

void configure_tc(void)
{
  4023d0:	b590      	push	{r4, r7, lr}
  4023d2:	b087      	sub	sp, #28
  4023d4:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  4023d6:	4b18      	ldr	r3, [pc, #96]	; (402438 <configure_tc+0x68>)
  4023d8:	4798      	blx	r3
  4023da:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4023dc:	2017      	movs	r0, #23
  4023de:	4b17      	ldr	r3, [pc, #92]	; (40243c <configure_tc+0x6c>)
  4023e0:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4023e2:	1d39      	adds	r1, r7, #4
  4023e4:	f107 0208 	add.w	r2, r7, #8
  4023e8:	68fb      	ldr	r3, [r7, #12]
  4023ea:	9300      	str	r3, [sp, #0]
  4023ec:	460b      	mov	r3, r1
  4023ee:	68f9      	ldr	r1, [r7, #12]
  4023f0:	2001      	movs	r0, #1
  4023f2:	4c13      	ldr	r4, [pc, #76]	; (402440 <configure_tc+0x70>)
  4023f4:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4023f6:	687b      	ldr	r3, [r7, #4]
  4023f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4023fc:	461a      	mov	r2, r3
  4023fe:	2100      	movs	r1, #0
  402400:	4810      	ldr	r0, [pc, #64]	; (402444 <configure_tc+0x74>)
  402402:	4b11      	ldr	r3, [pc, #68]	; (402448 <configure_tc+0x78>)
  402404:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  402406:	68bb      	ldr	r3, [r7, #8]
  402408:	68fa      	ldr	r2, [r7, #12]
  40240a:	fbb2 f3f3 	udiv	r3, r2, r3
  40240e:	461a      	mov	r2, r3
  402410:	2100      	movs	r1, #0
  402412:	480c      	ldr	r0, [pc, #48]	; (402444 <configure_tc+0x74>)
  402414:	4b0d      	ldr	r3, [pc, #52]	; (40244c <configure_tc+0x7c>)
  402416:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  402418:	2017      	movs	r0, #23
  40241a:	4b0d      	ldr	r3, [pc, #52]	; (402450 <configure_tc+0x80>)
  40241c:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40241e:	2210      	movs	r2, #16
  402420:	2100      	movs	r1, #0
  402422:	4808      	ldr	r0, [pc, #32]	; (402444 <configure_tc+0x74>)
  402424:	4b0b      	ldr	r3, [pc, #44]	; (402454 <configure_tc+0x84>)
  402426:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  402428:	2100      	movs	r1, #0
  40242a:	4806      	ldr	r0, [pc, #24]	; (402444 <configure_tc+0x74>)
  40242c:	4b0a      	ldr	r3, [pc, #40]	; (402458 <configure_tc+0x88>)
  40242e:	4798      	blx	r3
  402430:	bf00      	nop
  402432:	3714      	adds	r7, #20
  402434:	46bd      	mov	sp, r7
  402436:	bd90      	pop	{r4, r7, pc}
  402438:	00402381 	.word	0x00402381
  40243c:	00400e1d 	.word	0x00400e1d
  402440:	00400f61 	.word	0x00400f61
  402444:	40010000 	.word	0x40010000
  402448:	00400e9d 	.word	0x00400e9d
  40244c:	00400ef5 	.word	0x00400ef5
  402450:	004022b9 	.word	0x004022b9
  402454:	00400f19 	.word	0x00400f19
  402458:	00400ed5 	.word	0x00400ed5

0040245c <__NVIC_EnableIRQ>:
{
  40245c:	b480      	push	{r7}
  40245e:	b083      	sub	sp, #12
  402460:	af00      	add	r7, sp, #0
  402462:	4603      	mov	r3, r0
  402464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402466:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40246a:	2b00      	cmp	r3, #0
  40246c:	db0b      	blt.n	402486 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40246e:	4908      	ldr	r1, [pc, #32]	; (402490 <__NVIC_EnableIRQ+0x34>)
  402470:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402474:	095b      	lsrs	r3, r3, #5
  402476:	79fa      	ldrb	r2, [r7, #7]
  402478:	f002 021f 	and.w	r2, r2, #31
  40247c:	2001      	movs	r0, #1
  40247e:	fa00 f202 	lsl.w	r2, r0, r2
  402482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402486:	bf00      	nop
  402488:	370c      	adds	r7, #12
  40248a:	46bd      	mov	sp, r7
  40248c:	bc80      	pop	{r7}
  40248e:	4770      	bx	lr
  402490:	e000e100 	.word	0xe000e100

00402494 <osc_get_rate>:
{
  402494:	b480      	push	{r7}
  402496:	b083      	sub	sp, #12
  402498:	af00      	add	r7, sp, #0
  40249a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40249c:	687b      	ldr	r3, [r7, #4]
  40249e:	2b07      	cmp	r3, #7
  4024a0:	d825      	bhi.n	4024ee <osc_get_rate+0x5a>
  4024a2:	a201      	add	r2, pc, #4	; (adr r2, 4024a8 <osc_get_rate+0x14>)
  4024a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024a8:	004024c9 	.word	0x004024c9
  4024ac:	004024cf 	.word	0x004024cf
  4024b0:	004024d5 	.word	0x004024d5
  4024b4:	004024db 	.word	0x004024db
  4024b8:	004024df 	.word	0x004024df
  4024bc:	004024e3 	.word	0x004024e3
  4024c0:	004024e7 	.word	0x004024e7
  4024c4:	004024eb 	.word	0x004024eb
		return OSC_SLCK_32K_RC_HZ;
  4024c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024cc:	e010      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4024ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024d2:	e00d      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4024d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024d8:	e00a      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4024da:	4b08      	ldr	r3, [pc, #32]	; (4024fc <osc_get_rate+0x68>)
  4024dc:	e008      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4024de:	4b08      	ldr	r3, [pc, #32]	; (402500 <osc_get_rate+0x6c>)
  4024e0:	e006      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4024e2:	4b08      	ldr	r3, [pc, #32]	; (402504 <osc_get_rate+0x70>)
  4024e4:	e004      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4024e6:	4b07      	ldr	r3, [pc, #28]	; (402504 <osc_get_rate+0x70>)
  4024e8:	e002      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4024ea:	4b06      	ldr	r3, [pc, #24]	; (402504 <osc_get_rate+0x70>)
  4024ec:	e000      	b.n	4024f0 <osc_get_rate+0x5c>
	return 0;
  4024ee:	2300      	movs	r3, #0
}
  4024f0:	4618      	mov	r0, r3
  4024f2:	370c      	adds	r7, #12
  4024f4:	46bd      	mov	sp, r7
  4024f6:	bc80      	pop	{r7}
  4024f8:	4770      	bx	lr
  4024fa:	bf00      	nop
  4024fc:	003d0900 	.word	0x003d0900
  402500:	007a1200 	.word	0x007a1200
  402504:	00b71b00 	.word	0x00b71b00

00402508 <sysclk_get_main_hz>:
{
  402508:	b580      	push	{r7, lr}
  40250a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40250c:	2006      	movs	r0, #6
  40250e:	4b04      	ldr	r3, [pc, #16]	; (402520 <sysclk_get_main_hz+0x18>)
  402510:	4798      	blx	r3
  402512:	4602      	mov	r2, r0
  402514:	4613      	mov	r3, r2
  402516:	009b      	lsls	r3, r3, #2
  402518:	4413      	add	r3, r2
  40251a:	009b      	lsls	r3, r3, #2
}
  40251c:	4618      	mov	r0, r3
  40251e:	bd80      	pop	{r7, pc}
  402520:	00402495 	.word	0x00402495

00402524 <sysclk_get_cpu_hz>:
{
  402524:	b580      	push	{r7, lr}
  402526:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402528:	4b02      	ldr	r3, [pc, #8]	; (402534 <sysclk_get_cpu_hz+0x10>)
  40252a:	4798      	blx	r3
  40252c:	4603      	mov	r3, r0
  40252e:	085b      	lsrs	r3, r3, #1
}
  402530:	4618      	mov	r0, r3
  402532:	bd80      	pop	{r7, pc}
  402534:	00402509 	.word	0x00402509

00402538 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402538:	b580      	push	{r7, lr}
  40253a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40253c:	4b02      	ldr	r3, [pc, #8]	; (402548 <sysclk_get_peripheral_hz+0x10>)
  40253e:	4798      	blx	r3
  402540:	4603      	mov	r3, r0
  402542:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402544:	4618      	mov	r0, r3
  402546:	bd80      	pop	{r7, pc}
  402548:	00402509 	.word	0x00402509

0040254c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40254c:	b580      	push	{r7, lr}
  40254e:	b082      	sub	sp, #8
  402550:	af00      	add	r7, sp, #0
  402552:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402554:	6878      	ldr	r0, [r7, #4]
  402556:	4b03      	ldr	r3, [pc, #12]	; (402564 <sysclk_enable_peripheral_clock+0x18>)
  402558:	4798      	blx	r3
}
  40255a:	bf00      	nop
  40255c:	3708      	adds	r7, #8
  40255e:	46bd      	mov	sp, r7
  402560:	bd80      	pop	{r7, pc}
  402562:	bf00      	nop
  402564:	00400e1d 	.word	0x00400e1d

00402568 <USART0_Handler>:
volatile uint32_t image_length=0;
volatile uint32_t start_image_transfer = 0;
volatile uint32_t wait_flag = 0;

void USART_Handler(void)
{
  402568:	b580      	push	{r7, lr}
  40256a:	b082      	sub	sp, #8
  40256c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read USART status. */
	ul_status = usart_get_status(WIFI_USART);
  40256e:	480b      	ldr	r0, [pc, #44]	; (40259c <USART0_Handler+0x34>)
  402570:	4b0b      	ldr	r3, [pc, #44]	; (4025a0 <USART0_Handler+0x38>)
  402572:	4798      	blx	r3
  402574:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF) {
  402576:	687b      	ldr	r3, [r7, #4]
  402578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40257c:	2b00      	cmp	r3, #0
  40257e:	d009      	beq.n	402594 <USART0_Handler+0x2c>
		usart_read(WIFI_USART, &received_byte_wifi);
  402580:	4908      	ldr	r1, [pc, #32]	; (4025a4 <USART0_Handler+0x3c>)
  402582:	4806      	ldr	r0, [pc, #24]	; (40259c <USART0_Handler+0x34>)
  402584:	4b08      	ldr	r3, [pc, #32]	; (4025a8 <USART0_Handler+0x40>)
  402586:	4798      	blx	r3
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  402588:	4b06      	ldr	r3, [pc, #24]	; (4025a4 <USART0_Handler+0x3c>)
  40258a:	681b      	ldr	r3, [r3, #0]
  40258c:	b2db      	uxtb	r3, r3
  40258e:	4618      	mov	r0, r3
  402590:	4b06      	ldr	r3, [pc, #24]	; (4025ac <USART0_Handler+0x44>)
  402592:	4798      	blx	r3
	}
}
  402594:	bf00      	nop
  402596:	3708      	adds	r7, #8
  402598:	46bd      	mov	sp, r7
  40259a:	bd80      	pop	{r7, pc}
  40259c:	40024000 	.word	0x40024000
  4025a0:	00401621 	.word	0x00401621
  4025a4:	20000a58 	.word	0x20000a58
  4025a8:	004016e5 	.word	0x004016e5
  4025ac:	0040297d 	.word	0x0040297d

004025b0 <wifi_command_response_handler>:

void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask)
{
  4025b0:	b580      	push	{r7, lr}
  4025b2:	b084      	sub	sp, #16
  4025b4:	af00      	add	r7, sp, #0
  4025b6:	6078      	str	r0, [r7, #4]
  4025b8:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	process_data_wifi();
  4025ba:	4b0d      	ldr	r3, [pc, #52]	; (4025f0 <wifi_command_response_handler+0x40>)
  4025bc:	4798      	blx	r3
	wifi_comm_success = true;
  4025be:	4b0d      	ldr	r3, [pc, #52]	; (4025f4 <wifi_command_response_handler+0x44>)
  4025c0:	2201      	movs	r2, #1
  4025c2:	601a      	str	r2, [r3, #0]
	for (int jj = 0;jj<1000;jj++) {
  4025c4:	2300      	movs	r3, #0
  4025c6:	60fb      	str	r3, [r7, #12]
  4025c8:	e007      	b.n	4025da <wifi_command_response_handler+0x2a>
		 input_line_wifi[jj] = 0;
  4025ca:	4a0b      	ldr	r2, [pc, #44]	; (4025f8 <wifi_command_response_handler+0x48>)
  4025cc:	68fb      	ldr	r3, [r7, #12]
  4025ce:	4413      	add	r3, r2
  4025d0:	2200      	movs	r2, #0
  4025d2:	701a      	strb	r2, [r3, #0]
	for (int jj = 0;jj<1000;jj++) {
  4025d4:	68fb      	ldr	r3, [r7, #12]
  4025d6:	3301      	adds	r3, #1
  4025d8:	60fb      	str	r3, [r7, #12]
  4025da:	68fb      	ldr	r3, [r7, #12]
  4025dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4025e0:	dbf3      	blt.n	4025ca <wifi_command_response_handler+0x1a>
	}
	input_pos_wifi = 0;
  4025e2:	4b06      	ldr	r3, [pc, #24]	; (4025fc <wifi_command_response_handler+0x4c>)
  4025e4:	2200      	movs	r2, #0
  4025e6:	601a      	str	r2, [r3, #0]
}
  4025e8:	bf00      	nop
  4025ea:	3710      	adds	r7, #16
  4025ec:	46bd      	mov	sp, r7
  4025ee:	bd80      	pop	{r7, pc}
  4025f0:	004029ad 	.word	0x004029ad
  4025f4:	20000a64 	.word	0x20000a64
  4025f8:	2000ce14 	.word	0x2000ce14
  4025fc:	20000a5c 	.word	0x20000a5c

00402600 <wifi_web_setup_handler>:

void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask)
{
  402600:	b480      	push	{r7}
  402602:	b083      	sub	sp, #12
  402604:	af00      	add	r7, sp, #0
  402606:	6078      	str	r0, [r7, #4]
  402608:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_setup_button_flag = true;
  40260a:	4b04      	ldr	r3, [pc, #16]	; (40261c <wifi_web_setup_handler+0x1c>)
  40260c:	2201      	movs	r2, #1
  40260e:	601a      	str	r2, [r3, #0]
}
  402610:	bf00      	nop
  402612:	370c      	adds	r7, #12
  402614:	46bd      	mov	sp, r7
  402616:	bc80      	pop	{r7}
  402618:	4770      	bx	lr
  40261a:	bf00      	nop
  40261c:	20000a60 	.word	0x20000a60

00402620 <configure_usart_wifi>:

void configure_usart_wifi(void)
{
  402620:	b5b0      	push	{r4, r5, r7, lr}
  402622:	b086      	sub	sp, #24
  402624:	af00      	add	r7, sp, #0
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  402626:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40262a:	2005      	movs	r0, #5
  40262c:	4b1c      	ldr	r3, [pc, #112]	; (4026a0 <configure_usart_wifi+0x80>)
  40262e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  402630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402634:	2006      	movs	r0, #6
  402636:	4b1a      	ldr	r3, [pc, #104]	; (4026a0 <configure_usart_wifi+0x80>)
  402638:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  40263a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40263e:	2008      	movs	r0, #8
  402640:	4b17      	ldr	r3, [pc, #92]	; (4026a0 <configure_usart_wifi+0x80>)
  402642:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART1_RTS_IDX, PIN_USART1_RTS_FLAGS);

	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  402644:	4b17      	ldr	r3, [pc, #92]	; (4026a4 <configure_usart_wifi+0x84>)
  402646:	463c      	mov	r4, r7
  402648:	461d      	mov	r5, r3
  40264a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40264c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40264e:	e895 0003 	ldmia.w	r5, {r0, r1}
  402652:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  402656:	4b14      	ldr	r3, [pc, #80]	; (4026a8 <configure_usart_wifi+0x88>)
  402658:	4798      	blx	r3
  40265a:	4602      	mov	r2, r0
  40265c:	4b13      	ldr	r3, [pc, #76]	; (4026ac <configure_usart_wifi+0x8c>)
  40265e:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  402660:	200e      	movs	r0, #14
  402662:	4b13      	ldr	r3, [pc, #76]	; (4026b0 <configure_usart_wifi+0x90>)
  402664:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(WIFI_USART, &usart_console_settings, ul_sysclk);
  402666:	4b11      	ldr	r3, [pc, #68]	; (4026ac <configure_usart_wifi+0x8c>)
  402668:	681a      	ldr	r2, [r3, #0]
  40266a:	463b      	mov	r3, r7
  40266c:	4619      	mov	r1, r3
  40266e:	4811      	ldr	r0, [pc, #68]	; (4026b4 <configure_usart_wifi+0x94>)
  402670:	4b11      	ldr	r3, [pc, #68]	; (4026b8 <configure_usart_wifi+0x98>)
  402672:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  402674:	f04f 31ff 	mov.w	r1, #4294967295
  402678:	480e      	ldr	r0, [pc, #56]	; (4026b4 <configure_usart_wifi+0x94>)
  40267a:	4b10      	ldr	r3, [pc, #64]	; (4026bc <configure_usart_wifi+0x9c>)
  40267c:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(WIFI_USART);
  40267e:	480d      	ldr	r0, [pc, #52]	; (4026b4 <configure_usart_wifi+0x94>)
  402680:	4b0f      	ldr	r3, [pc, #60]	; (4026c0 <configure_usart_wifi+0xa0>)
  402682:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  402684:	480b      	ldr	r0, [pc, #44]	; (4026b4 <configure_usart_wifi+0x94>)
  402686:	4b0f      	ldr	r3, [pc, #60]	; (4026c4 <configure_usart_wifi+0xa4>)
  402688:	4798      	blx	r3

	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  40268a:	2101      	movs	r1, #1
  40268c:	4809      	ldr	r0, [pc, #36]	; (4026b4 <configure_usart_wifi+0x94>)
  40268e:	4b0e      	ldr	r3, [pc, #56]	; (4026c8 <configure_usart_wifi+0xa8>)
  402690:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  402692:	200e      	movs	r0, #14
  402694:	4b0d      	ldr	r3, [pc, #52]	; (4026cc <configure_usart_wifi+0xac>)
  402696:	4798      	blx	r3
}
  402698:	bf00      	nop
  40269a:	3718      	adds	r7, #24
  40269c:	46bd      	mov	sp, r7
  40269e:	bdb0      	pop	{r4, r5, r7, pc}
  4026a0:	004007b1 	.word	0x004007b1
  4026a4:	00408fdc 	.word	0x00408fdc
  4026a8:	00402539 	.word	0x00402539
  4026ac:	20000a78 	.word	0x20000a78
  4026b0:	0040254d 	.word	0x0040254d
  4026b4:	40024000 	.word	0x40024000
  4026b8:	0040154d 	.word	0x0040154d
  4026bc:	00401607 	.word	0x00401607
  4026c0:	0040158d 	.word	0x0040158d
  4026c4:	004015bd 	.word	0x004015bd
  4026c8:	004015ed 	.word	0x004015ed
  4026cc:	0040245d 	.word	0x0040245d

004026d0 <configure_wifi_command_pin>:

void configure_wifi_command_pin(void)
{
  4026d0:	b590      	push	{r4, r7, lr}
  4026d2:	b083      	sub	sp, #12
  4026d4:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  4026d6:	200c      	movs	r0, #12
  4026d8:	4b0e      	ldr	r3, [pc, #56]	; (402714 <configure_wifi_command_pin+0x44>)
  4026da:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK, 10);
  4026dc:	220a      	movs	r2, #10
  4026de:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4026e2:	480d      	ldr	r0, [pc, #52]	; (402718 <configure_wifi_command_pin+0x48>)
  4026e4:	4b0d      	ldr	r3, [pc, #52]	; (40271c <configure_wifi_command_pin+0x4c>)
  4026e6:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK,
  4026e8:	4b0d      	ldr	r3, [pc, #52]	; (402720 <configure_wifi_command_pin+0x50>)
  4026ea:	9300      	str	r3, [sp, #0]
  4026ec:	2370      	movs	r3, #112	; 0x70
  4026ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4026f2:	210c      	movs	r1, #12
  4026f4:	4808      	ldr	r0, [pc, #32]	; (402718 <configure_wifi_command_pin+0x48>)
  4026f6:	4c0b      	ldr	r4, [pc, #44]	; (402724 <configure_wifi_command_pin+0x54>)
  4026f8:	47a0      	blx	r4
			WIFI_COMM_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  4026fa:	200c      	movs	r0, #12
  4026fc:	4b0a      	ldr	r3, [pc, #40]	; (402728 <configure_wifi_command_pin+0x58>)
  4026fe:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  402700:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402704:	4804      	ldr	r0, [pc, #16]	; (402718 <configure_wifi_command_pin+0x48>)
  402706:	4b09      	ldr	r3, [pc, #36]	; (40272c <configure_wifi_command_pin+0x5c>)
  402708:	4798      	blx	r3
}
  40270a:	bf00      	nop
  40270c:	3704      	adds	r7, #4
  40270e:	46bd      	mov	sp, r7
  402710:	bd90      	pop	{r4, r7, pc}
  402712:	bf00      	nop
  402714:	00400e1d 	.word	0x00400e1d
  402718:	400e1000 	.word	0x400e1000
  40271c:	004004bb 	.word	0x004004bb
  402720:	004025b1 	.word	0x004025b1
  402724:	00400ab1 	.word	0x00400ab1
  402728:	0040245d 	.word	0x0040245d
  40272c:	0040074f 	.word	0x0040074f

00402730 <configure_wifi_web_setup_pin>:

void configure_wifi_web_setup_pin(void)
{
  402730:	b590      	push	{r4, r7, lr}
  402732:	b083      	sub	sp, #12
  402734:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WEB_SETUP_BUTTON_ID);
  402736:	200b      	movs	r0, #11
  402738:	4b0e      	ldr	r3, [pc, #56]	; (402774 <configure_wifi_web_setup_pin+0x44>)
  40273a:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_PIN_MSK, 10);
  40273c:	220a      	movs	r2, #10
  40273e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402742:	480d      	ldr	r0, [pc, #52]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402744:	4b0d      	ldr	r3, [pc, #52]	; (40277c <configure_wifi_web_setup_pin+0x4c>)
  402746:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_ID, WEB_SETUP_BUTTON_PIN_MSK,
  402748:	4b0d      	ldr	r3, [pc, #52]	; (402780 <configure_wifi_web_setup_pin+0x50>)
  40274a:	9300      	str	r3, [sp, #0]
  40274c:	2370      	movs	r3, #112	; 0x70
  40274e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402752:	210b      	movs	r1, #11
  402754:	4808      	ldr	r0, [pc, #32]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402756:	4c0b      	ldr	r4, [pc, #44]	; (402784 <configure_wifi_web_setup_pin+0x54>)
  402758:	47a0      	blx	r4
			WEB_SETUP_BUTTON_ATTR, wifi_web_setup_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WEB_SETUP_BUTTON_ID);
  40275a:	200b      	movs	r0, #11
  40275c:	4b0a      	ldr	r3, [pc, #40]	; (402788 <configure_wifi_web_setup_pin+0x58>)
  40275e:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_PIN_MSK);
  402760:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402764:	4804      	ldr	r0, [pc, #16]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402766:	4b09      	ldr	r3, [pc, #36]	; (40278c <configure_wifi_web_setup_pin+0x5c>)
  402768:	4798      	blx	r3
}
  40276a:	bf00      	nop
  40276c:	3704      	adds	r7, #4
  40276e:	46bd      	mov	sp, r7
  402770:	bd90      	pop	{r4, r7, pc}
  402772:	bf00      	nop
  402774:	00400e1d 	.word	0x00400e1d
  402778:	400e0e00 	.word	0x400e0e00
  40277c:	004004bb 	.word	0x004004bb
  402780:	00402601 	.word	0x00402601
  402784:	00400ab1 	.word	0x00400ab1
  402788:	0040245d 	.word	0x0040245d
  40278c:	0040074f 	.word	0x0040074f

00402790 <write_wifi_command>:

void write_wifi_command(char* comm, uint8_t cnt)
{
  402790:	b580      	push	{r7, lr}
  402792:	b082      	sub	sp, #8
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]
  402798:	460b      	mov	r3, r1
  40279a:	70fb      	strb	r3, [r7, #3]
	//Write command to the AMW136
	usart_write_line(WIFI_USART, comm);
  40279c:	6879      	ldr	r1, [r7, #4]
  40279e:	480c      	ldr	r0, [pc, #48]	; (4027d0 <write_wifi_command+0x40>)
  4027a0:	4b0c      	ldr	r3, [pc, #48]	; (4027d4 <write_wifi_command+0x44>)
  4027a2:	4798      	blx	r3
	
	//Wait for either an acknowledgment or a timeout
	counts = 0;
  4027a4:	4b0c      	ldr	r3, [pc, #48]	; (4027d8 <write_wifi_command+0x48>)
  4027a6:	2200      	movs	r2, #0
  4027a8:	601a      	str	r2, [r3, #0]
	while (counts < cnt)
  4027aa:	e007      	b.n	4027bc <write_wifi_command+0x2c>
	{
		if (wifi_comm_success==true)
  4027ac:	4b0b      	ldr	r3, [pc, #44]	; (4027dc <write_wifi_command+0x4c>)
  4027ae:	681b      	ldr	r3, [r3, #0]
  4027b0:	2b01      	cmp	r3, #1
  4027b2:	d103      	bne.n	4027bc <write_wifi_command+0x2c>
		{
			wifi_comm_success = false;
  4027b4:	4b09      	ldr	r3, [pc, #36]	; (4027dc <write_wifi_command+0x4c>)
  4027b6:	2200      	movs	r2, #0
  4027b8:	601a      	str	r2, [r3, #0]
			return;
  4027ba:	e005      	b.n	4027c8 <write_wifi_command+0x38>
	while (counts < cnt)
  4027bc:	78fa      	ldrb	r2, [r7, #3]
  4027be:	4b06      	ldr	r3, [pc, #24]	; (4027d8 <write_wifi_command+0x48>)
  4027c0:	681b      	ldr	r3, [r3, #0]
  4027c2:	429a      	cmp	r2, r3
  4027c4:	d8f2      	bhi.n	4027ac <write_wifi_command+0x1c>
		}
		
	}
	return;
  4027c6:	bf00      	nop
}
  4027c8:	3708      	adds	r7, #8
  4027ca:	46bd      	mov	sp, r7
  4027cc:	bd80      	pop	{r7, pc}
  4027ce:	bf00      	nop
  4027d0:	40024000 	.word	0x40024000
  4027d4:	004016b5 	.word	0x004016b5
  4027d8:	20000a74 	.word	0x20000a74
  4027dc:	20000a64 	.word	0x20000a64

004027e0 <write_image_to_file>:

void write_image_to_file(void)
{
  4027e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027e4:	b09d      	sub	sp, #116	; 0x74
  4027e6:	af00      	add	r7, sp, #0
	if (find_image_len()==0)
  4027e8:	4b54      	ldr	r3, [pc, #336]	; (40293c <write_image_to_file+0x15c>)
  4027ea:	4798      	blx	r3
  4027ec:	4603      	mov	r3, r0
  4027ee:	2b00      	cmp	r3, #0
  4027f0:	f000 809f 	beq.w	402932 <write_image_to_file+0x152>
	{
		return;
	}
	
	image_length = end_of_image - start_of_image;
  4027f4:	4b52      	ldr	r3, [pc, #328]	; (402940 <write_image_to_file+0x160>)
  4027f6:	681a      	ldr	r2, [r3, #0]
  4027f8:	4b52      	ldr	r3, [pc, #328]	; (402944 <write_image_to_file+0x164>)
  4027fa:	681b      	ldr	r3, [r3, #0]
  4027fc:	1ad3      	subs	r3, r2, r3
  4027fe:	4a52      	ldr	r2, [pc, #328]	; (402948 <write_image_to_file+0x168>)
  402800:	6013      	str	r3, [r2, #0]
	char string[100] = {0};
  402802:	f107 0308 	add.w	r3, r7, #8
  402806:	2264      	movs	r2, #100	; 0x64
  402808:	2100      	movs	r1, #0
  40280a:	4618      	mov	r0, r3
  40280c:	4b4f      	ldr	r3, [pc, #316]	; (40294c <write_image_to_file+0x16c>)
  40280e:	4798      	blx	r3
	sprintf(string,"image_transfer %u\r\n\0", image_length);
  402810:	4b4d      	ldr	r3, [pc, #308]	; (402948 <write_image_to_file+0x168>)
  402812:	681a      	ldr	r2, [r3, #0]
  402814:	f107 0308 	add.w	r3, r7, #8
  402818:	494d      	ldr	r1, [pc, #308]	; (402950 <write_image_to_file+0x170>)
  40281a:	4618      	mov	r0, r3
  40281c:	4b4d      	ldr	r3, [pc, #308]	; (402954 <write_image_to_file+0x174>)
  40281e:	4798      	blx	r3
	write_wifi_command(string, 2);
  402820:	f107 0308 	add.w	r3, r7, #8
  402824:	2102      	movs	r1, #2
  402826:	4618      	mov	r0, r3
  402828:	4b4b      	ldr	r3, [pc, #300]	; (402958 <write_image_to_file+0x178>)
  40282a:	4798      	blx	r3
	delay_ms(100);
  40282c:	4b4b      	ldr	r3, [pc, #300]	; (40295c <write_image_to_file+0x17c>)
  40282e:	4798      	blx	r3
  402830:	4603      	mov	r3, r0
  402832:	4619      	mov	r1, r3
  402834:	f04f 0200 	mov.w	r2, #0
  402838:	460b      	mov	r3, r1
  40283a:	4614      	mov	r4, r2
  40283c:	18db      	adds	r3, r3, r3
  40283e:	eb44 0404 	adc.w	r4, r4, r4
  402842:	185b      	adds	r3, r3, r1
  402844:	eb44 0402 	adc.w	r4, r4, r2
  402848:	0166      	lsls	r6, r4, #5
  40284a:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  40284e:	015d      	lsls	r5, r3, #5
  402850:	195b      	adds	r3, r3, r5
  402852:	eb44 0406 	adc.w	r4, r4, r6
  402856:	185b      	adds	r3, r3, r1
  402858:	eb44 0402 	adc.w	r4, r4, r2
  40285c:	f243 61af 	movw	r1, #13999	; 0x36af
  402860:	f04f 0200 	mov.w	r2, #0
  402864:	185d      	adds	r5, r3, r1
  402866:	eb44 0602 	adc.w	r6, r4, r2
  40286a:	4628      	mov	r0, r5
  40286c:	4631      	mov	r1, r6
  40286e:	4c3c      	ldr	r4, [pc, #240]	; (402960 <write_image_to_file+0x180>)
  402870:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402874:	f04f 0300 	mov.w	r3, #0
  402878:	47a0      	blx	r4
  40287a:	4603      	mov	r3, r0
  40287c:	460c      	mov	r4, r1
  40287e:	4618      	mov	r0, r3
  402880:	4b38      	ldr	r3, [pc, #224]	; (402964 <write_image_to_file+0x184>)
  402882:	4798      	blx	r3
	
 	//while(!start_image_transfer) 	{}
	
	uint32_t img = start_of_image;
  402884:	4b2f      	ldr	r3, [pc, #188]	; (402944 <write_image_to_file+0x164>)
  402886:	681b      	ldr	r3, [r3, #0]
  402888:	66fb      	str	r3, [r7, #108]	; 0x6c
	while (img < end_of_image)
  40288a:	e00a      	b.n	4028a2 <write_image_to_file+0xc2>
	{
		usart_putchar(WIFI_USART, image_buffer[img]);
  40288c:	4a36      	ldr	r2, [pc, #216]	; (402968 <write_image_to_file+0x188>)
  40288e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  402890:	4413      	add	r3, r2
  402892:	781b      	ldrb	r3, [r3, #0]
  402894:	4619      	mov	r1, r3
  402896:	4835      	ldr	r0, [pc, #212]	; (40296c <write_image_to_file+0x18c>)
  402898:	4b35      	ldr	r3, [pc, #212]	; (402970 <write_image_to_file+0x190>)
  40289a:	4798      	blx	r3
		img++;
  40289c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  40289e:	3301      	adds	r3, #1
  4028a0:	66fb      	str	r3, [r7, #108]	; 0x6c
	while (img < end_of_image)
  4028a2:	4b27      	ldr	r3, [pc, #156]	; (402940 <write_image_to_file+0x160>)
  4028a4:	681b      	ldr	r3, [r3, #0]
  4028a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
  4028a8:	429a      	cmp	r2, r3
  4028aa:	d3ef      	bcc.n	40288c <write_image_to_file+0xac>
	}
	
	usart_write_line(WIFI_USART, "Complete\r\n");
  4028ac:	4931      	ldr	r1, [pc, #196]	; (402974 <write_image_to_file+0x194>)
  4028ae:	482f      	ldr	r0, [pc, #188]	; (40296c <write_image_to_file+0x18c>)
  4028b0:	4b31      	ldr	r3, [pc, #196]	; (402978 <write_image_to_file+0x198>)
  4028b2:	4798      	blx	r3
	delay_s(2);
  4028b4:	4b29      	ldr	r3, [pc, #164]	; (40295c <write_image_to_file+0x17c>)
  4028b6:	4798      	blx	r3
  4028b8:	4603      	mov	r3, r0
  4028ba:	4619      	mov	r1, r3
  4028bc:	f04f 0200 	mov.w	r2, #0
  4028c0:	460b      	mov	r3, r1
  4028c2:	4614      	mov	r4, r2
  4028c4:	0160      	lsls	r0, r4, #5
  4028c6:	6078      	str	r0, [r7, #4]
  4028c8:	6878      	ldr	r0, [r7, #4]
  4028ca:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  4028ce:	6078      	str	r0, [r7, #4]
  4028d0:	015b      	lsls	r3, r3, #5
  4028d2:	603b      	str	r3, [r7, #0]
  4028d4:	e9d7 3400 	ldrd	r3, r4, [r7]
  4028d8:	1a5b      	subs	r3, r3, r1
  4028da:	eb64 0402 	sbc.w	r4, r4, r2
  4028de:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  4028e2:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  4028e6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  4028ea:	4653      	mov	r3, sl
  4028ec:	465c      	mov	r4, fp
  4028ee:	185b      	adds	r3, r3, r1
  4028f0:	eb44 0402 	adc.w	r4, r4, r2
  4028f4:	ea4f 1904 	mov.w	r9, r4, lsl #4
  4028f8:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  4028fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
  402900:	4643      	mov	r3, r8
  402902:	464c      	mov	r4, r9
  402904:	4619      	mov	r1, r3
  402906:	4622      	mov	r2, r4
  402908:	f243 63af 	movw	r3, #13999	; 0x36af
  40290c:	f04f 0400 	mov.w	r4, #0
  402910:	18cd      	adds	r5, r1, r3
  402912:	eb42 0604 	adc.w	r6, r2, r4
  402916:	4628      	mov	r0, r5
  402918:	4631      	mov	r1, r6
  40291a:	4c11      	ldr	r4, [pc, #68]	; (402960 <write_image_to_file+0x180>)
  40291c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402920:	f04f 0300 	mov.w	r3, #0
  402924:	47a0      	blx	r4
  402926:	4603      	mov	r3, r0
  402928:	460c      	mov	r4, r1
  40292a:	4618      	mov	r0, r3
  40292c:	4b0d      	ldr	r3, [pc, #52]	; (402964 <write_image_to_file+0x184>)
  40292e:	4798      	blx	r3
  402930:	e000      	b.n	402934 <write_image_to_file+0x154>
		return;
  402932:	bf00      	nop
	
}
  402934:	3774      	adds	r7, #116	; 0x74
  402936:	46bd      	mov	sp, r7
  402938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40293c:	00401cf9 	.word	0x00401cf9
  402940:	20000ac0 	.word	0x20000ac0
  402944:	20000ab8 	.word	0x20000ab8
  402948:	20000a68 	.word	0x20000a68
  40294c:	00403851 	.word	0x00403851
  402950:	00408ff4 	.word	0x00408ff4
  402954:	004038ed 	.word	0x004038ed
  402958:	00402791 	.word	0x00402791
  40295c:	00402525 	.word	0x00402525
  402960:	004034f1 	.word	0x004034f1
  402964:	20000001 	.word	0x20000001
  402968:	20000ac4 	.word	0x20000ac4
  40296c:	40024000 	.word	0x40024000
  402970:	00401685 	.word	0x00401685
  402974:	0040900c 	.word	0x0040900c
  402978:	004016b5 	.word	0x004016b5

0040297c <process_incoming_byte_wifi>:

void process_incoming_byte_wifi(uint8_t in_byte) {
  40297c:	b480      	push	{r7}
  40297e:	b083      	sub	sp, #12
  402980:	af00      	add	r7, sp, #0
  402982:	4603      	mov	r3, r0
  402984:	71fb      	strb	r3, [r7, #7]
	
	input_line_wifi[input_pos_wifi] = in_byte;
  402986:	4b07      	ldr	r3, [pc, #28]	; (4029a4 <process_incoming_byte_wifi+0x28>)
  402988:	681b      	ldr	r3, [r3, #0]
  40298a:	4907      	ldr	r1, [pc, #28]	; (4029a8 <process_incoming_byte_wifi+0x2c>)
  40298c:	79fa      	ldrb	r2, [r7, #7]
  40298e:	54ca      	strb	r2, [r1, r3]
	input_pos_wifi++;
  402990:	4b04      	ldr	r3, [pc, #16]	; (4029a4 <process_incoming_byte_wifi+0x28>)
  402992:	681b      	ldr	r3, [r3, #0]
  402994:	3301      	adds	r3, #1
  402996:	4a03      	ldr	r2, [pc, #12]	; (4029a4 <process_incoming_byte_wifi+0x28>)
  402998:	6013      	str	r3, [r2, #0]
}
  40299a:	bf00      	nop
  40299c:	370c      	adds	r7, #12
  40299e:	46bd      	mov	sp, r7
  4029a0:	bc80      	pop	{r7}
  4029a2:	4770      	bx	lr
  4029a4:	20000a5c 	.word	0x20000a5c
  4029a8:	2000ce14 	.word	0x2000ce14

004029ac <process_data_wifi>:

void process_data_wifi(void) {
  4029ac:	b580      	push	{r7, lr}
  4029ae:	af00      	add	r7, sp, #0
	
	if (strstr(input_line_wifi, "None")) {
  4029b0:	490a      	ldr	r1, [pc, #40]	; (4029dc <process_data_wifi+0x30>)
  4029b2:	480b      	ldr	r0, [pc, #44]	; (4029e0 <process_data_wifi+0x34>)
  4029b4:	4b0b      	ldr	r3, [pc, #44]	; (4029e4 <process_data_wifi+0x38>)
  4029b6:	4798      	blx	r3
  4029b8:	4603      	mov	r3, r0
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	d002      	beq.n	4029c4 <process_data_wifi+0x18>
		wait_flag = 1;
  4029be:	4b0a      	ldr	r3, [pc, #40]	; (4029e8 <process_data_wifi+0x3c>)
  4029c0:	2201      	movs	r2, #1
  4029c2:	601a      	str	r2, [r3, #0]
	} 
	if (strstr(input_line_wifi, "Image")){
  4029c4:	4909      	ldr	r1, [pc, #36]	; (4029ec <process_data_wifi+0x40>)
  4029c6:	4806      	ldr	r0, [pc, #24]	; (4029e0 <process_data_wifi+0x34>)
  4029c8:	4b06      	ldr	r3, [pc, #24]	; (4029e4 <process_data_wifi+0x38>)
  4029ca:	4798      	blx	r3
  4029cc:	4603      	mov	r3, r0
  4029ce:	2b00      	cmp	r3, #0
  4029d0:	d002      	beq.n	4029d8 <process_data_wifi+0x2c>
		start_image_transfer = 1;
  4029d2:	4b07      	ldr	r3, [pc, #28]	; (4029f0 <process_data_wifi+0x44>)
  4029d4:	2201      	movs	r2, #1
  4029d6:	601a      	str	r2, [r3, #0]
	}
  4029d8:	bf00      	nop
  4029da:	bd80      	pop	{r7, pc}
  4029dc:	00409018 	.word	0x00409018
  4029e0:	2000ce14 	.word	0x2000ce14
  4029e4:	00403be9 	.word	0x00403be9
  4029e8:	20000a70 	.word	0x20000a70
  4029ec:	00409020 	.word	0x00409020
  4029f0:	20000a6c 	.word	0x20000a6c

004029f4 <sysclk_enable_peripheral_clock>:
{
  4029f4:	b580      	push	{r7, lr}
  4029f6:	b082      	sub	sp, #8
  4029f8:	af00      	add	r7, sp, #0
  4029fa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4029fc:	6878      	ldr	r0, [r7, #4]
  4029fe:	4b03      	ldr	r3, [pc, #12]	; (402a0c <sysclk_enable_peripheral_clock+0x18>)
  402a00:	4798      	blx	r3
}
  402a02:	bf00      	nop
  402a04:	3708      	adds	r7, #8
  402a06:	46bd      	mov	sp, r7
  402a08:	bd80      	pop	{r7, pc}
  402a0a:	bf00      	nop
  402a0c:	00400e1d 	.word	0x00400e1d

00402a10 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402a10:	b580      	push	{r7, lr}
  402a12:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402a14:	200b      	movs	r0, #11
  402a16:	4b03      	ldr	r3, [pc, #12]	; (402a24 <ioport_init+0x14>)
  402a18:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402a1a:	200c      	movs	r0, #12
  402a1c:	4b01      	ldr	r3, [pc, #4]	; (402a24 <ioport_init+0x14>)
  402a1e:	4798      	blx	r3
	arch_ioport_init();
}
  402a20:	bf00      	nop
  402a22:	bd80      	pop	{r7, pc}
  402a24:	004029f5 	.word	0x004029f5

00402a28 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402a28:	b480      	push	{r7}
  402a2a:	b08d      	sub	sp, #52	; 0x34
  402a2c:	af00      	add	r7, sp, #0
  402a2e:	6078      	str	r0, [r7, #4]
  402a30:	460b      	mov	r3, r1
  402a32:	70fb      	strb	r3, [r7, #3]
  402a34:	687b      	ldr	r3, [r7, #4]
  402a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  402a38:	78fb      	ldrb	r3, [r7, #3]
  402a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a40:	627b      	str	r3, [r7, #36]	; 0x24
  402a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a44:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402a46:	6a3b      	ldr	r3, [r7, #32]
  402a48:	095b      	lsrs	r3, r3, #5
  402a4a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a4c:	69fb      	ldr	r3, [r7, #28]
  402a4e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a52:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a56:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402a58:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402a5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402a5e:	2b01      	cmp	r3, #1
  402a60:	d109      	bne.n	402a76 <ioport_set_pin_dir+0x4e>
  402a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a64:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402a66:	697b      	ldr	r3, [r7, #20]
  402a68:	f003 031f 	and.w	r3, r3, #31
  402a6c:	2201      	movs	r2, #1
  402a6e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402a70:	69bb      	ldr	r3, [r7, #24]
  402a72:	611a      	str	r2, [r3, #16]
  402a74:	e00c      	b.n	402a90 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402a76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402a7a:	2b00      	cmp	r3, #0
  402a7c:	d108      	bne.n	402a90 <ioport_set_pin_dir+0x68>
  402a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a80:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402a82:	693b      	ldr	r3, [r7, #16]
  402a84:	f003 031f 	and.w	r3, r3, #31
  402a88:	2201      	movs	r2, #1
  402a8a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402a8c:	69bb      	ldr	r3, [r7, #24]
  402a8e:	615a      	str	r2, [r3, #20]
  402a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a92:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402a94:	68fb      	ldr	r3, [r7, #12]
  402a96:	f003 031f 	and.w	r3, r3, #31
  402a9a:	2201      	movs	r2, #1
  402a9c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402a9e:	69bb      	ldr	r3, [r7, #24]
  402aa0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402aa4:	bf00      	nop
  402aa6:	3734      	adds	r7, #52	; 0x34
  402aa8:	46bd      	mov	sp, r7
  402aaa:	bc80      	pop	{r7}
  402aac:	4770      	bx	lr

00402aae <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402aae:	b480      	push	{r7}
  402ab0:	b08b      	sub	sp, #44	; 0x2c
  402ab2:	af00      	add	r7, sp, #0
  402ab4:	6078      	str	r0, [r7, #4]
  402ab6:	460b      	mov	r3, r1
  402ab8:	70fb      	strb	r3, [r7, #3]
  402aba:	687b      	ldr	r3, [r7, #4]
  402abc:	627b      	str	r3, [r7, #36]	; 0x24
  402abe:	78fb      	ldrb	r3, [r7, #3]
  402ac0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402ac6:	61fb      	str	r3, [r7, #28]
  402ac8:	69fb      	ldr	r3, [r7, #28]
  402aca:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402acc:	69bb      	ldr	r3, [r7, #24]
  402ace:	095b      	lsrs	r3, r3, #5
  402ad0:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402ad2:	697b      	ldr	r3, [r7, #20]
  402ad4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402ad8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402adc:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402ade:	613b      	str	r3, [r7, #16]

	if (level) {
  402ae0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402ae4:	2b00      	cmp	r3, #0
  402ae6:	d009      	beq.n	402afc <ioport_set_pin_level+0x4e>
  402ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402aea:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402aec:	68fb      	ldr	r3, [r7, #12]
  402aee:	f003 031f 	and.w	r3, r3, #31
  402af2:	2201      	movs	r2, #1
  402af4:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402af6:	693b      	ldr	r3, [r7, #16]
  402af8:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402afa:	e008      	b.n	402b0e <ioport_set_pin_level+0x60>
  402afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402afe:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402b00:	68bb      	ldr	r3, [r7, #8]
  402b02:	f003 031f 	and.w	r3, r3, #31
  402b06:	2201      	movs	r2, #1
  402b08:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402b0a:	693b      	ldr	r3, [r7, #16]
  402b0c:	635a      	str	r2, [r3, #52]	; 0x34
  402b0e:	bf00      	nop
  402b10:	372c      	adds	r7, #44	; 0x2c
  402b12:	46bd      	mov	sp, r7
  402b14:	bc80      	pop	{r7}
  402b16:	4770      	bx	lr

00402b18 <board_init>:
#include <board.h>
#include <conf_board.h>
#include "wifi.h"

void board_init(void)
{
  402b18:	b580      	push	{r7, lr}
  402b1a:	af00      	add	r7, sp, #0
	
	ioport_init();
  402b1c:	4b0f      	ldr	r3, [pc, #60]	; (402b5c <board_init+0x44>)
  402b1e:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_RESET_PIN, IOPORT_DIR_OUTPUT);
  402b20:	2101      	movs	r1, #1
  402b22:	2000      	movs	r0, #0
  402b24:	4b0e      	ldr	r3, [pc, #56]	; (402b60 <board_init+0x48>)
  402b26:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  402b28:	2101      	movs	r1, #1
  402b2a:	2000      	movs	r0, #0
  402b2c:	4b0d      	ldr	r3, [pc, #52]	; (402b64 <board_init+0x4c>)
  402b2e:	4798      	blx	r3
	
	//ioport_set_pin_dir(PIN_LED, IOPORT_DIR_OUTPUT);
	//ioport_set_pin_level(PIN_LED, false);
	
	ioport_set_pin_dir(WIFI_CTS_PIN, IOPORT_DIR_OUTPUT);
  402b30:	2101      	movs	r1, #1
  402b32:	2007      	movs	r0, #7
  402b34:	4b0a      	ldr	r3, [pc, #40]	; (402b60 <board_init+0x48>)
  402b36:	4798      	blx	r3
	ioport_set_pin_level(WIFI_CTS_PIN, false);
  402b38:	2100      	movs	r1, #0
  402b3a:	2007      	movs	r0, #7
  402b3c:	4b09      	ldr	r3, [pc, #36]	; (402b64 <board_init+0x4c>)
  402b3e:	4798      	blx	r3
	
	ioport_set_pin_dir(CAM_RST, IOPORT_DIR_OUTPUT);
  402b40:	2101      	movs	r1, #1
  402b42:	2014      	movs	r0, #20
  402b44:	4b06      	ldr	r3, [pc, #24]	; (402b60 <board_init+0x48>)
  402b46:	4798      	blx	r3
	ioport_set_pin_dir(CAM_RST, false);
  402b48:	2100      	movs	r1, #0
  402b4a:	2014      	movs	r0, #20
  402b4c:	4b04      	ldr	r3, [pc, #16]	; (402b60 <board_init+0x48>)
  402b4e:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_STATUS, IOPORT_DIR_INPUT);
  402b50:	2100      	movs	r1, #0
  402b52:	200a      	movs	r0, #10
  402b54:	4b02      	ldr	r3, [pc, #8]	; (402b60 <board_init+0x48>)
  402b56:	4798      	blx	r3
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
  402b58:	bf00      	nop
  402b5a:	bd80      	pop	{r7, pc}
  402b5c:	00402a11 	.word	0x00402a11
  402b60:	00402a29 	.word	0x00402a29
  402b64:	00402aaf 	.word	0x00402aaf

00402b68 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402b68:	b580      	push	{r7, lr}
  402b6a:	b084      	sub	sp, #16
  402b6c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402b6e:	4b27      	ldr	r3, [pc, #156]	; (402c0c <Reset_Handler+0xa4>)
  402b70:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402b72:	4b27      	ldr	r3, [pc, #156]	; (402c10 <Reset_Handler+0xa8>)
  402b74:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402b76:	68fa      	ldr	r2, [r7, #12]
  402b78:	68bb      	ldr	r3, [r7, #8]
  402b7a:	429a      	cmp	r2, r3
  402b7c:	d90d      	bls.n	402b9a <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402b7e:	e007      	b.n	402b90 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402b80:	68bb      	ldr	r3, [r7, #8]
  402b82:	1d1a      	adds	r2, r3, #4
  402b84:	60ba      	str	r2, [r7, #8]
  402b86:	68fa      	ldr	r2, [r7, #12]
  402b88:	1d11      	adds	r1, r2, #4
  402b8a:	60f9      	str	r1, [r7, #12]
  402b8c:	6812      	ldr	r2, [r2, #0]
  402b8e:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402b90:	68bb      	ldr	r3, [r7, #8]
  402b92:	4a20      	ldr	r2, [pc, #128]	; (402c14 <Reset_Handler+0xac>)
  402b94:	4293      	cmp	r3, r2
  402b96:	d3f3      	bcc.n	402b80 <Reset_Handler+0x18>
  402b98:	e020      	b.n	402bdc <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  402b9a:	68fa      	ldr	r2, [r7, #12]
  402b9c:	68bb      	ldr	r3, [r7, #8]
  402b9e:	429a      	cmp	r2, r3
  402ba0:	d21c      	bcs.n	402bdc <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402ba2:	4a1c      	ldr	r2, [pc, #112]	; (402c14 <Reset_Handler+0xac>)
  402ba4:	4b1a      	ldr	r3, [pc, #104]	; (402c10 <Reset_Handler+0xa8>)
  402ba6:	1ad3      	subs	r3, r2, r3
  402ba8:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402baa:	68fa      	ldr	r2, [r7, #12]
  402bac:	687b      	ldr	r3, [r7, #4]
  402bae:	4413      	add	r3, r2
  402bb0:	3b04      	subs	r3, #4
  402bb2:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402bb4:	68ba      	ldr	r2, [r7, #8]
  402bb6:	687b      	ldr	r3, [r7, #4]
  402bb8:	4413      	add	r3, r2
  402bba:	3b04      	subs	r3, #4
  402bbc:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402bbe:	e00a      	b.n	402bd6 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402bc0:	68bb      	ldr	r3, [r7, #8]
  402bc2:	1f1a      	subs	r2, r3, #4
  402bc4:	60ba      	str	r2, [r7, #8]
  402bc6:	68fa      	ldr	r2, [r7, #12]
  402bc8:	1f11      	subs	r1, r2, #4
  402bca:	60f9      	str	r1, [r7, #12]
  402bcc:	6812      	ldr	r2, [r2, #0]
  402bce:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402bd0:	687b      	ldr	r3, [r7, #4]
  402bd2:	3b04      	subs	r3, #4
  402bd4:	607b      	str	r3, [r7, #4]
  402bd6:	687b      	ldr	r3, [r7, #4]
  402bd8:	2b00      	cmp	r3, #0
  402bda:	d1f1      	bne.n	402bc0 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402bdc:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402bde:	4b0e      	ldr	r3, [pc, #56]	; (402c18 <Reset_Handler+0xb0>)
  402be0:	60bb      	str	r3, [r7, #8]
  402be2:	e004      	b.n	402bee <Reset_Handler+0x86>
		*pDest++ = 0;
  402be4:	68bb      	ldr	r3, [r7, #8]
  402be6:	1d1a      	adds	r2, r3, #4
  402be8:	60ba      	str	r2, [r7, #8]
  402bea:	2200      	movs	r2, #0
  402bec:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402bee:	68bb      	ldr	r3, [r7, #8]
  402bf0:	4a0a      	ldr	r2, [pc, #40]	; (402c1c <Reset_Handler+0xb4>)
  402bf2:	4293      	cmp	r3, r2
  402bf4:	d3f6      	bcc.n	402be4 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402bf6:	4b0a      	ldr	r3, [pc, #40]	; (402c20 <Reset_Handler+0xb8>)
  402bf8:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402bfa:	4a0a      	ldr	r2, [pc, #40]	; (402c24 <Reset_Handler+0xbc>)
  402bfc:	68fb      	ldr	r3, [r7, #12]
  402bfe:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402c00:	4b09      	ldr	r3, [pc, #36]	; (402c28 <Reset_Handler+0xc0>)
  402c02:	4798      	blx	r3

	/* Branch to main function */
	main();
  402c04:	4b09      	ldr	r3, [pc, #36]	; (402c2c <Reset_Handler+0xc4>)
  402c06:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402c08:	e7fe      	b.n	402c08 <Reset_Handler+0xa0>
  402c0a:	bf00      	nop
  402c0c:	004093d4 	.word	0x004093d4
  402c10:	20000000 	.word	0x20000000
  402c14:	200009bc 	.word	0x200009bc
  402c18:	200009bc 	.word	0x200009bc
  402c1c:	2000d200 	.word	0x2000d200
  402c20:	00400000 	.word	0x00400000
  402c24:	e000ed00 	.word	0xe000ed00
  402c28:	00403801 	.word	0x00403801
  402c2c:	00403019 	.word	0x00403019

00402c30 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402c30:	b480      	push	{r7}
  402c32:	af00      	add	r7, sp, #0
	while (1) {
  402c34:	e7fe      	b.n	402c34 <Dummy_Handler+0x4>
	...

00402c38 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402c38:	b480      	push	{r7}
  402c3a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402c3c:	4b5d      	ldr	r3, [pc, #372]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c40:	f003 0303 	and.w	r3, r3, #3
  402c44:	2b03      	cmp	r3, #3
  402c46:	f200 8096 	bhi.w	402d76 <SystemCoreClockUpdate+0x13e>
  402c4a:	a201      	add	r2, pc, #4	; (adr r2, 402c50 <SystemCoreClockUpdate+0x18>)
  402c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c50:	00402c61 	.word	0x00402c61
  402c54:	00402c81 	.word	0x00402c81
  402c58:	00402ccb 	.word	0x00402ccb
  402c5c:	00402ccb 	.word	0x00402ccb
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402c60:	4b55      	ldr	r3, [pc, #340]	; (402db8 <SystemCoreClockUpdate+0x180>)
  402c62:	695b      	ldr	r3, [r3, #20]
  402c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402c68:	2b00      	cmp	r3, #0
  402c6a:	d004      	beq.n	402c76 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402c6c:	4b53      	ldr	r3, [pc, #332]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402c6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402c72:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402c74:	e080      	b.n	402d78 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402c76:	4b51      	ldr	r3, [pc, #324]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402c78:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402c7c:	601a      	str	r2, [r3, #0]
		break;
  402c7e:	e07b      	b.n	402d78 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402c80:	4b4c      	ldr	r3, [pc, #304]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402c82:	6a1b      	ldr	r3, [r3, #32]
  402c84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402c88:	2b00      	cmp	r3, #0
  402c8a:	d003      	beq.n	402c94 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402c8c:	4b4b      	ldr	r3, [pc, #300]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402c8e:	4a4c      	ldr	r2, [pc, #304]	; (402dc0 <SystemCoreClockUpdate+0x188>)
  402c90:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402c92:	e071      	b.n	402d78 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402c94:	4b49      	ldr	r3, [pc, #292]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402c96:	4a4b      	ldr	r2, [pc, #300]	; (402dc4 <SystemCoreClockUpdate+0x18c>)
  402c98:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402c9a:	4b46      	ldr	r3, [pc, #280]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402c9c:	6a1b      	ldr	r3, [r3, #32]
  402c9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ca2:	2b10      	cmp	r3, #16
  402ca4:	d008      	beq.n	402cb8 <SystemCoreClockUpdate+0x80>
  402ca6:	2b20      	cmp	r3, #32
  402ca8:	d00a      	beq.n	402cc0 <SystemCoreClockUpdate+0x88>
  402caa:	2b00      	cmp	r3, #0
  402cac:	d000      	beq.n	402cb0 <SystemCoreClockUpdate+0x78>
			break;
  402cae:	e00b      	b.n	402cc8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402cb0:	4b42      	ldr	r3, [pc, #264]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402cb2:	4a44      	ldr	r2, [pc, #272]	; (402dc4 <SystemCoreClockUpdate+0x18c>)
  402cb4:	601a      	str	r2, [r3, #0]
			break;
  402cb6:	e007      	b.n	402cc8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402cb8:	4b40      	ldr	r3, [pc, #256]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402cba:	4a43      	ldr	r2, [pc, #268]	; (402dc8 <SystemCoreClockUpdate+0x190>)
  402cbc:	601a      	str	r2, [r3, #0]
			break;
  402cbe:	e003      	b.n	402cc8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402cc0:	4b3e      	ldr	r3, [pc, #248]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402cc2:	4a3f      	ldr	r2, [pc, #252]	; (402dc0 <SystemCoreClockUpdate+0x188>)
  402cc4:	601a      	str	r2, [r3, #0]
			break;
  402cc6:	bf00      	nop
		break;
  402cc8:	e056      	b.n	402d78 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402cca:	4b3a      	ldr	r3, [pc, #232]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402ccc:	6a1b      	ldr	r3, [r3, #32]
  402cce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402cd2:	2b00      	cmp	r3, #0
  402cd4:	d003      	beq.n	402cde <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402cd6:	4b39      	ldr	r3, [pc, #228]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402cd8:	4a39      	ldr	r2, [pc, #228]	; (402dc0 <SystemCoreClockUpdate+0x188>)
  402cda:	601a      	str	r2, [r3, #0]
  402cdc:	e019      	b.n	402d12 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402cde:	4b37      	ldr	r3, [pc, #220]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402ce0:	4a38      	ldr	r2, [pc, #224]	; (402dc4 <SystemCoreClockUpdate+0x18c>)
  402ce2:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402ce4:	4b33      	ldr	r3, [pc, #204]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402ce6:	6a1b      	ldr	r3, [r3, #32]
  402ce8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402cec:	2b10      	cmp	r3, #16
  402cee:	d008      	beq.n	402d02 <SystemCoreClockUpdate+0xca>
  402cf0:	2b20      	cmp	r3, #32
  402cf2:	d00a      	beq.n	402d0a <SystemCoreClockUpdate+0xd2>
  402cf4:	2b00      	cmp	r3, #0
  402cf6:	d000      	beq.n	402cfa <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402cf8:	e00b      	b.n	402d12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402cfa:	4b30      	ldr	r3, [pc, #192]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402cfc:	4a31      	ldr	r2, [pc, #196]	; (402dc4 <SystemCoreClockUpdate+0x18c>)
  402cfe:	601a      	str	r2, [r3, #0]
					break;
  402d00:	e007      	b.n	402d12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d02:	4b2e      	ldr	r3, [pc, #184]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d04:	4a30      	ldr	r2, [pc, #192]	; (402dc8 <SystemCoreClockUpdate+0x190>)
  402d06:	601a      	str	r2, [r3, #0]
					break;
  402d08:	e003      	b.n	402d12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d0a:	4b2c      	ldr	r3, [pc, #176]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d0c:	4a2c      	ldr	r2, [pc, #176]	; (402dc0 <SystemCoreClockUpdate+0x188>)
  402d0e:	601a      	str	r2, [r3, #0]
					break;
  402d10:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402d12:	4b28      	ldr	r3, [pc, #160]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d16:	f003 0303 	and.w	r3, r3, #3
  402d1a:	2b02      	cmp	r3, #2
  402d1c:	d115      	bne.n	402d4a <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402d1e:	4b25      	ldr	r3, [pc, #148]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402d22:	0c1b      	lsrs	r3, r3, #16
  402d24:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402d28:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402d2a:	4a24      	ldr	r2, [pc, #144]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d2c:	6812      	ldr	r2, [r2, #0]
  402d2e:	fb02 f303 	mul.w	r3, r2, r3
  402d32:	4a22      	ldr	r2, [pc, #136]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d34:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402d36:	4b1f      	ldr	r3, [pc, #124]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402d3a:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402d3c:	4a1f      	ldr	r2, [pc, #124]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d3e:	6812      	ldr	r2, [r2, #0]
  402d40:	fbb2 f3f3 	udiv	r3, r2, r3
  402d44:	4a1d      	ldr	r2, [pc, #116]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d46:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402d48:	e016      	b.n	402d78 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402d4a:	4b1a      	ldr	r3, [pc, #104]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402d4e:	0c1b      	lsrs	r3, r3, #16
  402d50:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402d54:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402d56:	4a19      	ldr	r2, [pc, #100]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d58:	6812      	ldr	r2, [r2, #0]
  402d5a:	fb02 f303 	mul.w	r3, r2, r3
  402d5e:	4a17      	ldr	r2, [pc, #92]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d60:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402d62:	4b14      	ldr	r3, [pc, #80]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402d66:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402d68:	4a14      	ldr	r2, [pc, #80]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d6a:	6812      	ldr	r2, [r2, #0]
  402d6c:	fbb2 f3f3 	udiv	r3, r2, r3
  402d70:	4a12      	ldr	r2, [pc, #72]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d72:	6013      	str	r3, [r2, #0]
		break;
  402d74:	e000      	b.n	402d78 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402d76:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402d78:	4b0e      	ldr	r3, [pc, #56]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d7c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d80:	2b70      	cmp	r3, #112	; 0x70
  402d82:	d108      	bne.n	402d96 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402d84:	4b0d      	ldr	r3, [pc, #52]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d86:	681b      	ldr	r3, [r3, #0]
  402d88:	4a10      	ldr	r2, [pc, #64]	; (402dcc <SystemCoreClockUpdate+0x194>)
  402d8a:	fba2 2303 	umull	r2, r3, r2, r3
  402d8e:	085b      	lsrs	r3, r3, #1
  402d90:	4a0a      	ldr	r2, [pc, #40]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402d92:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402d94:	e00a      	b.n	402dac <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402d96:	4b07      	ldr	r3, [pc, #28]	; (402db4 <SystemCoreClockUpdate+0x17c>)
  402d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d9a:	091b      	lsrs	r3, r3, #4
  402d9c:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402da0:	4a06      	ldr	r2, [pc, #24]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402da2:	6812      	ldr	r2, [r2, #0]
  402da4:	fa22 f303 	lsr.w	r3, r2, r3
  402da8:	4a04      	ldr	r2, [pc, #16]	; (402dbc <SystemCoreClockUpdate+0x184>)
  402daa:	6013      	str	r3, [r2, #0]
}
  402dac:	bf00      	nop
  402dae:	46bd      	mov	sp, r7
  402db0:	bc80      	pop	{r7}
  402db2:	4770      	bx	lr
  402db4:	400e0400 	.word	0x400e0400
  402db8:	400e1410 	.word	0x400e1410
  402dbc:	2000000c 	.word	0x2000000c
  402dc0:	00b71b00 	.word	0x00b71b00
  402dc4:	003d0900 	.word	0x003d0900
  402dc8:	007a1200 	.word	0x007a1200
  402dcc:	aaaaaaab 	.word	0xaaaaaaab

00402dd0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402dd0:	b480      	push	{r7}
  402dd2:	b083      	sub	sp, #12
  402dd4:	af00      	add	r7, sp, #0
  402dd6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402dd8:	687b      	ldr	r3, [r7, #4]
  402dda:	4a18      	ldr	r2, [pc, #96]	; (402e3c <system_init_flash+0x6c>)
  402ddc:	4293      	cmp	r3, r2
  402dde:	d804      	bhi.n	402dea <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402de0:	4b17      	ldr	r3, [pc, #92]	; (402e40 <system_init_flash+0x70>)
  402de2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402de6:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402de8:	e023      	b.n	402e32 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402dea:	687b      	ldr	r3, [r7, #4]
  402dec:	4a15      	ldr	r2, [pc, #84]	; (402e44 <system_init_flash+0x74>)
  402dee:	4293      	cmp	r3, r2
  402df0:	d803      	bhi.n	402dfa <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402df2:	4b13      	ldr	r3, [pc, #76]	; (402e40 <system_init_flash+0x70>)
  402df4:	4a14      	ldr	r2, [pc, #80]	; (402e48 <system_init_flash+0x78>)
  402df6:	601a      	str	r2, [r3, #0]
}
  402df8:	e01b      	b.n	402e32 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402dfa:	687b      	ldr	r3, [r7, #4]
  402dfc:	4a13      	ldr	r2, [pc, #76]	; (402e4c <system_init_flash+0x7c>)
  402dfe:	4293      	cmp	r3, r2
  402e00:	d803      	bhi.n	402e0a <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402e02:	4b0f      	ldr	r3, [pc, #60]	; (402e40 <system_init_flash+0x70>)
  402e04:	4a12      	ldr	r2, [pc, #72]	; (402e50 <system_init_flash+0x80>)
  402e06:	601a      	str	r2, [r3, #0]
}
  402e08:	e013      	b.n	402e32 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402e0a:	687b      	ldr	r3, [r7, #4]
  402e0c:	4a11      	ldr	r2, [pc, #68]	; (402e54 <system_init_flash+0x84>)
  402e0e:	4293      	cmp	r3, r2
  402e10:	d803      	bhi.n	402e1a <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402e12:	4b0b      	ldr	r3, [pc, #44]	; (402e40 <system_init_flash+0x70>)
  402e14:	4a10      	ldr	r2, [pc, #64]	; (402e58 <system_init_flash+0x88>)
  402e16:	601a      	str	r2, [r3, #0]
}
  402e18:	e00b      	b.n	402e32 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402e1a:	687b      	ldr	r3, [r7, #4]
  402e1c:	4a0f      	ldr	r2, [pc, #60]	; (402e5c <system_init_flash+0x8c>)
  402e1e:	4293      	cmp	r3, r2
  402e20:	d804      	bhi.n	402e2c <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402e22:	4b07      	ldr	r3, [pc, #28]	; (402e40 <system_init_flash+0x70>)
  402e24:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402e28:	601a      	str	r2, [r3, #0]
}
  402e2a:	e002      	b.n	402e32 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402e2c:	4b04      	ldr	r3, [pc, #16]	; (402e40 <system_init_flash+0x70>)
  402e2e:	4a0c      	ldr	r2, [pc, #48]	; (402e60 <system_init_flash+0x90>)
  402e30:	601a      	str	r2, [r3, #0]
}
  402e32:	bf00      	nop
  402e34:	370c      	adds	r7, #12
  402e36:	46bd      	mov	sp, r7
  402e38:	bc80      	pop	{r7}
  402e3a:	4770      	bx	lr
  402e3c:	01312cff 	.word	0x01312cff
  402e40:	400e0a00 	.word	0x400e0a00
  402e44:	026259ff 	.word	0x026259ff
  402e48:	04000100 	.word	0x04000100
  402e4c:	039386ff 	.word	0x039386ff
  402e50:	04000200 	.word	0x04000200
  402e54:	04c4b3ff 	.word	0x04c4b3ff
  402e58:	04000300 	.word	0x04000300
  402e5c:	05f5e0ff 	.word	0x05f5e0ff
  402e60:	04000500 	.word	0x04000500

00402e64 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402e64:	b480      	push	{r7}
  402e66:	b085      	sub	sp, #20
  402e68:	af00      	add	r7, sp, #0
  402e6a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402e6c:	4b10      	ldr	r3, [pc, #64]	; (402eb0 <_sbrk+0x4c>)
  402e6e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402e70:	4b10      	ldr	r3, [pc, #64]	; (402eb4 <_sbrk+0x50>)
  402e72:	681b      	ldr	r3, [r3, #0]
  402e74:	2b00      	cmp	r3, #0
  402e76:	d102      	bne.n	402e7e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402e78:	4b0e      	ldr	r3, [pc, #56]	; (402eb4 <_sbrk+0x50>)
  402e7a:	4a0f      	ldr	r2, [pc, #60]	; (402eb8 <_sbrk+0x54>)
  402e7c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402e7e:	4b0d      	ldr	r3, [pc, #52]	; (402eb4 <_sbrk+0x50>)
  402e80:	681b      	ldr	r3, [r3, #0]
  402e82:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402e84:	68ba      	ldr	r2, [r7, #8]
  402e86:	687b      	ldr	r3, [r7, #4]
  402e88:	441a      	add	r2, r3
  402e8a:	68fb      	ldr	r3, [r7, #12]
  402e8c:	429a      	cmp	r2, r3
  402e8e:	dd02      	ble.n	402e96 <_sbrk+0x32>
		return (caddr_t) -1;	
  402e90:	f04f 33ff 	mov.w	r3, #4294967295
  402e94:	e006      	b.n	402ea4 <_sbrk+0x40>
	}

	heap += incr;
  402e96:	4b07      	ldr	r3, [pc, #28]	; (402eb4 <_sbrk+0x50>)
  402e98:	681a      	ldr	r2, [r3, #0]
  402e9a:	687b      	ldr	r3, [r7, #4]
  402e9c:	4413      	add	r3, r2
  402e9e:	4a05      	ldr	r2, [pc, #20]	; (402eb4 <_sbrk+0x50>)
  402ea0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402ea2:	68bb      	ldr	r3, [r7, #8]
}
  402ea4:	4618      	mov	r0, r3
  402ea6:	3714      	adds	r7, #20
  402ea8:	46bd      	mov	sp, r7
  402eaa:	bc80      	pop	{r7}
  402eac:	4770      	bx	lr
  402eae:	bf00      	nop
  402eb0:	2001fffc 	.word	0x2001fffc
  402eb4:	20000a7c 	.word	0x20000a7c
  402eb8:	20010200 	.word	0x20010200

00402ebc <osc_get_rate>:
{
  402ebc:	b480      	push	{r7}
  402ebe:	b083      	sub	sp, #12
  402ec0:	af00      	add	r7, sp, #0
  402ec2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402ec4:	687b      	ldr	r3, [r7, #4]
  402ec6:	2b07      	cmp	r3, #7
  402ec8:	d825      	bhi.n	402f16 <osc_get_rate+0x5a>
  402eca:	a201      	add	r2, pc, #4	; (adr r2, 402ed0 <osc_get_rate+0x14>)
  402ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402ed0:	00402ef1 	.word	0x00402ef1
  402ed4:	00402ef7 	.word	0x00402ef7
  402ed8:	00402efd 	.word	0x00402efd
  402edc:	00402f03 	.word	0x00402f03
  402ee0:	00402f07 	.word	0x00402f07
  402ee4:	00402f0b 	.word	0x00402f0b
  402ee8:	00402f0f 	.word	0x00402f0f
  402eec:	00402f13 	.word	0x00402f13
		return OSC_SLCK_32K_RC_HZ;
  402ef0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402ef4:	e010      	b.n	402f18 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402efa:	e00d      	b.n	402f18 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402efc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402f00:	e00a      	b.n	402f18 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402f02:	4b08      	ldr	r3, [pc, #32]	; (402f24 <osc_get_rate+0x68>)
  402f04:	e008      	b.n	402f18 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402f06:	4b08      	ldr	r3, [pc, #32]	; (402f28 <osc_get_rate+0x6c>)
  402f08:	e006      	b.n	402f18 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402f0a:	4b08      	ldr	r3, [pc, #32]	; (402f2c <osc_get_rate+0x70>)
  402f0c:	e004      	b.n	402f18 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402f0e:	4b07      	ldr	r3, [pc, #28]	; (402f2c <osc_get_rate+0x70>)
  402f10:	e002      	b.n	402f18 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402f12:	4b06      	ldr	r3, [pc, #24]	; (402f2c <osc_get_rate+0x70>)
  402f14:	e000      	b.n	402f18 <osc_get_rate+0x5c>
	return 0;
  402f16:	2300      	movs	r3, #0
}
  402f18:	4618      	mov	r0, r3
  402f1a:	370c      	adds	r7, #12
  402f1c:	46bd      	mov	sp, r7
  402f1e:	bc80      	pop	{r7}
  402f20:	4770      	bx	lr
  402f22:	bf00      	nop
  402f24:	003d0900 	.word	0x003d0900
  402f28:	007a1200 	.word	0x007a1200
  402f2c:	00b71b00 	.word	0x00b71b00

00402f30 <sysclk_get_main_hz>:
{
  402f30:	b580      	push	{r7, lr}
  402f32:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402f34:	2006      	movs	r0, #6
  402f36:	4b04      	ldr	r3, [pc, #16]	; (402f48 <sysclk_get_main_hz+0x18>)
  402f38:	4798      	blx	r3
  402f3a:	4602      	mov	r2, r0
  402f3c:	4613      	mov	r3, r2
  402f3e:	009b      	lsls	r3, r3, #2
  402f40:	4413      	add	r3, r2
  402f42:	009b      	lsls	r3, r3, #2
}
  402f44:	4618      	mov	r0, r3
  402f46:	bd80      	pop	{r7, pc}
  402f48:	00402ebd 	.word	0x00402ebd

00402f4c <sysclk_get_cpu_hz>:
{
  402f4c:	b580      	push	{r7, lr}
  402f4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402f50:	4b02      	ldr	r3, [pc, #8]	; (402f5c <sysclk_get_cpu_hz+0x10>)
  402f52:	4798      	blx	r3
  402f54:	4603      	mov	r3, r0
  402f56:	085b      	lsrs	r3, r3, #1
}
  402f58:	4618      	mov	r0, r3
  402f5a:	bd80      	pop	{r7, pc}
  402f5c:	00402f31 	.word	0x00402f31

00402f60 <ioport_set_pin_level>:
{
  402f60:	b480      	push	{r7}
  402f62:	b08b      	sub	sp, #44	; 0x2c
  402f64:	af00      	add	r7, sp, #0
  402f66:	6078      	str	r0, [r7, #4]
  402f68:	460b      	mov	r3, r1
  402f6a:	70fb      	strb	r3, [r7, #3]
  402f6c:	687b      	ldr	r3, [r7, #4]
  402f6e:	627b      	str	r3, [r7, #36]	; 0x24
  402f70:	78fb      	ldrb	r3, [r7, #3]
  402f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402f78:	61fb      	str	r3, [r7, #28]
  402f7a:	69fb      	ldr	r3, [r7, #28]
  402f7c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402f7e:	69bb      	ldr	r3, [r7, #24]
  402f80:	095b      	lsrs	r3, r3, #5
  402f82:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402f84:	697b      	ldr	r3, [r7, #20]
  402f86:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402f8a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402f8e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  402f90:	613b      	str	r3, [r7, #16]
	if (level) {
  402f92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402f96:	2b00      	cmp	r3, #0
  402f98:	d009      	beq.n	402fae <ioport_set_pin_level+0x4e>
  402f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402f9c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402f9e:	68fb      	ldr	r3, [r7, #12]
  402fa0:	f003 031f 	and.w	r3, r3, #31
  402fa4:	2201      	movs	r2, #1
  402fa6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402fa8:	693b      	ldr	r3, [r7, #16]
  402faa:	631a      	str	r2, [r3, #48]	; 0x30
}
  402fac:	e008      	b.n	402fc0 <ioport_set_pin_level+0x60>
  402fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402fb0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402fb2:	68bb      	ldr	r3, [r7, #8]
  402fb4:	f003 031f 	and.w	r3, r3, #31
  402fb8:	2201      	movs	r2, #1
  402fba:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402fbc:	693b      	ldr	r3, [r7, #16]
  402fbe:	635a      	str	r2, [r3, #52]	; 0x34
  402fc0:	bf00      	nop
  402fc2:	372c      	adds	r7, #44	; 0x2c
  402fc4:	46bd      	mov	sp, r7
  402fc6:	bc80      	pop	{r7}
  402fc8:	4770      	bx	lr

00402fca <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  402fca:	b480      	push	{r7}
  402fcc:	b089      	sub	sp, #36	; 0x24
  402fce:	af00      	add	r7, sp, #0
  402fd0:	6078      	str	r0, [r7, #4]
  402fd2:	687b      	ldr	r3, [r7, #4]
  402fd4:	61fb      	str	r3, [r7, #28]
  402fd6:	69fb      	ldr	r3, [r7, #28]
  402fd8:	61bb      	str	r3, [r7, #24]
  402fda:	69bb      	ldr	r3, [r7, #24]
  402fdc:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  402fde:	697b      	ldr	r3, [r7, #20]
  402fe0:	095b      	lsrs	r3, r3, #5
  402fe2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402fe4:	693b      	ldr	r3, [r7, #16]
  402fe6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402fea:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402fee:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402ff0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  402ff2:	69fb      	ldr	r3, [r7, #28]
  402ff4:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402ff6:	68fb      	ldr	r3, [r7, #12]
  402ff8:	f003 031f 	and.w	r3, r3, #31
  402ffc:	2101      	movs	r1, #1
  402ffe:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  403002:	4013      	ands	r3, r2
  403004:	2b00      	cmp	r3, #0
  403006:	bf14      	ite	ne
  403008:	2301      	movne	r3, #1
  40300a:	2300      	moveq	r3, #0
  40300c:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  40300e:	4618      	mov	r0, r3
  403010:	3724      	adds	r7, #36	; 0x24
  403012:	46bd      	mov	sp, r7
  403014:	bc80      	pop	{r7}
  403016:	4770      	bx	lr

00403018 <main>:
#include "conf_board.h"
#include "conf_clock.h"
#include "timer_interface.h"

int main (void)
{
  403018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40301c:	b093      	sub	sp, #76	; 0x4c
  40301e:	af00      	add	r7, sp, #0
	//Initialize clock and board definitions
	sysclk_init();
  403020:	4b9e      	ldr	r3, [pc, #632]	; (40329c <main+0x284>)
  403022:	4798      	blx	r3
	wdt_disable(WDT);
  403024:	489e      	ldr	r0, [pc, #632]	; (4032a0 <main+0x288>)
  403026:	4b9f      	ldr	r3, [pc, #636]	; (4032a4 <main+0x28c>)
  403028:	4798      	blx	r3
	board_init();
  40302a:	4b9f      	ldr	r3, [pc, #636]	; (4032a8 <main+0x290>)
  40302c:	4798      	blx	r3

	//Configure and start the Timer
	configure_tc();
  40302e:	4b9f      	ldr	r3, [pc, #636]	; (4032ac <main+0x294>)
  403030:	4798      	blx	r3
	
	//Configure the WiFi USART, Command pin, and Web Setup pin
	configure_usart_wifi();
  403032:	4b9f      	ldr	r3, [pc, #636]	; (4032b0 <main+0x298>)
  403034:	4798      	blx	r3
	configure_wifi_command_pin();
  403036:	4b9f      	ldr	r3, [pc, #636]	; (4032b4 <main+0x29c>)
  403038:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  40303a:	4b9f      	ldr	r3, [pc, #636]	; (4032b8 <main+0x2a0>)
  40303c:	4798      	blx	r3
	
	//Reset wiFi module

	
	//Initialize and configure the camera
	init_camera();
  40303e:	4b9f      	ldr	r3, [pc, #636]	; (4032bc <main+0x2a4>)
  403040:	4798      	blx	r3
	configure_camera();
  403042:	4b9f      	ldr	r3, [pc, #636]	; (4032c0 <main+0x2a8>)
  403044:	4798      	blx	r3
	
	write_wifi_command("set uart.flow 0 on \r\n", 2);
  403046:	2102      	movs	r1, #2
  403048:	489e      	ldr	r0, [pc, #632]	; (4032c4 <main+0x2ac>)
  40304a:	4b9f      	ldr	r3, [pc, #636]	; (4032c8 <main+0x2b0>)
  40304c:	4798      	blx	r3
	write_wifi_command("set bus.command.rx_bufsize 5000\r\n", 2);
  40304e:	2102      	movs	r1, #2
  403050:	489e      	ldr	r0, [pc, #632]	; (4032cc <main+0x2b4>)
  403052:	4b9d      	ldr	r3, [pc, #628]	; (4032c8 <main+0x2b0>)
  403054:	4798      	blx	r3
	write_wifi_command("set sy i g wlan 20\r\n", 2);
  403056:	2102      	movs	r1, #2
  403058:	489d      	ldr	r0, [pc, #628]	; (4032d0 <main+0x2b8>)
  40305a:	4b9b      	ldr	r3, [pc, #620]	; (4032c8 <main+0x2b0>)
  40305c:	4798      	blx	r3
	write_wifi_command("set sy i g network 19\r\n", 2);
  40305e:	2102      	movs	r1, #2
  403060:	489c      	ldr	r0, [pc, #624]	; (4032d4 <main+0x2bc>)
  403062:	4b99      	ldr	r3, [pc, #612]	; (4032c8 <main+0x2b0>)
  403064:	4798      	blx	r3
	write_wifi_command("set sy i g softap 21\r\n" ,2);
  403066:	2102      	movs	r1, #2
  403068:	489b      	ldr	r0, [pc, #620]	; (4032d8 <main+0x2c0>)
  40306a:	4b97      	ldr	r3, [pc, #604]	; (4032c8 <main+0x2b0>)
  40306c:	4798      	blx	r3
	write_wifi_command("set system.cmd.gpio 13\r\n", 2);
  40306e:	2102      	movs	r1, #2
  403070:	489a      	ldr	r0, [pc, #616]	; (4032dc <main+0x2c4>)
  403072:	4b95      	ldr	r3, [pc, #596]	; (4032c8 <main+0x2b0>)
  403074:	4798      	blx	r3
	write_wifi_command("set wl n o 14\r\n", 2);
  403076:	2102      	movs	r1, #2
  403078:	4899      	ldr	r0, [pc, #612]	; (4032e0 <main+0x2c8>)
  40307a:	4b93      	ldr	r3, [pc, #588]	; (4032c8 <main+0x2b0>)
  40307c:	4798      	blx	r3
	write_wifi_command("set sy c p off\r\n", 2);
  40307e:	2102      	movs	r1, #2
  403080:	4898      	ldr	r0, [pc, #608]	; (4032e4 <main+0x2cc>)
  403082:	4b91      	ldr	r3, [pc, #580]	; (4032c8 <main+0x2b0>)
  403084:	4798      	blx	r3
	write_wifi_command("set sy c e off\r\n", 2);
  403086:	2102      	movs	r1, #2
  403088:	4897      	ldr	r0, [pc, #604]	; (4032e8 <main+0x2d0>)
  40308a:	4b8f      	ldr	r3, [pc, #572]	; (4032c8 <main+0x2b0>)
  40308c:	4798      	blx	r3
	write_wifi_command("save\r\n", 2);
  40308e:	2102      	movs	r1, #2
  403090:	4896      	ldr	r0, [pc, #600]	; (4032ec <main+0x2d4>)
  403092:	4b8d      	ldr	r3, [pc, #564]	; (4032c8 <main+0x2b0>)
  403094:	4798      	blx	r3
	//write_wifi_command("reboot\r\n", 2);
	
	ioport_set_pin_level(WIFI_RESET_PIN, 0);
  403096:	2100      	movs	r1, #0
  403098:	2000      	movs	r0, #0
  40309a:	4b95      	ldr	r3, [pc, #596]	; (4032f0 <main+0x2d8>)
  40309c:	4798      	blx	r3
	delay_ms(100);
  40309e:	4b95      	ldr	r3, [pc, #596]	; (4032f4 <main+0x2dc>)
  4030a0:	4798      	blx	r3
  4030a2:	4603      	mov	r3, r0
  4030a4:	4619      	mov	r1, r3
  4030a6:	f04f 0200 	mov.w	r2, #0
  4030aa:	460b      	mov	r3, r1
  4030ac:	4614      	mov	r4, r2
  4030ae:	18db      	adds	r3, r3, r3
  4030b0:	eb44 0404 	adc.w	r4, r4, r4
  4030b4:	185b      	adds	r3, r3, r1
  4030b6:	eb44 0402 	adc.w	r4, r4, r2
  4030ba:	0166      	lsls	r6, r4, #5
  4030bc:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4030c0:	015d      	lsls	r5, r3, #5
  4030c2:	195b      	adds	r3, r3, r5
  4030c4:	eb44 0406 	adc.w	r4, r4, r6
  4030c8:	185b      	adds	r3, r3, r1
  4030ca:	eb44 0402 	adc.w	r4, r4, r2
  4030ce:	f243 61af 	movw	r1, #13999	; 0x36af
  4030d2:	f04f 0200 	mov.w	r2, #0
  4030d6:	185d      	adds	r5, r3, r1
  4030d8:	eb44 0602 	adc.w	r6, r4, r2
  4030dc:	4628      	mov	r0, r5
  4030de:	4631      	mov	r1, r6
  4030e0:	4c85      	ldr	r4, [pc, #532]	; (4032f8 <main+0x2e0>)
  4030e2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4030e6:	f04f 0300 	mov.w	r3, #0
  4030ea:	47a0      	blx	r4
  4030ec:	4603      	mov	r3, r0
  4030ee:	460c      	mov	r4, r1
  4030f0:	4618      	mov	r0, r3
  4030f2:	4b82      	ldr	r3, [pc, #520]	; (4032fc <main+0x2e4>)
  4030f4:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, 1);
  4030f6:	2101      	movs	r1, #1
  4030f8:	2000      	movs	r0, #0
  4030fa:	4b7d      	ldr	r3, [pc, #500]	; (4032f0 <main+0x2d8>)
  4030fc:	4798      	blx	r3
		
	wifi_setup_button_flag=false;
  4030fe:	4a80      	ldr	r2, [pc, #512]	; (403300 <main+0x2e8>)
  403100:	2300      	movs	r3, #0
  403102:	6013      	str	r3, [r2, #0]
	
	while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  403104:	e039      	b.n	40317a <main+0x162>
		if (wifi_setup_button_flag){
  403106:	4b7e      	ldr	r3, [pc, #504]	; (403300 <main+0x2e8>)
  403108:	681b      	ldr	r3, [r3, #0]
  40310a:	2b00      	cmp	r3, #0
  40310c:	d035      	beq.n	40317a <main+0x162>
			write_wifi_command("setup web\r\n", 1);
  40310e:	2101      	movs	r1, #1
  403110:	487c      	ldr	r0, [pc, #496]	; (403304 <main+0x2ec>)
  403112:	4b6d      	ldr	r3, [pc, #436]	; (4032c8 <main+0x2b0>)
  403114:	4798      	blx	r3
			delay_ms(100);
  403116:	4b77      	ldr	r3, [pc, #476]	; (4032f4 <main+0x2dc>)
  403118:	4798      	blx	r3
  40311a:	4603      	mov	r3, r0
  40311c:	4619      	mov	r1, r3
  40311e:	f04f 0200 	mov.w	r2, #0
  403122:	460b      	mov	r3, r1
  403124:	4614      	mov	r4, r2
  403126:	18db      	adds	r3, r3, r3
  403128:	eb44 0404 	adc.w	r4, r4, r4
  40312c:	185b      	adds	r3, r3, r1
  40312e:	eb44 0402 	adc.w	r4, r4, r2
  403132:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  403136:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  40313a:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  40313e:	eb13 030a 	adds.w	r3, r3, sl
  403142:	eb44 040b 	adc.w	r4, r4, fp
  403146:	185b      	adds	r3, r3, r1
  403148:	eb44 0402 	adc.w	r4, r4, r2
  40314c:	f243 61af 	movw	r1, #13999	; 0x36af
  403150:	f04f 0200 	mov.w	r2, #0
  403154:	185d      	adds	r5, r3, r1
  403156:	eb44 0602 	adc.w	r6, r4, r2
  40315a:	4628      	mov	r0, r5
  40315c:	4631      	mov	r1, r6
  40315e:	4c66      	ldr	r4, [pc, #408]	; (4032f8 <main+0x2e0>)
  403160:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403164:	f04f 0300 	mov.w	r3, #0
  403168:	47a0      	blx	r4
  40316a:	4603      	mov	r3, r0
  40316c:	460c      	mov	r4, r1
  40316e:	4618      	mov	r0, r3
  403170:	4b62      	ldr	r3, [pc, #392]	; (4032fc <main+0x2e4>)
  403172:	4798      	blx	r3
			wifi_setup_button_flag = 0;
  403174:	4a62      	ldr	r2, [pc, #392]	; (403300 <main+0x2e8>)
  403176:	2300      	movs	r3, #0
  403178:	6013      	str	r3, [r2, #0]
	while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  40317a:	200a      	movs	r0, #10
  40317c:	4b62      	ldr	r3, [pc, #392]	; (403308 <main+0x2f0>)
  40317e:	4798      	blx	r3
  403180:	4603      	mov	r3, r0
  403182:	f083 0301 	eor.w	r3, r3, #1
  403186:	b2db      	uxtb	r3, r3
  403188:	2b00      	cmp	r3, #0
  40318a:	d1bc      	bne.n	403106 <main+0xee>


	// tell wifi to turn off command prompt and echo
	
	// tell Wifi to turn off command prompt and echo
	wifi_setup_button_flag=false;
  40318c:	4a5c      	ldr	r2, [pc, #368]	; (403300 <main+0x2e8>)
  40318e:	2300      	movs	r3, #0
  403190:	6013      	str	r3, [r2, #0]
	
	while(1) {
		if(wifi_setup_button_flag){
  403192:	4b5b      	ldr	r3, [pc, #364]	; (403300 <main+0x2e8>)
  403194:	681b      	ldr	r3, [r3, #0]
  403196:	2b00      	cmp	r3, #0
  403198:	f000 8136 	beq.w	403408 <main+0x3f0>
			write_wifi_command("setup web\r\n", 1);
  40319c:	2101      	movs	r1, #1
  40319e:	4859      	ldr	r0, [pc, #356]	; (403304 <main+0x2ec>)
  4031a0:	4b49      	ldr	r3, [pc, #292]	; (4032c8 <main+0x2b0>)
  4031a2:	4798      	blx	r3
			delay_ms(100);
  4031a4:	4b53      	ldr	r3, [pc, #332]	; (4032f4 <main+0x2dc>)
  4031a6:	4798      	blx	r3
  4031a8:	4603      	mov	r3, r0
  4031aa:	4619      	mov	r1, r3
  4031ac:	f04f 0200 	mov.w	r2, #0
  4031b0:	460b      	mov	r3, r1
  4031b2:	4614      	mov	r4, r2
  4031b4:	18db      	adds	r3, r3, r3
  4031b6:	eb44 0404 	adc.w	r4, r4, r4
  4031ba:	185b      	adds	r3, r3, r1
  4031bc:	eb44 0402 	adc.w	r4, r4, r2
  4031c0:	ea4f 1944 	mov.w	r9, r4, lsl #5
  4031c4:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  4031c8:	ea4f 1843 	mov.w	r8, r3, lsl #5
  4031cc:	eb13 0308 	adds.w	r3, r3, r8
  4031d0:	eb44 0409 	adc.w	r4, r4, r9
  4031d4:	185b      	adds	r3, r3, r1
  4031d6:	eb44 0402 	adc.w	r4, r4, r2
  4031da:	f243 61af 	movw	r1, #13999	; 0x36af
  4031de:	f04f 0200 	mov.w	r2, #0
  4031e2:	185d      	adds	r5, r3, r1
  4031e4:	eb44 0602 	adc.w	r6, r4, r2
  4031e8:	4628      	mov	r0, r5
  4031ea:	4631      	mov	r1, r6
  4031ec:	4c42      	ldr	r4, [pc, #264]	; (4032f8 <main+0x2e0>)
  4031ee:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4031f2:	f04f 0300 	mov.w	r3, #0
  4031f6:	47a0      	blx	r4
  4031f8:	4603      	mov	r3, r0
  4031fa:	460c      	mov	r4, r1
  4031fc:	4618      	mov	r0, r3
  4031fe:	4b3f      	ldr	r3, [pc, #252]	; (4032fc <main+0x2e4>)
  403200:	4798      	blx	r3
			wifi_setup_button_flag=0;
  403202:	4a3f      	ldr	r2, [pc, #252]	; (403300 <main+0x2e8>)
  403204:	2300      	movs	r3, #0
  403206:	6013      	str	r3, [r2, #0]
			while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  403208:	e03e      	b.n	403288 <main+0x270>
				if (wifi_setup_button_flag){
  40320a:	4b3d      	ldr	r3, [pc, #244]	; (403300 <main+0x2e8>)
  40320c:	681b      	ldr	r3, [r3, #0]
  40320e:	2b00      	cmp	r3, #0
  403210:	d03a      	beq.n	403288 <main+0x270>
					write_wifi_command("setup web\r\n", 1);
  403212:	2101      	movs	r1, #1
  403214:	483b      	ldr	r0, [pc, #236]	; (403304 <main+0x2ec>)
  403216:	4b2c      	ldr	r3, [pc, #176]	; (4032c8 <main+0x2b0>)
  403218:	4798      	blx	r3
					delay_ms(100);
  40321a:	4b36      	ldr	r3, [pc, #216]	; (4032f4 <main+0x2dc>)
  40321c:	4798      	blx	r3
  40321e:	4603      	mov	r3, r0
  403220:	4619      	mov	r1, r3
  403222:	f04f 0200 	mov.w	r2, #0
  403226:	460b      	mov	r3, r1
  403228:	4614      	mov	r4, r2
  40322a:	18db      	adds	r3, r3, r3
  40322c:	eb44 0404 	adc.w	r4, r4, r4
  403230:	185b      	adds	r3, r3, r1
  403232:	eb44 0402 	adc.w	r4, r4, r2
  403236:	0160      	lsls	r0, r4, #5
  403238:	63f8      	str	r0, [r7, #60]	; 0x3c
  40323a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
  40323c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  403240:	63f8      	str	r0, [r7, #60]	; 0x3c
  403242:	0158      	lsls	r0, r3, #5
  403244:	63b8      	str	r0, [r7, #56]	; 0x38
  403246:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	; 0x38
  40324a:	18ed      	adds	r5, r5, r3
  40324c:	eb46 0604 	adc.w	r6, r6, r4
  403250:	462b      	mov	r3, r5
  403252:	4634      	mov	r4, r6
  403254:	185b      	adds	r3, r3, r1
  403256:	eb44 0402 	adc.w	r4, r4, r2
  40325a:	f243 61af 	movw	r1, #13999	; 0x36af
  40325e:	f04f 0200 	mov.w	r2, #0
  403262:	185d      	adds	r5, r3, r1
  403264:	eb44 0602 	adc.w	r6, r4, r2
  403268:	4628      	mov	r0, r5
  40326a:	4631      	mov	r1, r6
  40326c:	4c22      	ldr	r4, [pc, #136]	; (4032f8 <main+0x2e0>)
  40326e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403272:	f04f 0300 	mov.w	r3, #0
  403276:	47a0      	blx	r4
  403278:	4603      	mov	r3, r0
  40327a:	460c      	mov	r4, r1
  40327c:	4618      	mov	r0, r3
  40327e:	4b1f      	ldr	r3, [pc, #124]	; (4032fc <main+0x2e4>)
  403280:	4798      	blx	r3
					wifi_setup_button_flag = 0;
  403282:	4a1f      	ldr	r2, [pc, #124]	; (403300 <main+0x2e8>)
  403284:	2300      	movs	r3, #0
  403286:	6013      	str	r3, [r2, #0]
			while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  403288:	200a      	movs	r0, #10
  40328a:	4b1f      	ldr	r3, [pc, #124]	; (403308 <main+0x2f0>)
  40328c:	4798      	blx	r3
  40328e:	4603      	mov	r3, r0
  403290:	f083 0301 	eor.w	r3, r3, #1
  403294:	b2db      	uxtb	r3, r3
  403296:	2b00      	cmp	r3, #0
  403298:	d1b7      	bne.n	40320a <main+0x1f2>
				}
				
			}
		}
		while(ioport_get_pin_level(WIFI_STATUS)==0){
  40329a:	e0b5      	b.n	403408 <main+0x3f0>
  40329c:	00400421 	.word	0x00400421
  4032a0:	400e1450 	.word	0x400e1450
  4032a4:	00401739 	.word	0x00401739
  4032a8:	00402b19 	.word	0x00402b19
  4032ac:	004023d1 	.word	0x004023d1
  4032b0:	00402621 	.word	0x00402621
  4032b4:	004026d1 	.word	0x004026d1
  4032b8:	00402731 	.word	0x00402731
  4032bc:	00401acd 	.word	0x00401acd
  4032c0:	00401b91 	.word	0x00401b91
  4032c4:	00409028 	.word	0x00409028
  4032c8:	00402791 	.word	0x00402791
  4032cc:	00409040 	.word	0x00409040
  4032d0:	00409064 	.word	0x00409064
  4032d4:	0040907c 	.word	0x0040907c
  4032d8:	00409094 	.word	0x00409094
  4032dc:	004090ac 	.word	0x004090ac
  4032e0:	004090c8 	.word	0x004090c8
  4032e4:	004090d8 	.word	0x004090d8
  4032e8:	004090ec 	.word	0x004090ec
  4032ec:	00409100 	.word	0x00409100
  4032f0:	00402f61 	.word	0x00402f61
  4032f4:	00402f4d 	.word	0x00402f4d
  4032f8:	004034f1 	.word	0x004034f1
  4032fc:	20000001 	.word	0x20000001
  403300:	20000a60 	.word	0x20000a60
  403304:	00409108 	.word	0x00409108
  403308:	00402fcb 	.word	0x00402fcb
			ioport_set_pin_level(WIFI_RESET_PIN, 0);
  40330c:	2100      	movs	r1, #0
  40330e:	2000      	movs	r0, #0
  403310:	4b6d      	ldr	r3, [pc, #436]	; (4034c8 <main+0x4b0>)
  403312:	4798      	blx	r3
			delay_ms(100);
  403314:	4b6d      	ldr	r3, [pc, #436]	; (4034cc <main+0x4b4>)
  403316:	4798      	blx	r3
  403318:	4603      	mov	r3, r0
  40331a:	4619      	mov	r1, r3
  40331c:	f04f 0200 	mov.w	r2, #0
  403320:	460b      	mov	r3, r1
  403322:	4614      	mov	r4, r2
  403324:	18db      	adds	r3, r3, r3
  403326:	eb44 0404 	adc.w	r4, r4, r4
  40332a:	185b      	adds	r3, r3, r1
  40332c:	eb44 0402 	adc.w	r4, r4, r2
  403330:	0160      	lsls	r0, r4, #5
  403332:	6378      	str	r0, [r7, #52]	; 0x34
  403334:	6b78      	ldr	r0, [r7, #52]	; 0x34
  403336:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  40333a:	6378      	str	r0, [r7, #52]	; 0x34
  40333c:	0158      	lsls	r0, r3, #5
  40333e:	6338      	str	r0, [r7, #48]	; 0x30
  403340:	e9d7 560c 	ldrd	r5, r6, [r7, #48]	; 0x30
  403344:	18ed      	adds	r5, r5, r3
  403346:	eb46 0604 	adc.w	r6, r6, r4
  40334a:	462b      	mov	r3, r5
  40334c:	4634      	mov	r4, r6
  40334e:	185b      	adds	r3, r3, r1
  403350:	eb44 0402 	adc.w	r4, r4, r2
  403354:	f243 61af 	movw	r1, #13999	; 0x36af
  403358:	f04f 0200 	mov.w	r2, #0
  40335c:	185d      	adds	r5, r3, r1
  40335e:	eb44 0602 	adc.w	r6, r4, r2
  403362:	4628      	mov	r0, r5
  403364:	4631      	mov	r1, r6
  403366:	4c5a      	ldr	r4, [pc, #360]	; (4034d0 <main+0x4b8>)
  403368:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40336c:	f04f 0300 	mov.w	r3, #0
  403370:	47a0      	blx	r4
  403372:	4603      	mov	r3, r0
  403374:	460c      	mov	r4, r1
  403376:	4618      	mov	r0, r3
  403378:	4b56      	ldr	r3, [pc, #344]	; (4034d4 <main+0x4bc>)
  40337a:	4798      	blx	r3
			ioport_set_pin_level(WIFI_RESET_PIN, 1);
  40337c:	2101      	movs	r1, #1
  40337e:	2000      	movs	r0, #0
  403380:	4b51      	ldr	r3, [pc, #324]	; (4034c8 <main+0x4b0>)
  403382:	4798      	blx	r3
			delay_ms(500);
  403384:	4b51      	ldr	r3, [pc, #324]	; (4034cc <main+0x4b4>)
  403386:	4798      	blx	r3
  403388:	4603      	mov	r3, r0
  40338a:	4619      	mov	r1, r3
  40338c:	f04f 0200 	mov.w	r2, #0
  403390:	460b      	mov	r3, r1
  403392:	4614      	mov	r4, r2
  403394:	0160      	lsls	r0, r4, #5
  403396:	62f8      	str	r0, [r7, #44]	; 0x2c
  403398:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  40339a:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  40339e:	62f8      	str	r0, [r7, #44]	; 0x2c
  4033a0:	015b      	lsls	r3, r3, #5
  4033a2:	62bb      	str	r3, [r7, #40]	; 0x28
  4033a4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  4033a8:	1a5b      	subs	r3, r3, r1
  4033aa:	eb64 0402 	sbc.w	r4, r4, r2
  4033ae:	00a0      	lsls	r0, r4, #2
  4033b0:	6278      	str	r0, [r7, #36]	; 0x24
  4033b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
  4033b4:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4033b8:	6278      	str	r0, [r7, #36]	; 0x24
  4033ba:	009b      	lsls	r3, r3, #2
  4033bc:	623b      	str	r3, [r7, #32]
  4033be:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  4033c2:	185b      	adds	r3, r3, r1
  4033c4:	eb44 0402 	adc.w	r4, r4, r2
  4033c8:	00a2      	lsls	r2, r4, #2
  4033ca:	61fa      	str	r2, [r7, #28]
  4033cc:	69fa      	ldr	r2, [r7, #28]
  4033ce:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  4033d2:	61fa      	str	r2, [r7, #28]
  4033d4:	009b      	lsls	r3, r3, #2
  4033d6:	61bb      	str	r3, [r7, #24]
  4033d8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  4033dc:	4619      	mov	r1, r3
  4033de:	4622      	mov	r2, r4
  4033e0:	f243 63af 	movw	r3, #13999	; 0x36af
  4033e4:	f04f 0400 	mov.w	r4, #0
  4033e8:	18cd      	adds	r5, r1, r3
  4033ea:	eb42 0604 	adc.w	r6, r2, r4
  4033ee:	4628      	mov	r0, r5
  4033f0:	4631      	mov	r1, r6
  4033f2:	4c37      	ldr	r4, [pc, #220]	; (4034d0 <main+0x4b8>)
  4033f4:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4033f8:	f04f 0300 	mov.w	r3, #0
  4033fc:	47a0      	blx	r4
  4033fe:	4603      	mov	r3, r0
  403400:	460c      	mov	r4, r1
  403402:	4618      	mov	r0, r3
  403404:	4b33      	ldr	r3, [pc, #204]	; (4034d4 <main+0x4bc>)
  403406:	4798      	blx	r3
		while(ioport_get_pin_level(WIFI_STATUS)==0){
  403408:	200a      	movs	r0, #10
  40340a:	4b33      	ldr	r3, [pc, #204]	; (4034d8 <main+0x4c0>)
  40340c:	4798      	blx	r3
  40340e:	4603      	mov	r3, r0
  403410:	f083 0301 	eor.w	r3, r3, #1
  403414:	b2db      	uxtb	r3, r3
  403416:	2b00      	cmp	r3, #0
  403418:	f47f af78 	bne.w	40330c <main+0x2f4>
		}
		write_wifi_command("poll all\r\n", 1);
  40341c:	2101      	movs	r1, #1
  40341e:	482f      	ldr	r0, [pc, #188]	; (4034dc <main+0x4c4>)
  403420:	4b2f      	ldr	r3, [pc, #188]	; (4034e0 <main+0x4c8>)
  403422:	4798      	blx	r3
		
		while(1) {
			if(wait_flag){
  403424:	4b2f      	ldr	r3, [pc, #188]	; (4034e4 <main+0x4cc>)
  403426:	681b      	ldr	r3, [r3, #0]
  403428:	2b00      	cmp	r3, #0
  40342a:	d045      	beq.n	4034b8 <main+0x4a0>
				delay_ms(1000);
  40342c:	4b27      	ldr	r3, [pc, #156]	; (4034cc <main+0x4b4>)
  40342e:	4798      	blx	r3
  403430:	4603      	mov	r3, r0
  403432:	4619      	mov	r1, r3
  403434:	f04f 0200 	mov.w	r2, #0
  403438:	460b      	mov	r3, r1
  40343a:	4614      	mov	r4, r2
  40343c:	0160      	lsls	r0, r4, #5
  40343e:	6178      	str	r0, [r7, #20]
  403440:	6978      	ldr	r0, [r7, #20]
  403442:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  403446:	6178      	str	r0, [r7, #20]
  403448:	015b      	lsls	r3, r3, #5
  40344a:	613b      	str	r3, [r7, #16]
  40344c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  403450:	1a5b      	subs	r3, r3, r1
  403452:	eb64 0402 	sbc.w	r4, r4, r2
  403456:	00a0      	lsls	r0, r4, #2
  403458:	60f8      	str	r0, [r7, #12]
  40345a:	68f8      	ldr	r0, [r7, #12]
  40345c:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  403460:	60f8      	str	r0, [r7, #12]
  403462:	009b      	lsls	r3, r3, #2
  403464:	60bb      	str	r3, [r7, #8]
  403466:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  40346a:	185b      	adds	r3, r3, r1
  40346c:	eb44 0402 	adc.w	r4, r4, r2
  403470:	00e2      	lsls	r2, r4, #3
  403472:	607a      	str	r2, [r7, #4]
  403474:	687a      	ldr	r2, [r7, #4]
  403476:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  40347a:	607a      	str	r2, [r7, #4]
  40347c:	00db      	lsls	r3, r3, #3
  40347e:	603b      	str	r3, [r7, #0]
  403480:	e9d7 3400 	ldrd	r3, r4, [r7]
  403484:	4619      	mov	r1, r3
  403486:	4622      	mov	r2, r4
  403488:	f243 63af 	movw	r3, #13999	; 0x36af
  40348c:	f04f 0400 	mov.w	r4, #0
  403490:	18cd      	adds	r5, r1, r3
  403492:	eb42 0604 	adc.w	r6, r2, r4
  403496:	4628      	mov	r0, r5
  403498:	4631      	mov	r1, r6
  40349a:	4c0d      	ldr	r4, [pc, #52]	; (4034d0 <main+0x4b8>)
  40349c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4034a0:	f04f 0300 	mov.w	r3, #0
  4034a4:	47a0      	blx	r4
  4034a6:	4603      	mov	r3, r0
  4034a8:	460c      	mov	r4, r1
  4034aa:	4618      	mov	r0, r3
  4034ac:	4b09      	ldr	r3, [pc, #36]	; (4034d4 <main+0x4bc>)
  4034ae:	4798      	blx	r3
				wait_flag=0;
  4034b0:	4b0c      	ldr	r3, [pc, #48]	; (4034e4 <main+0x4cc>)
  4034b2:	2200      	movs	r2, #0
  4034b4:	601a      	str	r2, [r3, #0]
  4034b6:	e7b5      	b.n	403424 <main+0x40c>
				} else{
					uint8_t get_image = start_capture();
  4034b8:	4b0b      	ldr	r3, [pc, #44]	; (4034e8 <main+0x4d0>)
  4034ba:	4798      	blx	r3
  4034bc:	4603      	mov	r3, r0
  4034be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					write_image_to_file();
  4034c2:	4b0a      	ldr	r3, [pc, #40]	; (4034ec <main+0x4d4>)
  4034c4:	4798      	blx	r3
			if(wait_flag){
  4034c6:	e7ad      	b.n	403424 <main+0x40c>
  4034c8:	00402f61 	.word	0x00402f61
  4034cc:	00402f4d 	.word	0x00402f4d
  4034d0:	004034f1 	.word	0x004034f1
  4034d4:	20000001 	.word	0x20000001
  4034d8:	00402fcb 	.word	0x00402fcb
  4034dc:	00409114 	.word	0x00409114
  4034e0:	00402791 	.word	0x00402791
  4034e4:	20000a70 	.word	0x20000a70
  4034e8:	00401c65 	.word	0x00401c65
  4034ec:	004027e1 	.word	0x004027e1

004034f0 <__aeabi_uldivmod>:
  4034f0:	b953      	cbnz	r3, 403508 <__aeabi_uldivmod+0x18>
  4034f2:	b94a      	cbnz	r2, 403508 <__aeabi_uldivmod+0x18>
  4034f4:	2900      	cmp	r1, #0
  4034f6:	bf08      	it	eq
  4034f8:	2800      	cmpeq	r0, #0
  4034fa:	bf1c      	itt	ne
  4034fc:	f04f 31ff 	movne.w	r1, #4294967295
  403500:	f04f 30ff 	movne.w	r0, #4294967295
  403504:	f000 b97a 	b.w	4037fc <__aeabi_idiv0>
  403508:	f1ad 0c08 	sub.w	ip, sp, #8
  40350c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403510:	f000 f806 	bl	403520 <__udivmoddi4>
  403514:	f8dd e004 	ldr.w	lr, [sp, #4]
  403518:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40351c:	b004      	add	sp, #16
  40351e:	4770      	bx	lr

00403520 <__udivmoddi4>:
  403520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403524:	468c      	mov	ip, r1
  403526:	460d      	mov	r5, r1
  403528:	4604      	mov	r4, r0
  40352a:	9e08      	ldr	r6, [sp, #32]
  40352c:	2b00      	cmp	r3, #0
  40352e:	d151      	bne.n	4035d4 <__udivmoddi4+0xb4>
  403530:	428a      	cmp	r2, r1
  403532:	4617      	mov	r7, r2
  403534:	d96d      	bls.n	403612 <__udivmoddi4+0xf2>
  403536:	fab2 fe82 	clz	lr, r2
  40353a:	f1be 0f00 	cmp.w	lr, #0
  40353e:	d00b      	beq.n	403558 <__udivmoddi4+0x38>
  403540:	f1ce 0c20 	rsb	ip, lr, #32
  403544:	fa01 f50e 	lsl.w	r5, r1, lr
  403548:	fa20 fc0c 	lsr.w	ip, r0, ip
  40354c:	fa02 f70e 	lsl.w	r7, r2, lr
  403550:	ea4c 0c05 	orr.w	ip, ip, r5
  403554:	fa00 f40e 	lsl.w	r4, r0, lr
  403558:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40355c:	0c25      	lsrs	r5, r4, #16
  40355e:	fbbc f8fa 	udiv	r8, ip, sl
  403562:	fa1f f987 	uxth.w	r9, r7
  403566:	fb0a cc18 	mls	ip, sl, r8, ip
  40356a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40356e:	fb08 f309 	mul.w	r3, r8, r9
  403572:	42ab      	cmp	r3, r5
  403574:	d90a      	bls.n	40358c <__udivmoddi4+0x6c>
  403576:	19ed      	adds	r5, r5, r7
  403578:	f108 32ff 	add.w	r2, r8, #4294967295
  40357c:	f080 8123 	bcs.w	4037c6 <__udivmoddi4+0x2a6>
  403580:	42ab      	cmp	r3, r5
  403582:	f240 8120 	bls.w	4037c6 <__udivmoddi4+0x2a6>
  403586:	f1a8 0802 	sub.w	r8, r8, #2
  40358a:	443d      	add	r5, r7
  40358c:	1aed      	subs	r5, r5, r3
  40358e:	b2a4      	uxth	r4, r4
  403590:	fbb5 f0fa 	udiv	r0, r5, sl
  403594:	fb0a 5510 	mls	r5, sl, r0, r5
  403598:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40359c:	fb00 f909 	mul.w	r9, r0, r9
  4035a0:	45a1      	cmp	r9, r4
  4035a2:	d909      	bls.n	4035b8 <__udivmoddi4+0x98>
  4035a4:	19e4      	adds	r4, r4, r7
  4035a6:	f100 33ff 	add.w	r3, r0, #4294967295
  4035aa:	f080 810a 	bcs.w	4037c2 <__udivmoddi4+0x2a2>
  4035ae:	45a1      	cmp	r9, r4
  4035b0:	f240 8107 	bls.w	4037c2 <__udivmoddi4+0x2a2>
  4035b4:	3802      	subs	r0, #2
  4035b6:	443c      	add	r4, r7
  4035b8:	eba4 0409 	sub.w	r4, r4, r9
  4035bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4035c0:	2100      	movs	r1, #0
  4035c2:	2e00      	cmp	r6, #0
  4035c4:	d061      	beq.n	40368a <__udivmoddi4+0x16a>
  4035c6:	fa24 f40e 	lsr.w	r4, r4, lr
  4035ca:	2300      	movs	r3, #0
  4035cc:	6034      	str	r4, [r6, #0]
  4035ce:	6073      	str	r3, [r6, #4]
  4035d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035d4:	428b      	cmp	r3, r1
  4035d6:	d907      	bls.n	4035e8 <__udivmoddi4+0xc8>
  4035d8:	2e00      	cmp	r6, #0
  4035da:	d054      	beq.n	403686 <__udivmoddi4+0x166>
  4035dc:	2100      	movs	r1, #0
  4035de:	e886 0021 	stmia.w	r6, {r0, r5}
  4035e2:	4608      	mov	r0, r1
  4035e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035e8:	fab3 f183 	clz	r1, r3
  4035ec:	2900      	cmp	r1, #0
  4035ee:	f040 808e 	bne.w	40370e <__udivmoddi4+0x1ee>
  4035f2:	42ab      	cmp	r3, r5
  4035f4:	d302      	bcc.n	4035fc <__udivmoddi4+0xdc>
  4035f6:	4282      	cmp	r2, r0
  4035f8:	f200 80fa 	bhi.w	4037f0 <__udivmoddi4+0x2d0>
  4035fc:	1a84      	subs	r4, r0, r2
  4035fe:	eb65 0503 	sbc.w	r5, r5, r3
  403602:	2001      	movs	r0, #1
  403604:	46ac      	mov	ip, r5
  403606:	2e00      	cmp	r6, #0
  403608:	d03f      	beq.n	40368a <__udivmoddi4+0x16a>
  40360a:	e886 1010 	stmia.w	r6, {r4, ip}
  40360e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403612:	b912      	cbnz	r2, 40361a <__udivmoddi4+0xfa>
  403614:	2701      	movs	r7, #1
  403616:	fbb7 f7f2 	udiv	r7, r7, r2
  40361a:	fab7 fe87 	clz	lr, r7
  40361e:	f1be 0f00 	cmp.w	lr, #0
  403622:	d134      	bne.n	40368e <__udivmoddi4+0x16e>
  403624:	1beb      	subs	r3, r5, r7
  403626:	0c3a      	lsrs	r2, r7, #16
  403628:	fa1f fc87 	uxth.w	ip, r7
  40362c:	2101      	movs	r1, #1
  40362e:	fbb3 f8f2 	udiv	r8, r3, r2
  403632:	0c25      	lsrs	r5, r4, #16
  403634:	fb02 3318 	mls	r3, r2, r8, r3
  403638:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40363c:	fb0c f308 	mul.w	r3, ip, r8
  403640:	42ab      	cmp	r3, r5
  403642:	d907      	bls.n	403654 <__udivmoddi4+0x134>
  403644:	19ed      	adds	r5, r5, r7
  403646:	f108 30ff 	add.w	r0, r8, #4294967295
  40364a:	d202      	bcs.n	403652 <__udivmoddi4+0x132>
  40364c:	42ab      	cmp	r3, r5
  40364e:	f200 80d1 	bhi.w	4037f4 <__udivmoddi4+0x2d4>
  403652:	4680      	mov	r8, r0
  403654:	1aed      	subs	r5, r5, r3
  403656:	b2a3      	uxth	r3, r4
  403658:	fbb5 f0f2 	udiv	r0, r5, r2
  40365c:	fb02 5510 	mls	r5, r2, r0, r5
  403660:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403664:	fb0c fc00 	mul.w	ip, ip, r0
  403668:	45a4      	cmp	ip, r4
  40366a:	d907      	bls.n	40367c <__udivmoddi4+0x15c>
  40366c:	19e4      	adds	r4, r4, r7
  40366e:	f100 33ff 	add.w	r3, r0, #4294967295
  403672:	d202      	bcs.n	40367a <__udivmoddi4+0x15a>
  403674:	45a4      	cmp	ip, r4
  403676:	f200 80b8 	bhi.w	4037ea <__udivmoddi4+0x2ca>
  40367a:	4618      	mov	r0, r3
  40367c:	eba4 040c 	sub.w	r4, r4, ip
  403680:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403684:	e79d      	b.n	4035c2 <__udivmoddi4+0xa2>
  403686:	4631      	mov	r1, r6
  403688:	4630      	mov	r0, r6
  40368a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40368e:	f1ce 0420 	rsb	r4, lr, #32
  403692:	fa05 f30e 	lsl.w	r3, r5, lr
  403696:	fa07 f70e 	lsl.w	r7, r7, lr
  40369a:	fa20 f804 	lsr.w	r8, r0, r4
  40369e:	0c3a      	lsrs	r2, r7, #16
  4036a0:	fa25 f404 	lsr.w	r4, r5, r4
  4036a4:	ea48 0803 	orr.w	r8, r8, r3
  4036a8:	fbb4 f1f2 	udiv	r1, r4, r2
  4036ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4036b0:	fb02 4411 	mls	r4, r2, r1, r4
  4036b4:	fa1f fc87 	uxth.w	ip, r7
  4036b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4036bc:	fb01 f30c 	mul.w	r3, r1, ip
  4036c0:	42ab      	cmp	r3, r5
  4036c2:	fa00 f40e 	lsl.w	r4, r0, lr
  4036c6:	d909      	bls.n	4036dc <__udivmoddi4+0x1bc>
  4036c8:	19ed      	adds	r5, r5, r7
  4036ca:	f101 30ff 	add.w	r0, r1, #4294967295
  4036ce:	f080 808a 	bcs.w	4037e6 <__udivmoddi4+0x2c6>
  4036d2:	42ab      	cmp	r3, r5
  4036d4:	f240 8087 	bls.w	4037e6 <__udivmoddi4+0x2c6>
  4036d8:	3902      	subs	r1, #2
  4036da:	443d      	add	r5, r7
  4036dc:	1aeb      	subs	r3, r5, r3
  4036de:	fa1f f588 	uxth.w	r5, r8
  4036e2:	fbb3 f0f2 	udiv	r0, r3, r2
  4036e6:	fb02 3310 	mls	r3, r2, r0, r3
  4036ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4036ee:	fb00 f30c 	mul.w	r3, r0, ip
  4036f2:	42ab      	cmp	r3, r5
  4036f4:	d907      	bls.n	403706 <__udivmoddi4+0x1e6>
  4036f6:	19ed      	adds	r5, r5, r7
  4036f8:	f100 38ff 	add.w	r8, r0, #4294967295
  4036fc:	d26f      	bcs.n	4037de <__udivmoddi4+0x2be>
  4036fe:	42ab      	cmp	r3, r5
  403700:	d96d      	bls.n	4037de <__udivmoddi4+0x2be>
  403702:	3802      	subs	r0, #2
  403704:	443d      	add	r5, r7
  403706:	1aeb      	subs	r3, r5, r3
  403708:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40370c:	e78f      	b.n	40362e <__udivmoddi4+0x10e>
  40370e:	f1c1 0720 	rsb	r7, r1, #32
  403712:	fa22 f807 	lsr.w	r8, r2, r7
  403716:	408b      	lsls	r3, r1
  403718:	fa05 f401 	lsl.w	r4, r5, r1
  40371c:	ea48 0303 	orr.w	r3, r8, r3
  403720:	fa20 fe07 	lsr.w	lr, r0, r7
  403724:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403728:	40fd      	lsrs	r5, r7
  40372a:	ea4e 0e04 	orr.w	lr, lr, r4
  40372e:	fbb5 f9fc 	udiv	r9, r5, ip
  403732:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403736:	fb0c 5519 	mls	r5, ip, r9, r5
  40373a:	fa1f f883 	uxth.w	r8, r3
  40373e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403742:	fb09 f408 	mul.w	r4, r9, r8
  403746:	42ac      	cmp	r4, r5
  403748:	fa02 f201 	lsl.w	r2, r2, r1
  40374c:	fa00 fa01 	lsl.w	sl, r0, r1
  403750:	d908      	bls.n	403764 <__udivmoddi4+0x244>
  403752:	18ed      	adds	r5, r5, r3
  403754:	f109 30ff 	add.w	r0, r9, #4294967295
  403758:	d243      	bcs.n	4037e2 <__udivmoddi4+0x2c2>
  40375a:	42ac      	cmp	r4, r5
  40375c:	d941      	bls.n	4037e2 <__udivmoddi4+0x2c2>
  40375e:	f1a9 0902 	sub.w	r9, r9, #2
  403762:	441d      	add	r5, r3
  403764:	1b2d      	subs	r5, r5, r4
  403766:	fa1f fe8e 	uxth.w	lr, lr
  40376a:	fbb5 f0fc 	udiv	r0, r5, ip
  40376e:	fb0c 5510 	mls	r5, ip, r0, r5
  403772:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403776:	fb00 f808 	mul.w	r8, r0, r8
  40377a:	45a0      	cmp	r8, r4
  40377c:	d907      	bls.n	40378e <__udivmoddi4+0x26e>
  40377e:	18e4      	adds	r4, r4, r3
  403780:	f100 35ff 	add.w	r5, r0, #4294967295
  403784:	d229      	bcs.n	4037da <__udivmoddi4+0x2ba>
  403786:	45a0      	cmp	r8, r4
  403788:	d927      	bls.n	4037da <__udivmoddi4+0x2ba>
  40378a:	3802      	subs	r0, #2
  40378c:	441c      	add	r4, r3
  40378e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403792:	eba4 0408 	sub.w	r4, r4, r8
  403796:	fba0 8902 	umull	r8, r9, r0, r2
  40379a:	454c      	cmp	r4, r9
  40379c:	46c6      	mov	lr, r8
  40379e:	464d      	mov	r5, r9
  4037a0:	d315      	bcc.n	4037ce <__udivmoddi4+0x2ae>
  4037a2:	d012      	beq.n	4037ca <__udivmoddi4+0x2aa>
  4037a4:	b156      	cbz	r6, 4037bc <__udivmoddi4+0x29c>
  4037a6:	ebba 030e 	subs.w	r3, sl, lr
  4037aa:	eb64 0405 	sbc.w	r4, r4, r5
  4037ae:	fa04 f707 	lsl.w	r7, r4, r7
  4037b2:	40cb      	lsrs	r3, r1
  4037b4:	431f      	orrs	r7, r3
  4037b6:	40cc      	lsrs	r4, r1
  4037b8:	6037      	str	r7, [r6, #0]
  4037ba:	6074      	str	r4, [r6, #4]
  4037bc:	2100      	movs	r1, #0
  4037be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037c2:	4618      	mov	r0, r3
  4037c4:	e6f8      	b.n	4035b8 <__udivmoddi4+0x98>
  4037c6:	4690      	mov	r8, r2
  4037c8:	e6e0      	b.n	40358c <__udivmoddi4+0x6c>
  4037ca:	45c2      	cmp	sl, r8
  4037cc:	d2ea      	bcs.n	4037a4 <__udivmoddi4+0x284>
  4037ce:	ebb8 0e02 	subs.w	lr, r8, r2
  4037d2:	eb69 0503 	sbc.w	r5, r9, r3
  4037d6:	3801      	subs	r0, #1
  4037d8:	e7e4      	b.n	4037a4 <__udivmoddi4+0x284>
  4037da:	4628      	mov	r0, r5
  4037dc:	e7d7      	b.n	40378e <__udivmoddi4+0x26e>
  4037de:	4640      	mov	r0, r8
  4037e0:	e791      	b.n	403706 <__udivmoddi4+0x1e6>
  4037e2:	4681      	mov	r9, r0
  4037e4:	e7be      	b.n	403764 <__udivmoddi4+0x244>
  4037e6:	4601      	mov	r1, r0
  4037e8:	e778      	b.n	4036dc <__udivmoddi4+0x1bc>
  4037ea:	3802      	subs	r0, #2
  4037ec:	443c      	add	r4, r7
  4037ee:	e745      	b.n	40367c <__udivmoddi4+0x15c>
  4037f0:	4608      	mov	r0, r1
  4037f2:	e708      	b.n	403606 <__udivmoddi4+0xe6>
  4037f4:	f1a8 0802 	sub.w	r8, r8, #2
  4037f8:	443d      	add	r5, r7
  4037fa:	e72b      	b.n	403654 <__udivmoddi4+0x134>

004037fc <__aeabi_idiv0>:
  4037fc:	4770      	bx	lr
  4037fe:	bf00      	nop

00403800 <__libc_init_array>:
  403800:	b570      	push	{r4, r5, r6, lr}
  403802:	4e0f      	ldr	r6, [pc, #60]	; (403840 <__libc_init_array+0x40>)
  403804:	4d0f      	ldr	r5, [pc, #60]	; (403844 <__libc_init_array+0x44>)
  403806:	1b76      	subs	r6, r6, r5
  403808:	10b6      	asrs	r6, r6, #2
  40380a:	bf18      	it	ne
  40380c:	2400      	movne	r4, #0
  40380e:	d005      	beq.n	40381c <__libc_init_array+0x1c>
  403810:	3401      	adds	r4, #1
  403812:	f855 3b04 	ldr.w	r3, [r5], #4
  403816:	4798      	blx	r3
  403818:	42a6      	cmp	r6, r4
  40381a:	d1f9      	bne.n	403810 <__libc_init_array+0x10>
  40381c:	4e0a      	ldr	r6, [pc, #40]	; (403848 <__libc_init_array+0x48>)
  40381e:	4d0b      	ldr	r5, [pc, #44]	; (40384c <__libc_init_array+0x4c>)
  403820:	1b76      	subs	r6, r6, r5
  403822:	f005 fdc1 	bl	4093a8 <_init>
  403826:	10b6      	asrs	r6, r6, #2
  403828:	bf18      	it	ne
  40382a:	2400      	movne	r4, #0
  40382c:	d006      	beq.n	40383c <__libc_init_array+0x3c>
  40382e:	3401      	adds	r4, #1
  403830:	f855 3b04 	ldr.w	r3, [r5], #4
  403834:	4798      	blx	r3
  403836:	42a6      	cmp	r6, r4
  403838:	d1f9      	bne.n	40382e <__libc_init_array+0x2e>
  40383a:	bd70      	pop	{r4, r5, r6, pc}
  40383c:	bd70      	pop	{r4, r5, r6, pc}
  40383e:	bf00      	nop
  403840:	004093b4 	.word	0x004093b4
  403844:	004093b4 	.word	0x004093b4
  403848:	004093bc 	.word	0x004093bc
  40384c:	004093b4 	.word	0x004093b4

00403850 <memset>:
  403850:	b470      	push	{r4, r5, r6}
  403852:	0786      	lsls	r6, r0, #30
  403854:	d046      	beq.n	4038e4 <memset+0x94>
  403856:	1e54      	subs	r4, r2, #1
  403858:	2a00      	cmp	r2, #0
  40385a:	d041      	beq.n	4038e0 <memset+0x90>
  40385c:	b2ca      	uxtb	r2, r1
  40385e:	4603      	mov	r3, r0
  403860:	e002      	b.n	403868 <memset+0x18>
  403862:	f114 34ff 	adds.w	r4, r4, #4294967295
  403866:	d33b      	bcc.n	4038e0 <memset+0x90>
  403868:	f803 2b01 	strb.w	r2, [r3], #1
  40386c:	079d      	lsls	r5, r3, #30
  40386e:	d1f8      	bne.n	403862 <memset+0x12>
  403870:	2c03      	cmp	r4, #3
  403872:	d92e      	bls.n	4038d2 <memset+0x82>
  403874:	b2cd      	uxtb	r5, r1
  403876:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40387a:	2c0f      	cmp	r4, #15
  40387c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403880:	d919      	bls.n	4038b6 <memset+0x66>
  403882:	f103 0210 	add.w	r2, r3, #16
  403886:	4626      	mov	r6, r4
  403888:	3e10      	subs	r6, #16
  40388a:	2e0f      	cmp	r6, #15
  40388c:	f842 5c10 	str.w	r5, [r2, #-16]
  403890:	f842 5c0c 	str.w	r5, [r2, #-12]
  403894:	f842 5c08 	str.w	r5, [r2, #-8]
  403898:	f842 5c04 	str.w	r5, [r2, #-4]
  40389c:	f102 0210 	add.w	r2, r2, #16
  4038a0:	d8f2      	bhi.n	403888 <memset+0x38>
  4038a2:	f1a4 0210 	sub.w	r2, r4, #16
  4038a6:	f022 020f 	bic.w	r2, r2, #15
  4038aa:	f004 040f 	and.w	r4, r4, #15
  4038ae:	3210      	adds	r2, #16
  4038b0:	2c03      	cmp	r4, #3
  4038b2:	4413      	add	r3, r2
  4038b4:	d90d      	bls.n	4038d2 <memset+0x82>
  4038b6:	461e      	mov	r6, r3
  4038b8:	4622      	mov	r2, r4
  4038ba:	3a04      	subs	r2, #4
  4038bc:	2a03      	cmp	r2, #3
  4038be:	f846 5b04 	str.w	r5, [r6], #4
  4038c2:	d8fa      	bhi.n	4038ba <memset+0x6a>
  4038c4:	1f22      	subs	r2, r4, #4
  4038c6:	f022 0203 	bic.w	r2, r2, #3
  4038ca:	3204      	adds	r2, #4
  4038cc:	4413      	add	r3, r2
  4038ce:	f004 0403 	and.w	r4, r4, #3
  4038d2:	b12c      	cbz	r4, 4038e0 <memset+0x90>
  4038d4:	b2c9      	uxtb	r1, r1
  4038d6:	441c      	add	r4, r3
  4038d8:	f803 1b01 	strb.w	r1, [r3], #1
  4038dc:	429c      	cmp	r4, r3
  4038de:	d1fb      	bne.n	4038d8 <memset+0x88>
  4038e0:	bc70      	pop	{r4, r5, r6}
  4038e2:	4770      	bx	lr
  4038e4:	4614      	mov	r4, r2
  4038e6:	4603      	mov	r3, r0
  4038e8:	e7c2      	b.n	403870 <memset+0x20>
  4038ea:	bf00      	nop

004038ec <sprintf>:
  4038ec:	b40e      	push	{r1, r2, r3}
  4038ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  4038f0:	b09c      	sub	sp, #112	; 0x70
  4038f2:	ab21      	add	r3, sp, #132	; 0x84
  4038f4:	490f      	ldr	r1, [pc, #60]	; (403934 <sprintf+0x48>)
  4038f6:	f853 2b04 	ldr.w	r2, [r3], #4
  4038fa:	9301      	str	r3, [sp, #4]
  4038fc:	4605      	mov	r5, r0
  4038fe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403902:	6808      	ldr	r0, [r1, #0]
  403904:	9502      	str	r5, [sp, #8]
  403906:	f44f 7702 	mov.w	r7, #520	; 0x208
  40390a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40390e:	a902      	add	r1, sp, #8
  403910:	9506      	str	r5, [sp, #24]
  403912:	f8ad 7014 	strh.w	r7, [sp, #20]
  403916:	9404      	str	r4, [sp, #16]
  403918:	9407      	str	r4, [sp, #28]
  40391a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40391e:	f000 fa6f 	bl	403e00 <_svfprintf_r>
  403922:	9b02      	ldr	r3, [sp, #8]
  403924:	2200      	movs	r2, #0
  403926:	701a      	strb	r2, [r3, #0]
  403928:	b01c      	add	sp, #112	; 0x70
  40392a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40392e:	b003      	add	sp, #12
  403930:	4770      	bx	lr
  403932:	bf00      	nop
  403934:	20000010 	.word	0x20000010

00403938 <critical_factorization>:
  403938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40393c:	f04f 0e01 	mov.w	lr, #1
  403940:	4674      	mov	r4, lr
  403942:	2500      	movs	r5, #0
  403944:	f04f 36ff 	mov.w	r6, #4294967295
  403948:	192b      	adds	r3, r5, r4
  40394a:	428b      	cmp	r3, r1
  40394c:	eb00 0706 	add.w	r7, r0, r6
  403950:	d20d      	bcs.n	40396e <critical_factorization+0x36>
  403952:	5d3f      	ldrb	r7, [r7, r4]
  403954:	f810 c003 	ldrb.w	ip, [r0, r3]
  403958:	45bc      	cmp	ip, r7
  40395a:	d22d      	bcs.n	4039b8 <critical_factorization+0x80>
  40395c:	461d      	mov	r5, r3
  40395e:	2401      	movs	r4, #1
  403960:	eba3 0e06 	sub.w	lr, r3, r6
  403964:	192b      	adds	r3, r5, r4
  403966:	428b      	cmp	r3, r1
  403968:	eb00 0706 	add.w	r7, r0, r6
  40396c:	d3f1      	bcc.n	403952 <critical_factorization+0x1a>
  40396e:	f04f 0801 	mov.w	r8, #1
  403972:	f8c2 e000 	str.w	lr, [r2]
  403976:	4644      	mov	r4, r8
  403978:	2500      	movs	r5, #0
  40397a:	f04f 37ff 	mov.w	r7, #4294967295
  40397e:	192b      	adds	r3, r5, r4
  403980:	4299      	cmp	r1, r3
  403982:	eb00 0e07 	add.w	lr, r0, r7
  403986:	d90e      	bls.n	4039a6 <critical_factorization+0x6e>
  403988:	f81e e004 	ldrb.w	lr, [lr, r4]
  40398c:	f810 c003 	ldrb.w	ip, [r0, r3]
  403990:	45f4      	cmp	ip, lr
  403992:	d918      	bls.n	4039c6 <critical_factorization+0x8e>
  403994:	461d      	mov	r5, r3
  403996:	2401      	movs	r4, #1
  403998:	eba3 0807 	sub.w	r8, r3, r7
  40399c:	192b      	adds	r3, r5, r4
  40399e:	4299      	cmp	r1, r3
  4039a0:	eb00 0e07 	add.w	lr, r0, r7
  4039a4:	d8f0      	bhi.n	403988 <critical_factorization+0x50>
  4039a6:	3701      	adds	r7, #1
  4039a8:	1c70      	adds	r0, r6, #1
  4039aa:	4287      	cmp	r7, r0
  4039ac:	bf24      	itt	cs
  4039ae:	f8c2 8000 	strcs.w	r8, [r2]
  4039b2:	4638      	movcs	r0, r7
  4039b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4039b8:	d00c      	beq.n	4039d4 <critical_factorization+0x9c>
  4039ba:	f04f 0e01 	mov.w	lr, #1
  4039be:	462e      	mov	r6, r5
  4039c0:	4674      	mov	r4, lr
  4039c2:	4475      	add	r5, lr
  4039c4:	e7c0      	b.n	403948 <critical_factorization+0x10>
  4039c6:	d00b      	beq.n	4039e0 <critical_factorization+0xa8>
  4039c8:	f04f 0801 	mov.w	r8, #1
  4039cc:	462f      	mov	r7, r5
  4039ce:	4644      	mov	r4, r8
  4039d0:	4445      	add	r5, r8
  4039d2:	e7d4      	b.n	40397e <critical_factorization+0x46>
  4039d4:	4574      	cmp	r4, lr
  4039d6:	bf12      	itee	ne
  4039d8:	3401      	addne	r4, #1
  4039da:	461d      	moveq	r5, r3
  4039dc:	2401      	moveq	r4, #1
  4039de:	e7b3      	b.n	403948 <critical_factorization+0x10>
  4039e0:	4544      	cmp	r4, r8
  4039e2:	bf12      	itee	ne
  4039e4:	3401      	addne	r4, #1
  4039e6:	461d      	moveq	r5, r3
  4039e8:	2401      	moveq	r4, #1
  4039ea:	e7c8      	b.n	40397e <critical_factorization+0x46>

004039ec <two_way_long_needle>:
  4039ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039f0:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  4039f4:	4616      	mov	r6, r2
  4039f6:	4605      	mov	r5, r0
  4039f8:	468b      	mov	fp, r1
  4039fa:	4610      	mov	r0, r2
  4039fc:	4619      	mov	r1, r3
  4039fe:	aa03      	add	r2, sp, #12
  403a00:	461c      	mov	r4, r3
  403a02:	f7ff ff99 	bl	403938 <critical_factorization>
  403a06:	ab03      	add	r3, sp, #12
  403a08:	4681      	mov	r9, r0
  403a0a:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  403a0e:	f843 4f04 	str.w	r4, [r3, #4]!
  403a12:	4293      	cmp	r3, r2
  403a14:	d1fb      	bne.n	403a0e <two_way_long_needle+0x22>
  403a16:	b14c      	cbz	r4, 403a2c <two_way_long_needle+0x40>
  403a18:	1e63      	subs	r3, r4, #1
  403a1a:	1e72      	subs	r2, r6, #1
  403a1c:	a804      	add	r0, sp, #16
  403a1e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403a22:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  403a26:	f113 33ff 	adds.w	r3, r3, #4294967295
  403a2a:	d2f8      	bcs.n	403a1e <two_way_long_needle+0x32>
  403a2c:	9903      	ldr	r1, [sp, #12]
  403a2e:	464a      	mov	r2, r9
  403a30:	4431      	add	r1, r6
  403a32:	4630      	mov	r0, r6
  403a34:	f002 ff04 	bl	406840 <memcmp>
  403a38:	2800      	cmp	r0, #0
  403a3a:	d16f      	bne.n	403b1c <two_way_long_needle+0x130>
  403a3c:	f109 33ff 	add.w	r3, r9, #4294967295
  403a40:	9300      	str	r3, [sp, #0]
  403a42:	18f3      	adds	r3, r6, r3
  403a44:	4682      	mov	sl, r0
  403a46:	9301      	str	r3, [sp, #4]
  403a48:	4623      	mov	r3, r4
  403a4a:	4680      	mov	r8, r0
  403a4c:	4654      	mov	r4, sl
  403a4e:	4658      	mov	r0, fp
  403a50:	469a      	mov	sl, r3
  403a52:	eb08 070a 	add.w	r7, r8, sl
  403a56:	1a3a      	subs	r2, r7, r0
  403a58:	2100      	movs	r1, #0
  403a5a:	4428      	add	r0, r5
  403a5c:	f002 fea0 	bl	4067a0 <memchr>
  403a60:	2800      	cmp	r0, #0
  403a62:	d156      	bne.n	403b12 <two_way_long_needle+0x126>
  403a64:	2f00      	cmp	r7, #0
  403a66:	d054      	beq.n	403b12 <two_way_long_needle+0x126>
  403a68:	19eb      	adds	r3, r5, r7
  403a6a:	aa04      	add	r2, sp, #16
  403a6c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403a74:	b14b      	cbz	r3, 403a8a <two_way_long_needle+0x9e>
  403a76:	b124      	cbz	r4, 403a82 <two_way_long_needle+0x96>
  403a78:	9a03      	ldr	r2, [sp, #12]
  403a7a:	4293      	cmp	r3, r2
  403a7c:	d201      	bcs.n	403a82 <two_way_long_needle+0x96>
  403a7e:	ebaa 0302 	sub.w	r3, sl, r2
  403a82:	4498      	add	r8, r3
  403a84:	2400      	movs	r4, #0
  403a86:	4638      	mov	r0, r7
  403a88:	e7e3      	b.n	403a52 <two_way_long_needle+0x66>
  403a8a:	454c      	cmp	r4, r9
  403a8c:	4623      	mov	r3, r4
  403a8e:	f10a 3eff 	add.w	lr, sl, #4294967295
  403a92:	bf38      	it	cc
  403a94:	464b      	movcc	r3, r9
  403a96:	4573      	cmp	r3, lr
  403a98:	d213      	bcs.n	403ac2 <two_way_long_needle+0xd6>
  403a9a:	eb08 0203 	add.w	r2, r8, r3
  403a9e:	f816 c003 	ldrb.w	ip, [r6, r3]
  403aa2:	5ca8      	ldrb	r0, [r5, r2]
  403aa4:	4584      	cmp	ip, r0
  403aa6:	442a      	add	r2, r5
  403aa8:	eb06 0103 	add.w	r1, r6, r3
  403aac:	d006      	beq.n	403abc <two_way_long_needle+0xd0>
  403aae:	e02c      	b.n	403b0a <two_way_long_needle+0x11e>
  403ab0:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403ab4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403ab8:	4584      	cmp	ip, r0
  403aba:	d126      	bne.n	403b0a <two_way_long_needle+0x11e>
  403abc:	3301      	adds	r3, #1
  403abe:	4573      	cmp	r3, lr
  403ac0:	d3f6      	bcc.n	403ab0 <two_way_long_needle+0xc4>
  403ac2:	454c      	cmp	r4, r9
  403ac4:	9900      	ldr	r1, [sp, #0]
  403ac6:	f080 8089 	bcs.w	403bdc <two_way_long_needle+0x1f0>
  403aca:	9b00      	ldr	r3, [sp, #0]
  403acc:	eb08 0203 	add.w	r2, r8, r3
  403ad0:	9b01      	ldr	r3, [sp, #4]
  403ad2:	5ca8      	ldrb	r0, [r5, r2]
  403ad4:	781b      	ldrb	r3, [r3, #0]
  403ad6:	4298      	cmp	r0, r3
  403ad8:	442a      	add	r2, r5
  403ada:	d17f      	bne.n	403bdc <two_way_long_needle+0x1f0>
  403adc:	9801      	ldr	r0, [sp, #4]
  403ade:	f104 3bff 	add.w	fp, r4, #4294967295
  403ae2:	e006      	b.n	403af2 <two_way_long_needle+0x106>
  403ae4:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403ae8:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403aec:	45f4      	cmp	ip, lr
  403aee:	d103      	bne.n	403af8 <two_way_long_needle+0x10c>
  403af0:	4619      	mov	r1, r3
  403af2:	1e4b      	subs	r3, r1, #1
  403af4:	459b      	cmp	fp, r3
  403af6:	d1f5      	bne.n	403ae4 <two_way_long_needle+0xf8>
  403af8:	3401      	adds	r4, #1
  403afa:	428c      	cmp	r4, r1
  403afc:	d870      	bhi.n	403be0 <two_way_long_needle+0x1f4>
  403afe:	9c03      	ldr	r4, [sp, #12]
  403b00:	4638      	mov	r0, r7
  403b02:	44a0      	add	r8, r4
  403b04:	ebaa 0404 	sub.w	r4, sl, r4
  403b08:	e7a3      	b.n	403a52 <two_way_long_needle+0x66>
  403b0a:	f1c9 0201 	rsb	r2, r9, #1
  403b0e:	4490      	add	r8, r2
  403b10:	e7b7      	b.n	403a82 <two_way_long_needle+0x96>
  403b12:	2000      	movs	r0, #0
  403b14:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b1c:	eba4 0309 	sub.w	r3, r4, r9
  403b20:	454b      	cmp	r3, r9
  403b22:	bf38      	it	cc
  403b24:	464b      	movcc	r3, r9
  403b26:	3301      	adds	r3, #1
  403b28:	f109 38ff 	add.w	r8, r9, #4294967295
  403b2c:	9303      	str	r3, [sp, #12]
  403b2e:	eb06 0308 	add.w	r3, r6, r8
  403b32:	4658      	mov	r0, fp
  403b34:	f04f 0a00 	mov.w	sl, #0
  403b38:	46cb      	mov	fp, r9
  403b3a:	4699      	mov	r9, r3
  403b3c:	eb0a 0704 	add.w	r7, sl, r4
  403b40:	1a3a      	subs	r2, r7, r0
  403b42:	2100      	movs	r1, #0
  403b44:	4428      	add	r0, r5
  403b46:	f002 fe2b 	bl	4067a0 <memchr>
  403b4a:	2800      	cmp	r0, #0
  403b4c:	d1e1      	bne.n	403b12 <two_way_long_needle+0x126>
  403b4e:	2f00      	cmp	r7, #0
  403b50:	d0df      	beq.n	403b12 <two_way_long_needle+0x126>
  403b52:	19eb      	adds	r3, r5, r7
  403b54:	aa04      	add	r2, sp, #16
  403b56:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b5e:	bba3      	cbnz	r3, 403bca <two_way_long_needle+0x1de>
  403b60:	1e61      	subs	r1, r4, #1
  403b62:	458b      	cmp	fp, r1
  403b64:	d215      	bcs.n	403b92 <two_way_long_needle+0x1a6>
  403b66:	eb0a 020b 	add.w	r2, sl, fp
  403b6a:	f816 300b 	ldrb.w	r3, [r6, fp]
  403b6e:	f815 e002 	ldrb.w	lr, [r5, r2]
  403b72:	459e      	cmp	lr, r3
  403b74:	442a      	add	r2, r5
  403b76:	eb06 000b 	add.w	r0, r6, fp
  403b7a:	465b      	mov	r3, fp
  403b7c:	d006      	beq.n	403b8c <two_way_long_needle+0x1a0>
  403b7e:	e027      	b.n	403bd0 <two_way_long_needle+0x1e4>
  403b80:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403b84:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403b88:	45f4      	cmp	ip, lr
  403b8a:	d121      	bne.n	403bd0 <two_way_long_needle+0x1e4>
  403b8c:	3301      	adds	r3, #1
  403b8e:	428b      	cmp	r3, r1
  403b90:	d3f6      	bcc.n	403b80 <two_way_long_needle+0x194>
  403b92:	f1b8 3fff 	cmp.w	r8, #4294967295
  403b96:	d011      	beq.n	403bbc <two_way_long_needle+0x1d0>
  403b98:	eb0a 0208 	add.w	r2, sl, r8
  403b9c:	f899 1000 	ldrb.w	r1, [r9]
  403ba0:	5cab      	ldrb	r3, [r5, r2]
  403ba2:	4299      	cmp	r1, r3
  403ba4:	442a      	add	r2, r5
  403ba6:	d10f      	bne.n	403bc8 <two_way_long_needle+0x1dc>
  403ba8:	464b      	mov	r3, r9
  403baa:	e005      	b.n	403bb8 <two_way_long_needle+0x1cc>
  403bac:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403bb0:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403bb4:	4288      	cmp	r0, r1
  403bb6:	d107      	bne.n	403bc8 <two_way_long_needle+0x1dc>
  403bb8:	42b3      	cmp	r3, r6
  403bba:	d1f7      	bne.n	403bac <two_way_long_needle+0x1c0>
  403bbc:	eb05 000a 	add.w	r0, r5, sl
  403bc0:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bc8:	9b03      	ldr	r3, [sp, #12]
  403bca:	449a      	add	sl, r3
  403bcc:	4638      	mov	r0, r7
  403bce:	e7b5      	b.n	403b3c <two_way_long_needle+0x150>
  403bd0:	f1cb 0201 	rsb	r2, fp, #1
  403bd4:	4492      	add	sl, r2
  403bd6:	449a      	add	sl, r3
  403bd8:	4638      	mov	r0, r7
  403bda:	e7af      	b.n	403b3c <two_way_long_needle+0x150>
  403bdc:	4649      	mov	r1, r9
  403bde:	e78b      	b.n	403af8 <two_way_long_needle+0x10c>
  403be0:	eb05 0008 	add.w	r0, r5, r8
  403be4:	e796      	b.n	403b14 <two_way_long_needle+0x128>
  403be6:	bf00      	nop

00403be8 <strstr>:
  403be8:	7802      	ldrb	r2, [r0, #0]
  403bea:	2a00      	cmp	r2, #0
  403bec:	f000 8101 	beq.w	403df2 <strstr+0x20a>
  403bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bf4:	f891 8000 	ldrb.w	r8, [r1]
  403bf8:	b085      	sub	sp, #20
  403bfa:	4644      	mov	r4, r8
  403bfc:	f1b8 0f00 	cmp.w	r8, #0
  403c00:	d016      	beq.n	403c30 <strstr+0x48>
  403c02:	4686      	mov	lr, r0
  403c04:	f101 0c01 	add.w	ip, r1, #1
  403c08:	2701      	movs	r7, #1
  403c0a:	e003      	b.n	403c14 <strstr+0x2c>
  403c0c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403c10:	b16c      	cbz	r4, 403c2e <strstr+0x46>
  403c12:	469c      	mov	ip, r3
  403c14:	42a2      	cmp	r2, r4
  403c16:	bf14      	ite	ne
  403c18:	2700      	movne	r7, #0
  403c1a:	f007 0701 	andeq.w	r7, r7, #1
  403c1e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403c22:	4663      	mov	r3, ip
  403c24:	2a00      	cmp	r2, #0
  403c26:	d1f1      	bne.n	403c0c <strstr+0x24>
  403c28:	f89c 3000 	ldrb.w	r3, [ip]
  403c2c:	b9fb      	cbnz	r3, 403c6e <strstr+0x86>
  403c2e:	b117      	cbz	r7, 403c36 <strstr+0x4e>
  403c30:	b005      	add	sp, #20
  403c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c36:	460e      	mov	r6, r1
  403c38:	4605      	mov	r5, r0
  403c3a:	4641      	mov	r1, r8
  403c3c:	3001      	adds	r0, #1
  403c3e:	ebac 0406 	sub.w	r4, ip, r6
  403c42:	f003 f9d7 	bl	406ff4 <strchr>
  403c46:	4607      	mov	r7, r0
  403c48:	b188      	cbz	r0, 403c6e <strstr+0x86>
  403c4a:	2c01      	cmp	r4, #1
  403c4c:	d0f0      	beq.n	403c30 <strstr+0x48>
  403c4e:	1928      	adds	r0, r5, r4
  403c50:	4287      	cmp	r7, r0
  403c52:	bf94      	ite	ls
  403c54:	1bc1      	subls	r1, r0, r7
  403c56:	2101      	movhi	r1, #1
  403c58:	2c1f      	cmp	r4, #31
  403c5a:	468b      	mov	fp, r1
  403c5c:	d90b      	bls.n	403c76 <strstr+0x8e>
  403c5e:	4623      	mov	r3, r4
  403c60:	4632      	mov	r2, r6
  403c62:	4638      	mov	r0, r7
  403c64:	f7ff fec2 	bl	4039ec <two_way_long_needle>
  403c68:	b005      	add	sp, #20
  403c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c6e:	2000      	movs	r0, #0
  403c70:	b005      	add	sp, #20
  403c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c76:	aa03      	add	r2, sp, #12
  403c78:	4621      	mov	r1, r4
  403c7a:	4630      	mov	r0, r6
  403c7c:	f7ff fe5c 	bl	403938 <critical_factorization>
  403c80:	9903      	ldr	r1, [sp, #12]
  403c82:	4680      	mov	r8, r0
  403c84:	4602      	mov	r2, r0
  403c86:	4431      	add	r1, r6
  403c88:	4630      	mov	r0, r6
  403c8a:	f002 fdd9 	bl	406840 <memcmp>
  403c8e:	2800      	cmp	r0, #0
  403c90:	d157      	bne.n	403d42 <strstr+0x15a>
  403c92:	f108 33ff 	add.w	r3, r8, #4294967295
  403c96:	9300      	str	r3, [sp, #0]
  403c98:	18f3      	adds	r3, r6, r3
  403c9a:	4681      	mov	r9, r0
  403c9c:	4605      	mov	r5, r0
  403c9e:	9301      	str	r3, [sp, #4]
  403ca0:	4658      	mov	r0, fp
  403ca2:	46b2      	mov	sl, r6
  403ca4:	1966      	adds	r6, r4, r5
  403ca6:	1a32      	subs	r2, r6, r0
  403ca8:	2100      	movs	r1, #0
  403caa:	4438      	add	r0, r7
  403cac:	f002 fd78 	bl	4067a0 <memchr>
  403cb0:	2800      	cmp	r0, #0
  403cb2:	d1dc      	bne.n	403c6e <strstr+0x86>
  403cb4:	2e00      	cmp	r6, #0
  403cb6:	d0da      	beq.n	403c6e <strstr+0x86>
  403cb8:	45c8      	cmp	r8, r9
  403cba:	4643      	mov	r3, r8
  403cbc:	bf38      	it	cc
  403cbe:	464b      	movcc	r3, r9
  403cc0:	429c      	cmp	r4, r3
  403cc2:	d912      	bls.n	403cea <strstr+0x102>
  403cc4:	195a      	adds	r2, r3, r5
  403cc6:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403cca:	5cb8      	ldrb	r0, [r7, r2]
  403ccc:	4281      	cmp	r1, r0
  403cce:	443a      	add	r2, r7
  403cd0:	eb0a 0e03 	add.w	lr, sl, r3
  403cd4:	d006      	beq.n	403ce4 <strstr+0xfc>
  403cd6:	e02c      	b.n	403d32 <strstr+0x14a>
  403cd8:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403cdc:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403ce0:	4288      	cmp	r0, r1
  403ce2:	d126      	bne.n	403d32 <strstr+0x14a>
  403ce4:	3301      	adds	r3, #1
  403ce6:	429c      	cmp	r4, r3
  403ce8:	d1f6      	bne.n	403cd8 <strstr+0xf0>
  403cea:	45c8      	cmp	r8, r9
  403cec:	9900      	ldr	r1, [sp, #0]
  403cee:	f240 8083 	bls.w	403df8 <strstr+0x210>
  403cf2:	9b00      	ldr	r3, [sp, #0]
  403cf4:	18ea      	adds	r2, r5, r3
  403cf6:	9b01      	ldr	r3, [sp, #4]
  403cf8:	5cb8      	ldrb	r0, [r7, r2]
  403cfa:	781b      	ldrb	r3, [r3, #0]
  403cfc:	4298      	cmp	r0, r3
  403cfe:	443a      	add	r2, r7
  403d00:	d17a      	bne.n	403df8 <strstr+0x210>
  403d02:	9801      	ldr	r0, [sp, #4]
  403d04:	f109 3bff 	add.w	fp, r9, #4294967295
  403d08:	e006      	b.n	403d18 <strstr+0x130>
  403d0a:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403d0e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403d12:	45f4      	cmp	ip, lr
  403d14:	d103      	bne.n	403d1e <strstr+0x136>
  403d16:	4619      	mov	r1, r3
  403d18:	1e4b      	subs	r3, r1, #1
  403d1a:	455b      	cmp	r3, fp
  403d1c:	d1f5      	bne.n	403d0a <strstr+0x122>
  403d1e:	f109 0901 	add.w	r9, r9, #1
  403d22:	4589      	cmp	r9, r1
  403d24:	d857      	bhi.n	403dd6 <strstr+0x1ee>
  403d26:	9b03      	ldr	r3, [sp, #12]
  403d28:	4630      	mov	r0, r6
  403d2a:	441d      	add	r5, r3
  403d2c:	eba4 0903 	sub.w	r9, r4, r3
  403d30:	e7b8      	b.n	403ca4 <strstr+0xbc>
  403d32:	f1c8 0201 	rsb	r2, r8, #1
  403d36:	4415      	add	r5, r2
  403d38:	441d      	add	r5, r3
  403d3a:	f04f 0900 	mov.w	r9, #0
  403d3e:	4630      	mov	r0, r6
  403d40:	e7b0      	b.n	403ca4 <strstr+0xbc>
  403d42:	eba4 0308 	sub.w	r3, r4, r8
  403d46:	4543      	cmp	r3, r8
  403d48:	bf38      	it	cc
  403d4a:	4643      	movcc	r3, r8
  403d4c:	3301      	adds	r3, #1
  403d4e:	f108 39ff 	add.w	r9, r8, #4294967295
  403d52:	9303      	str	r3, [sp, #12]
  403d54:	eb06 0309 	add.w	r3, r6, r9
  403d58:	4658      	mov	r0, fp
  403d5a:	2500      	movs	r5, #0
  403d5c:	46bb      	mov	fp, r7
  403d5e:	469a      	mov	sl, r3
  403d60:	1967      	adds	r7, r4, r5
  403d62:	1a3a      	subs	r2, r7, r0
  403d64:	2100      	movs	r1, #0
  403d66:	4458      	add	r0, fp
  403d68:	f002 fd1a 	bl	4067a0 <memchr>
  403d6c:	2800      	cmp	r0, #0
  403d6e:	f47f af7e 	bne.w	403c6e <strstr+0x86>
  403d72:	2f00      	cmp	r7, #0
  403d74:	f43f af7b 	beq.w	403c6e <strstr+0x86>
  403d78:	4544      	cmp	r4, r8
  403d7a:	d915      	bls.n	403da8 <strstr+0x1c0>
  403d7c:	eb08 0205 	add.w	r2, r8, r5
  403d80:	f816 3008 	ldrb.w	r3, [r6, r8]
  403d84:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403d88:	4298      	cmp	r0, r3
  403d8a:	445a      	add	r2, fp
  403d8c:	eb06 0108 	add.w	r1, r6, r8
  403d90:	4643      	mov	r3, r8
  403d92:	d006      	beq.n	403da2 <strstr+0x1ba>
  403d94:	e023      	b.n	403dde <strstr+0x1f6>
  403d96:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403d9a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403d9e:	4586      	cmp	lr, r0
  403da0:	d11d      	bne.n	403dde <strstr+0x1f6>
  403da2:	3301      	adds	r3, #1
  403da4:	429c      	cmp	r4, r3
  403da6:	d1f6      	bne.n	403d96 <strstr+0x1ae>
  403da8:	f1b9 3fff 	cmp.w	r9, #4294967295
  403dac:	d012      	beq.n	403dd4 <strstr+0x1ec>
  403dae:	eb05 0209 	add.w	r2, r5, r9
  403db2:	f89a 3000 	ldrb.w	r3, [sl]
  403db6:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403dba:	4299      	cmp	r1, r3
  403dbc:	445a      	add	r2, fp
  403dbe:	d114      	bne.n	403dea <strstr+0x202>
  403dc0:	4653      	mov	r3, sl
  403dc2:	e005      	b.n	403dd0 <strstr+0x1e8>
  403dc4:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403dc8:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403dcc:	4288      	cmp	r0, r1
  403dce:	d10c      	bne.n	403dea <strstr+0x202>
  403dd0:	42b3      	cmp	r3, r6
  403dd2:	d1f7      	bne.n	403dc4 <strstr+0x1dc>
  403dd4:	465f      	mov	r7, fp
  403dd6:	1978      	adds	r0, r7, r5
  403dd8:	b005      	add	sp, #20
  403dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dde:	f1c8 0201 	rsb	r2, r8, #1
  403de2:	4415      	add	r5, r2
  403de4:	441d      	add	r5, r3
  403de6:	4638      	mov	r0, r7
  403de8:	e7ba      	b.n	403d60 <strstr+0x178>
  403dea:	9b03      	ldr	r3, [sp, #12]
  403dec:	4638      	mov	r0, r7
  403dee:	441d      	add	r5, r3
  403df0:	e7b6      	b.n	403d60 <strstr+0x178>
  403df2:	780b      	ldrb	r3, [r1, #0]
  403df4:	b913      	cbnz	r3, 403dfc <strstr+0x214>
  403df6:	4770      	bx	lr
  403df8:	4641      	mov	r1, r8
  403dfa:	e790      	b.n	403d1e <strstr+0x136>
  403dfc:	2000      	movs	r0, #0
  403dfe:	4770      	bx	lr

00403e00 <_svfprintf_r>:
  403e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e04:	b0c3      	sub	sp, #268	; 0x10c
  403e06:	460c      	mov	r4, r1
  403e08:	910b      	str	r1, [sp, #44]	; 0x2c
  403e0a:	4692      	mov	sl, r2
  403e0c:	930f      	str	r3, [sp, #60]	; 0x3c
  403e0e:	900c      	str	r0, [sp, #48]	; 0x30
  403e10:	f002 fa06 	bl	406220 <_localeconv_r>
  403e14:	6803      	ldr	r3, [r0, #0]
  403e16:	931a      	str	r3, [sp, #104]	; 0x68
  403e18:	4618      	mov	r0, r3
  403e1a:	f003 f971 	bl	407100 <strlen>
  403e1e:	89a3      	ldrh	r3, [r4, #12]
  403e20:	9019      	str	r0, [sp, #100]	; 0x64
  403e22:	0619      	lsls	r1, r3, #24
  403e24:	d503      	bpl.n	403e2e <_svfprintf_r+0x2e>
  403e26:	6923      	ldr	r3, [r4, #16]
  403e28:	2b00      	cmp	r3, #0
  403e2a:	f001 8001 	beq.w	404e30 <_svfprintf_r+0x1030>
  403e2e:	2300      	movs	r3, #0
  403e30:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403e34:	9313      	str	r3, [sp, #76]	; 0x4c
  403e36:	9314      	str	r3, [sp, #80]	; 0x50
  403e38:	9315      	str	r3, [sp, #84]	; 0x54
  403e3a:	9327      	str	r3, [sp, #156]	; 0x9c
  403e3c:	9326      	str	r3, [sp, #152]	; 0x98
  403e3e:	9318      	str	r3, [sp, #96]	; 0x60
  403e40:	931b      	str	r3, [sp, #108]	; 0x6c
  403e42:	9309      	str	r3, [sp, #36]	; 0x24
  403e44:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403e48:	46c8      	mov	r8, r9
  403e4a:	9316      	str	r3, [sp, #88]	; 0x58
  403e4c:	9317      	str	r3, [sp, #92]	; 0x5c
  403e4e:	f89a 3000 	ldrb.w	r3, [sl]
  403e52:	4654      	mov	r4, sl
  403e54:	b1e3      	cbz	r3, 403e90 <_svfprintf_r+0x90>
  403e56:	2b25      	cmp	r3, #37	; 0x25
  403e58:	d102      	bne.n	403e60 <_svfprintf_r+0x60>
  403e5a:	e019      	b.n	403e90 <_svfprintf_r+0x90>
  403e5c:	2b25      	cmp	r3, #37	; 0x25
  403e5e:	d003      	beq.n	403e68 <_svfprintf_r+0x68>
  403e60:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403e64:	2b00      	cmp	r3, #0
  403e66:	d1f9      	bne.n	403e5c <_svfprintf_r+0x5c>
  403e68:	eba4 050a 	sub.w	r5, r4, sl
  403e6c:	b185      	cbz	r5, 403e90 <_svfprintf_r+0x90>
  403e6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e70:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403e72:	f8c8 a000 	str.w	sl, [r8]
  403e76:	3301      	adds	r3, #1
  403e78:	442a      	add	r2, r5
  403e7a:	2b07      	cmp	r3, #7
  403e7c:	f8c8 5004 	str.w	r5, [r8, #4]
  403e80:	9227      	str	r2, [sp, #156]	; 0x9c
  403e82:	9326      	str	r3, [sp, #152]	; 0x98
  403e84:	dc7f      	bgt.n	403f86 <_svfprintf_r+0x186>
  403e86:	f108 0808 	add.w	r8, r8, #8
  403e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e8c:	442b      	add	r3, r5
  403e8e:	9309      	str	r3, [sp, #36]	; 0x24
  403e90:	7823      	ldrb	r3, [r4, #0]
  403e92:	2b00      	cmp	r3, #0
  403e94:	d07f      	beq.n	403f96 <_svfprintf_r+0x196>
  403e96:	2300      	movs	r3, #0
  403e98:	461a      	mov	r2, r3
  403e9a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403e9e:	4619      	mov	r1, r3
  403ea0:	930d      	str	r3, [sp, #52]	; 0x34
  403ea2:	469b      	mov	fp, r3
  403ea4:	f04f 30ff 	mov.w	r0, #4294967295
  403ea8:	7863      	ldrb	r3, [r4, #1]
  403eaa:	900a      	str	r0, [sp, #40]	; 0x28
  403eac:	f104 0a01 	add.w	sl, r4, #1
  403eb0:	f10a 0a01 	add.w	sl, sl, #1
  403eb4:	f1a3 0020 	sub.w	r0, r3, #32
  403eb8:	2858      	cmp	r0, #88	; 0x58
  403eba:	f200 83c0 	bhi.w	40463e <_svfprintf_r+0x83e>
  403ebe:	e8df f010 	tbh	[pc, r0, lsl #1]
  403ec2:	0238      	.short	0x0238
  403ec4:	03be03be 	.word	0x03be03be
  403ec8:	03be0240 	.word	0x03be0240
  403ecc:	03be03be 	.word	0x03be03be
  403ed0:	03be03be 	.word	0x03be03be
  403ed4:	024503be 	.word	0x024503be
  403ed8:	03be0203 	.word	0x03be0203
  403edc:	026b005d 	.word	0x026b005d
  403ee0:	028603be 	.word	0x028603be
  403ee4:	039c039c 	.word	0x039c039c
  403ee8:	039c039c 	.word	0x039c039c
  403eec:	039c039c 	.word	0x039c039c
  403ef0:	039c039c 	.word	0x039c039c
  403ef4:	03be039c 	.word	0x03be039c
  403ef8:	03be03be 	.word	0x03be03be
  403efc:	03be03be 	.word	0x03be03be
  403f00:	03be03be 	.word	0x03be03be
  403f04:	03be03be 	.word	0x03be03be
  403f08:	033703be 	.word	0x033703be
  403f0c:	03be0357 	.word	0x03be0357
  403f10:	03be0357 	.word	0x03be0357
  403f14:	03be03be 	.word	0x03be03be
  403f18:	039703be 	.word	0x039703be
  403f1c:	03be03be 	.word	0x03be03be
  403f20:	03be03ac 	.word	0x03be03ac
  403f24:	03be03be 	.word	0x03be03be
  403f28:	03be03be 	.word	0x03be03be
  403f2c:	03be0259 	.word	0x03be0259
  403f30:	031e03be 	.word	0x031e03be
  403f34:	03be03be 	.word	0x03be03be
  403f38:	03be03be 	.word	0x03be03be
  403f3c:	03be03be 	.word	0x03be03be
  403f40:	03be03be 	.word	0x03be03be
  403f44:	03be03be 	.word	0x03be03be
  403f48:	02db02c6 	.word	0x02db02c6
  403f4c:	03570357 	.word	0x03570357
  403f50:	028b0357 	.word	0x028b0357
  403f54:	03be02db 	.word	0x03be02db
  403f58:	029003be 	.word	0x029003be
  403f5c:	029d03be 	.word	0x029d03be
  403f60:	02b401cc 	.word	0x02b401cc
  403f64:	03be0208 	.word	0x03be0208
  403f68:	03be01e1 	.word	0x03be01e1
  403f6c:	03be007e 	.word	0x03be007e
  403f70:	020d03be 	.word	0x020d03be
  403f74:	980d      	ldr	r0, [sp, #52]	; 0x34
  403f76:	930f      	str	r3, [sp, #60]	; 0x3c
  403f78:	4240      	negs	r0, r0
  403f7a:	900d      	str	r0, [sp, #52]	; 0x34
  403f7c:	f04b 0b04 	orr.w	fp, fp, #4
  403f80:	f89a 3000 	ldrb.w	r3, [sl]
  403f84:	e794      	b.n	403eb0 <_svfprintf_r+0xb0>
  403f86:	aa25      	add	r2, sp, #148	; 0x94
  403f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f8c:	f003 f926 	bl	4071dc <__ssprint_r>
  403f90:	b940      	cbnz	r0, 403fa4 <_svfprintf_r+0x1a4>
  403f92:	46c8      	mov	r8, r9
  403f94:	e779      	b.n	403e8a <_svfprintf_r+0x8a>
  403f96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403f98:	b123      	cbz	r3, 403fa4 <_svfprintf_r+0x1a4>
  403f9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f9e:	aa25      	add	r2, sp, #148	; 0x94
  403fa0:	f003 f91c 	bl	4071dc <__ssprint_r>
  403fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fa6:	899b      	ldrh	r3, [r3, #12]
  403fa8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403fae:	bf18      	it	ne
  403fb0:	f04f 33ff 	movne.w	r3, #4294967295
  403fb4:	9309      	str	r3, [sp, #36]	; 0x24
  403fb6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403fb8:	b043      	add	sp, #268	; 0x10c
  403fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fbe:	f01b 0f20 	tst.w	fp, #32
  403fc2:	9311      	str	r3, [sp, #68]	; 0x44
  403fc4:	f040 81dd 	bne.w	404382 <_svfprintf_r+0x582>
  403fc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403fca:	f01b 0f10 	tst.w	fp, #16
  403fce:	4613      	mov	r3, r2
  403fd0:	f040 856c 	bne.w	404aac <_svfprintf_r+0xcac>
  403fd4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403fd8:	f000 8568 	beq.w	404aac <_svfprintf_r+0xcac>
  403fdc:	8814      	ldrh	r4, [r2, #0]
  403fde:	3204      	adds	r2, #4
  403fe0:	2500      	movs	r5, #0
  403fe2:	2301      	movs	r3, #1
  403fe4:	920f      	str	r2, [sp, #60]	; 0x3c
  403fe6:	2700      	movs	r7, #0
  403fe8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403fec:	990a      	ldr	r1, [sp, #40]	; 0x28
  403fee:	1c4a      	adds	r2, r1, #1
  403ff0:	f000 8265 	beq.w	4044be <_svfprintf_r+0x6be>
  403ff4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403ff8:	9207      	str	r2, [sp, #28]
  403ffa:	ea54 0205 	orrs.w	r2, r4, r5
  403ffe:	f040 8264 	bne.w	4044ca <_svfprintf_r+0x6ca>
  404002:	2900      	cmp	r1, #0
  404004:	f040 8439 	bne.w	40487a <_svfprintf_r+0xa7a>
  404008:	2b00      	cmp	r3, #0
  40400a:	f040 84d4 	bne.w	4049b6 <_svfprintf_r+0xbb6>
  40400e:	f01b 0301 	ands.w	r3, fp, #1
  404012:	930e      	str	r3, [sp, #56]	; 0x38
  404014:	f000 8602 	beq.w	404c1c <_svfprintf_r+0xe1c>
  404018:	ae42      	add	r6, sp, #264	; 0x108
  40401a:	2330      	movs	r3, #48	; 0x30
  40401c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404024:	4293      	cmp	r3, r2
  404026:	bfb8      	it	lt
  404028:	4613      	movlt	r3, r2
  40402a:	9308      	str	r3, [sp, #32]
  40402c:	2300      	movs	r3, #0
  40402e:	9312      	str	r3, [sp, #72]	; 0x48
  404030:	b117      	cbz	r7, 404038 <_svfprintf_r+0x238>
  404032:	9b08      	ldr	r3, [sp, #32]
  404034:	3301      	adds	r3, #1
  404036:	9308      	str	r3, [sp, #32]
  404038:	9b07      	ldr	r3, [sp, #28]
  40403a:	f013 0302 	ands.w	r3, r3, #2
  40403e:	9310      	str	r3, [sp, #64]	; 0x40
  404040:	d002      	beq.n	404048 <_svfprintf_r+0x248>
  404042:	9b08      	ldr	r3, [sp, #32]
  404044:	3302      	adds	r3, #2
  404046:	9308      	str	r3, [sp, #32]
  404048:	9b07      	ldr	r3, [sp, #28]
  40404a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40404e:	f040 830d 	bne.w	40466c <_svfprintf_r+0x86c>
  404052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404054:	9a08      	ldr	r2, [sp, #32]
  404056:	eba3 0b02 	sub.w	fp, r3, r2
  40405a:	f1bb 0f00 	cmp.w	fp, #0
  40405e:	f340 8305 	ble.w	40466c <_svfprintf_r+0x86c>
  404062:	f1bb 0f10 	cmp.w	fp, #16
  404066:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404068:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40406a:	dd29      	ble.n	4040c0 <_svfprintf_r+0x2c0>
  40406c:	4643      	mov	r3, r8
  40406e:	4621      	mov	r1, r4
  404070:	46a8      	mov	r8, r5
  404072:	2710      	movs	r7, #16
  404074:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404076:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404078:	e006      	b.n	404088 <_svfprintf_r+0x288>
  40407a:	f1ab 0b10 	sub.w	fp, fp, #16
  40407e:	f1bb 0f10 	cmp.w	fp, #16
  404082:	f103 0308 	add.w	r3, r3, #8
  404086:	dd18      	ble.n	4040ba <_svfprintf_r+0x2ba>
  404088:	3201      	adds	r2, #1
  40408a:	48b7      	ldr	r0, [pc, #732]	; (404368 <_svfprintf_r+0x568>)
  40408c:	9226      	str	r2, [sp, #152]	; 0x98
  40408e:	3110      	adds	r1, #16
  404090:	2a07      	cmp	r2, #7
  404092:	9127      	str	r1, [sp, #156]	; 0x9c
  404094:	e883 0081 	stmia.w	r3, {r0, r7}
  404098:	ddef      	ble.n	40407a <_svfprintf_r+0x27a>
  40409a:	aa25      	add	r2, sp, #148	; 0x94
  40409c:	4629      	mov	r1, r5
  40409e:	4620      	mov	r0, r4
  4040a0:	f003 f89c 	bl	4071dc <__ssprint_r>
  4040a4:	2800      	cmp	r0, #0
  4040a6:	f47f af7d 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4040aa:	f1ab 0b10 	sub.w	fp, fp, #16
  4040ae:	f1bb 0f10 	cmp.w	fp, #16
  4040b2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4040b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4040b6:	464b      	mov	r3, r9
  4040b8:	dce6      	bgt.n	404088 <_svfprintf_r+0x288>
  4040ba:	4645      	mov	r5, r8
  4040bc:	460c      	mov	r4, r1
  4040be:	4698      	mov	r8, r3
  4040c0:	3201      	adds	r2, #1
  4040c2:	4ba9      	ldr	r3, [pc, #676]	; (404368 <_svfprintf_r+0x568>)
  4040c4:	9226      	str	r2, [sp, #152]	; 0x98
  4040c6:	445c      	add	r4, fp
  4040c8:	2a07      	cmp	r2, #7
  4040ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4040cc:	e888 0808 	stmia.w	r8, {r3, fp}
  4040d0:	f300 8495 	bgt.w	4049fe <_svfprintf_r+0xbfe>
  4040d4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4040d8:	f108 0808 	add.w	r8, r8, #8
  4040dc:	b177      	cbz	r7, 4040fc <_svfprintf_r+0x2fc>
  4040de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040e0:	3301      	adds	r3, #1
  4040e2:	3401      	adds	r4, #1
  4040e4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4040e8:	2201      	movs	r2, #1
  4040ea:	2b07      	cmp	r3, #7
  4040ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4040ee:	9326      	str	r3, [sp, #152]	; 0x98
  4040f0:	e888 0006 	stmia.w	r8, {r1, r2}
  4040f4:	f300 83d8 	bgt.w	4048a8 <_svfprintf_r+0xaa8>
  4040f8:	f108 0808 	add.w	r8, r8, #8
  4040fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4040fe:	b16b      	cbz	r3, 40411c <_svfprintf_r+0x31c>
  404100:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404102:	3301      	adds	r3, #1
  404104:	3402      	adds	r4, #2
  404106:	a91e      	add	r1, sp, #120	; 0x78
  404108:	2202      	movs	r2, #2
  40410a:	2b07      	cmp	r3, #7
  40410c:	9427      	str	r4, [sp, #156]	; 0x9c
  40410e:	9326      	str	r3, [sp, #152]	; 0x98
  404110:	e888 0006 	stmia.w	r8, {r1, r2}
  404114:	f300 83d3 	bgt.w	4048be <_svfprintf_r+0xabe>
  404118:	f108 0808 	add.w	r8, r8, #8
  40411c:	2d80      	cmp	r5, #128	; 0x80
  40411e:	f000 8313 	beq.w	404748 <_svfprintf_r+0x948>
  404122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404124:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404126:	1a9f      	subs	r7, r3, r2
  404128:	2f00      	cmp	r7, #0
  40412a:	dd36      	ble.n	40419a <_svfprintf_r+0x39a>
  40412c:	2f10      	cmp	r7, #16
  40412e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404130:	4d8e      	ldr	r5, [pc, #568]	; (40436c <_svfprintf_r+0x56c>)
  404132:	dd27      	ble.n	404184 <_svfprintf_r+0x384>
  404134:	4642      	mov	r2, r8
  404136:	4621      	mov	r1, r4
  404138:	46b0      	mov	r8, r6
  40413a:	f04f 0b10 	mov.w	fp, #16
  40413e:	462e      	mov	r6, r5
  404140:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404142:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404144:	e004      	b.n	404150 <_svfprintf_r+0x350>
  404146:	3f10      	subs	r7, #16
  404148:	2f10      	cmp	r7, #16
  40414a:	f102 0208 	add.w	r2, r2, #8
  40414e:	dd15      	ble.n	40417c <_svfprintf_r+0x37c>
  404150:	3301      	adds	r3, #1
  404152:	3110      	adds	r1, #16
  404154:	2b07      	cmp	r3, #7
  404156:	9127      	str	r1, [sp, #156]	; 0x9c
  404158:	9326      	str	r3, [sp, #152]	; 0x98
  40415a:	e882 0840 	stmia.w	r2, {r6, fp}
  40415e:	ddf2      	ble.n	404146 <_svfprintf_r+0x346>
  404160:	aa25      	add	r2, sp, #148	; 0x94
  404162:	4629      	mov	r1, r5
  404164:	4620      	mov	r0, r4
  404166:	f003 f839 	bl	4071dc <__ssprint_r>
  40416a:	2800      	cmp	r0, #0
  40416c:	f47f af1a 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404170:	3f10      	subs	r7, #16
  404172:	2f10      	cmp	r7, #16
  404174:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404176:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404178:	464a      	mov	r2, r9
  40417a:	dce9      	bgt.n	404150 <_svfprintf_r+0x350>
  40417c:	4635      	mov	r5, r6
  40417e:	460c      	mov	r4, r1
  404180:	4646      	mov	r6, r8
  404182:	4690      	mov	r8, r2
  404184:	3301      	adds	r3, #1
  404186:	443c      	add	r4, r7
  404188:	2b07      	cmp	r3, #7
  40418a:	9427      	str	r4, [sp, #156]	; 0x9c
  40418c:	9326      	str	r3, [sp, #152]	; 0x98
  40418e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404192:	f300 837e 	bgt.w	404892 <_svfprintf_r+0xa92>
  404196:	f108 0808 	add.w	r8, r8, #8
  40419a:	9b07      	ldr	r3, [sp, #28]
  40419c:	05df      	lsls	r7, r3, #23
  40419e:	f100 8267 	bmi.w	404670 <_svfprintf_r+0x870>
  4041a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4041a6:	f8c8 6000 	str.w	r6, [r8]
  4041aa:	3301      	adds	r3, #1
  4041ac:	440c      	add	r4, r1
  4041ae:	2b07      	cmp	r3, #7
  4041b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4041b2:	f8c8 1004 	str.w	r1, [r8, #4]
  4041b6:	9326      	str	r3, [sp, #152]	; 0x98
  4041b8:	f300 834a 	bgt.w	404850 <_svfprintf_r+0xa50>
  4041bc:	f108 0808 	add.w	r8, r8, #8
  4041c0:	9b07      	ldr	r3, [sp, #28]
  4041c2:	075b      	lsls	r3, r3, #29
  4041c4:	d53a      	bpl.n	40423c <_svfprintf_r+0x43c>
  4041c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041c8:	9a08      	ldr	r2, [sp, #32]
  4041ca:	1a9d      	subs	r5, r3, r2
  4041cc:	2d00      	cmp	r5, #0
  4041ce:	dd35      	ble.n	40423c <_svfprintf_r+0x43c>
  4041d0:	2d10      	cmp	r5, #16
  4041d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041d4:	dd20      	ble.n	404218 <_svfprintf_r+0x418>
  4041d6:	2610      	movs	r6, #16
  4041d8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4041da:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4041de:	e004      	b.n	4041ea <_svfprintf_r+0x3ea>
  4041e0:	3d10      	subs	r5, #16
  4041e2:	2d10      	cmp	r5, #16
  4041e4:	f108 0808 	add.w	r8, r8, #8
  4041e8:	dd16      	ble.n	404218 <_svfprintf_r+0x418>
  4041ea:	3301      	adds	r3, #1
  4041ec:	4a5e      	ldr	r2, [pc, #376]	; (404368 <_svfprintf_r+0x568>)
  4041ee:	9326      	str	r3, [sp, #152]	; 0x98
  4041f0:	3410      	adds	r4, #16
  4041f2:	2b07      	cmp	r3, #7
  4041f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4041f6:	e888 0044 	stmia.w	r8, {r2, r6}
  4041fa:	ddf1      	ble.n	4041e0 <_svfprintf_r+0x3e0>
  4041fc:	aa25      	add	r2, sp, #148	; 0x94
  4041fe:	4659      	mov	r1, fp
  404200:	4638      	mov	r0, r7
  404202:	f002 ffeb 	bl	4071dc <__ssprint_r>
  404206:	2800      	cmp	r0, #0
  404208:	f47f aecc 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  40420c:	3d10      	subs	r5, #16
  40420e:	2d10      	cmp	r5, #16
  404210:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404214:	46c8      	mov	r8, r9
  404216:	dce8      	bgt.n	4041ea <_svfprintf_r+0x3ea>
  404218:	3301      	adds	r3, #1
  40421a:	4a53      	ldr	r2, [pc, #332]	; (404368 <_svfprintf_r+0x568>)
  40421c:	9326      	str	r3, [sp, #152]	; 0x98
  40421e:	442c      	add	r4, r5
  404220:	2b07      	cmp	r3, #7
  404222:	9427      	str	r4, [sp, #156]	; 0x9c
  404224:	e888 0024 	stmia.w	r8, {r2, r5}
  404228:	dd08      	ble.n	40423c <_svfprintf_r+0x43c>
  40422a:	aa25      	add	r2, sp, #148	; 0x94
  40422c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40422e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404230:	f002 ffd4 	bl	4071dc <__ssprint_r>
  404234:	2800      	cmp	r0, #0
  404236:	f47f aeb5 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  40423a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40423c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40423e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404240:	9908      	ldr	r1, [sp, #32]
  404242:	428a      	cmp	r2, r1
  404244:	bfac      	ite	ge
  404246:	189b      	addge	r3, r3, r2
  404248:	185b      	addlt	r3, r3, r1
  40424a:	9309      	str	r3, [sp, #36]	; 0x24
  40424c:	2c00      	cmp	r4, #0
  40424e:	f040 830a 	bne.w	404866 <_svfprintf_r+0xa66>
  404252:	2300      	movs	r3, #0
  404254:	9326      	str	r3, [sp, #152]	; 0x98
  404256:	46c8      	mov	r8, r9
  404258:	e5f9      	b.n	403e4e <_svfprintf_r+0x4e>
  40425a:	9311      	str	r3, [sp, #68]	; 0x44
  40425c:	f01b 0320 	ands.w	r3, fp, #32
  404260:	f040 81e2 	bne.w	404628 <_svfprintf_r+0x828>
  404264:	f01b 0210 	ands.w	r2, fp, #16
  404268:	f040 842c 	bne.w	404ac4 <_svfprintf_r+0xcc4>
  40426c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404270:	f000 8428 	beq.w	404ac4 <_svfprintf_r+0xcc4>
  404274:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404276:	4613      	mov	r3, r2
  404278:	460a      	mov	r2, r1
  40427a:	3204      	adds	r2, #4
  40427c:	880c      	ldrh	r4, [r1, #0]
  40427e:	920f      	str	r2, [sp, #60]	; 0x3c
  404280:	2500      	movs	r5, #0
  404282:	e6b0      	b.n	403fe6 <_svfprintf_r+0x1e6>
  404284:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404286:	9311      	str	r3, [sp, #68]	; 0x44
  404288:	6816      	ldr	r6, [r2, #0]
  40428a:	2400      	movs	r4, #0
  40428c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404290:	1d15      	adds	r5, r2, #4
  404292:	2e00      	cmp	r6, #0
  404294:	f000 86a5 	beq.w	404fe2 <_svfprintf_r+0x11e2>
  404298:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40429a:	1c53      	adds	r3, r2, #1
  40429c:	f000 8607 	beq.w	404eae <_svfprintf_r+0x10ae>
  4042a0:	4621      	mov	r1, r4
  4042a2:	4630      	mov	r0, r6
  4042a4:	f002 fa7c 	bl	4067a0 <memchr>
  4042a8:	2800      	cmp	r0, #0
  4042aa:	f000 86df 	beq.w	40506c <_svfprintf_r+0x126c>
  4042ae:	1b83      	subs	r3, r0, r6
  4042b0:	930e      	str	r3, [sp, #56]	; 0x38
  4042b2:	940a      	str	r4, [sp, #40]	; 0x28
  4042b4:	950f      	str	r5, [sp, #60]	; 0x3c
  4042b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4042ba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042be:	9308      	str	r3, [sp, #32]
  4042c0:	9412      	str	r4, [sp, #72]	; 0x48
  4042c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4042c6:	e6b3      	b.n	404030 <_svfprintf_r+0x230>
  4042c8:	f89a 3000 	ldrb.w	r3, [sl]
  4042cc:	2201      	movs	r2, #1
  4042ce:	212b      	movs	r1, #43	; 0x2b
  4042d0:	e5ee      	b.n	403eb0 <_svfprintf_r+0xb0>
  4042d2:	f04b 0b20 	orr.w	fp, fp, #32
  4042d6:	f89a 3000 	ldrb.w	r3, [sl]
  4042da:	e5e9      	b.n	403eb0 <_svfprintf_r+0xb0>
  4042dc:	9311      	str	r3, [sp, #68]	; 0x44
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f040 878d 	bne.w	4051fe <_svfprintf_r+0x13fe>
  4042e4:	4b22      	ldr	r3, [pc, #136]	; (404370 <_svfprintf_r+0x570>)
  4042e6:	9318      	str	r3, [sp, #96]	; 0x60
  4042e8:	f01b 0f20 	tst.w	fp, #32
  4042ec:	f040 8111 	bne.w	404512 <_svfprintf_r+0x712>
  4042f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042f2:	f01b 0f10 	tst.w	fp, #16
  4042f6:	4613      	mov	r3, r2
  4042f8:	f040 83df 	bne.w	404aba <_svfprintf_r+0xcba>
  4042fc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404300:	f000 83db 	beq.w	404aba <_svfprintf_r+0xcba>
  404304:	3304      	adds	r3, #4
  404306:	8814      	ldrh	r4, [r2, #0]
  404308:	930f      	str	r3, [sp, #60]	; 0x3c
  40430a:	2500      	movs	r5, #0
  40430c:	f01b 0f01 	tst.w	fp, #1
  404310:	f000 810c 	beq.w	40452c <_svfprintf_r+0x72c>
  404314:	ea54 0305 	orrs.w	r3, r4, r5
  404318:	f000 8108 	beq.w	40452c <_svfprintf_r+0x72c>
  40431c:	2330      	movs	r3, #48	; 0x30
  40431e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404322:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404326:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40432a:	f04b 0b02 	orr.w	fp, fp, #2
  40432e:	2302      	movs	r3, #2
  404330:	e659      	b.n	403fe6 <_svfprintf_r+0x1e6>
  404332:	f89a 3000 	ldrb.w	r3, [sl]
  404336:	2900      	cmp	r1, #0
  404338:	f47f adba 	bne.w	403eb0 <_svfprintf_r+0xb0>
  40433c:	2201      	movs	r2, #1
  40433e:	2120      	movs	r1, #32
  404340:	e5b6      	b.n	403eb0 <_svfprintf_r+0xb0>
  404342:	f04b 0b01 	orr.w	fp, fp, #1
  404346:	f89a 3000 	ldrb.w	r3, [sl]
  40434a:	e5b1      	b.n	403eb0 <_svfprintf_r+0xb0>
  40434c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40434e:	6823      	ldr	r3, [r4, #0]
  404350:	930d      	str	r3, [sp, #52]	; 0x34
  404352:	4618      	mov	r0, r3
  404354:	2800      	cmp	r0, #0
  404356:	4623      	mov	r3, r4
  404358:	f103 0304 	add.w	r3, r3, #4
  40435c:	f6ff ae0a 	blt.w	403f74 <_svfprintf_r+0x174>
  404360:	930f      	str	r3, [sp, #60]	; 0x3c
  404362:	f89a 3000 	ldrb.w	r3, [sl]
  404366:	e5a3      	b.n	403eb0 <_svfprintf_r+0xb0>
  404368:	00409168 	.word	0x00409168
  40436c:	00409178 	.word	0x00409178
  404370:	00409148 	.word	0x00409148
  404374:	f04b 0b10 	orr.w	fp, fp, #16
  404378:	f01b 0f20 	tst.w	fp, #32
  40437c:	9311      	str	r3, [sp, #68]	; 0x44
  40437e:	f43f ae23 	beq.w	403fc8 <_svfprintf_r+0x1c8>
  404382:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404384:	3507      	adds	r5, #7
  404386:	f025 0307 	bic.w	r3, r5, #7
  40438a:	f103 0208 	add.w	r2, r3, #8
  40438e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404392:	920f      	str	r2, [sp, #60]	; 0x3c
  404394:	2301      	movs	r3, #1
  404396:	e626      	b.n	403fe6 <_svfprintf_r+0x1e6>
  404398:	f89a 3000 	ldrb.w	r3, [sl]
  40439c:	2b2a      	cmp	r3, #42	; 0x2a
  40439e:	f10a 0401 	add.w	r4, sl, #1
  4043a2:	f000 871f 	beq.w	4051e4 <_svfprintf_r+0x13e4>
  4043a6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043aa:	2809      	cmp	r0, #9
  4043ac:	46a2      	mov	sl, r4
  4043ae:	f200 86ab 	bhi.w	405108 <_svfprintf_r+0x1308>
  4043b2:	2300      	movs	r3, #0
  4043b4:	461c      	mov	r4, r3
  4043b6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4043ba:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4043be:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4043c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043c6:	2809      	cmp	r0, #9
  4043c8:	d9f5      	bls.n	4043b6 <_svfprintf_r+0x5b6>
  4043ca:	940a      	str	r4, [sp, #40]	; 0x28
  4043cc:	e572      	b.n	403eb4 <_svfprintf_r+0xb4>
  4043ce:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4043d2:	f89a 3000 	ldrb.w	r3, [sl]
  4043d6:	e56b      	b.n	403eb0 <_svfprintf_r+0xb0>
  4043d8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4043dc:	f89a 3000 	ldrb.w	r3, [sl]
  4043e0:	e566      	b.n	403eb0 <_svfprintf_r+0xb0>
  4043e2:	f89a 3000 	ldrb.w	r3, [sl]
  4043e6:	2b6c      	cmp	r3, #108	; 0x6c
  4043e8:	bf03      	ittte	eq
  4043ea:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4043ee:	f04b 0b20 	orreq.w	fp, fp, #32
  4043f2:	f10a 0a01 	addeq.w	sl, sl, #1
  4043f6:	f04b 0b10 	orrne.w	fp, fp, #16
  4043fa:	e559      	b.n	403eb0 <_svfprintf_r+0xb0>
  4043fc:	2a00      	cmp	r2, #0
  4043fe:	f040 8709 	bne.w	405214 <_svfprintf_r+0x1414>
  404402:	f01b 0f20 	tst.w	fp, #32
  404406:	f040 84f7 	bne.w	404df8 <_svfprintf_r+0xff8>
  40440a:	f01b 0f10 	tst.w	fp, #16
  40440e:	f040 84aa 	bne.w	404d66 <_svfprintf_r+0xf66>
  404412:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404416:	f000 84a6 	beq.w	404d66 <_svfprintf_r+0xf66>
  40441a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40441c:	6813      	ldr	r3, [r2, #0]
  40441e:	3204      	adds	r2, #4
  404420:	920f      	str	r2, [sp, #60]	; 0x3c
  404422:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404426:	801a      	strh	r2, [r3, #0]
  404428:	e511      	b.n	403e4e <_svfprintf_r+0x4e>
  40442a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40442c:	4bb2      	ldr	r3, [pc, #712]	; (4046f8 <_svfprintf_r+0x8f8>)
  40442e:	680c      	ldr	r4, [r1, #0]
  404430:	9318      	str	r3, [sp, #96]	; 0x60
  404432:	2230      	movs	r2, #48	; 0x30
  404434:	2378      	movs	r3, #120	; 0x78
  404436:	3104      	adds	r1, #4
  404438:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40443c:	9311      	str	r3, [sp, #68]	; 0x44
  40443e:	f04b 0b02 	orr.w	fp, fp, #2
  404442:	910f      	str	r1, [sp, #60]	; 0x3c
  404444:	2500      	movs	r5, #0
  404446:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40444a:	2302      	movs	r3, #2
  40444c:	e5cb      	b.n	403fe6 <_svfprintf_r+0x1e6>
  40444e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404450:	9311      	str	r3, [sp, #68]	; 0x44
  404452:	680a      	ldr	r2, [r1, #0]
  404454:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404458:	2300      	movs	r3, #0
  40445a:	460a      	mov	r2, r1
  40445c:	461f      	mov	r7, r3
  40445e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404462:	3204      	adds	r2, #4
  404464:	2301      	movs	r3, #1
  404466:	9308      	str	r3, [sp, #32]
  404468:	f8cd b01c 	str.w	fp, [sp, #28]
  40446c:	970a      	str	r7, [sp, #40]	; 0x28
  40446e:	9712      	str	r7, [sp, #72]	; 0x48
  404470:	920f      	str	r2, [sp, #60]	; 0x3c
  404472:	930e      	str	r3, [sp, #56]	; 0x38
  404474:	ae28      	add	r6, sp, #160	; 0xa0
  404476:	e5df      	b.n	404038 <_svfprintf_r+0x238>
  404478:	9311      	str	r3, [sp, #68]	; 0x44
  40447a:	2a00      	cmp	r2, #0
  40447c:	f040 86e2 	bne.w	405244 <_svfprintf_r+0x1444>
  404480:	f01b 0f20 	tst.w	fp, #32
  404484:	d15d      	bne.n	404542 <_svfprintf_r+0x742>
  404486:	f01b 0f10 	tst.w	fp, #16
  40448a:	f040 8306 	bne.w	404a9a <_svfprintf_r+0xc9a>
  40448e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404492:	f000 8302 	beq.w	404a9a <_svfprintf_r+0xc9a>
  404496:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404498:	f9b1 4000 	ldrsh.w	r4, [r1]
  40449c:	3104      	adds	r1, #4
  40449e:	17e5      	asrs	r5, r4, #31
  4044a0:	4622      	mov	r2, r4
  4044a2:	462b      	mov	r3, r5
  4044a4:	910f      	str	r1, [sp, #60]	; 0x3c
  4044a6:	2a00      	cmp	r2, #0
  4044a8:	f173 0300 	sbcs.w	r3, r3, #0
  4044ac:	db58      	blt.n	404560 <_svfprintf_r+0x760>
  4044ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044b4:	1c4a      	adds	r2, r1, #1
  4044b6:	f04f 0301 	mov.w	r3, #1
  4044ba:	f47f ad9b 	bne.w	403ff4 <_svfprintf_r+0x1f4>
  4044be:	ea54 0205 	orrs.w	r2, r4, r5
  4044c2:	f000 81dc 	beq.w	40487e <_svfprintf_r+0xa7e>
  4044c6:	f8cd b01c 	str.w	fp, [sp, #28]
  4044ca:	2b01      	cmp	r3, #1
  4044cc:	f000 8278 	beq.w	4049c0 <_svfprintf_r+0xbc0>
  4044d0:	2b02      	cmp	r3, #2
  4044d2:	f040 8203 	bne.w	4048dc <_svfprintf_r+0xadc>
  4044d6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4044d8:	464e      	mov	r6, r9
  4044da:	0923      	lsrs	r3, r4, #4
  4044dc:	f004 010f 	and.w	r1, r4, #15
  4044e0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4044e4:	092a      	lsrs	r2, r5, #4
  4044e6:	461c      	mov	r4, r3
  4044e8:	4615      	mov	r5, r2
  4044ea:	5c43      	ldrb	r3, [r0, r1]
  4044ec:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4044f0:	ea54 0305 	orrs.w	r3, r4, r5
  4044f4:	d1f1      	bne.n	4044da <_svfprintf_r+0x6da>
  4044f6:	eba9 0306 	sub.w	r3, r9, r6
  4044fa:	930e      	str	r3, [sp, #56]	; 0x38
  4044fc:	e590      	b.n	404020 <_svfprintf_r+0x220>
  4044fe:	9311      	str	r3, [sp, #68]	; 0x44
  404500:	2a00      	cmp	r2, #0
  404502:	f040 869b 	bne.w	40523c <_svfprintf_r+0x143c>
  404506:	4b7d      	ldr	r3, [pc, #500]	; (4046fc <_svfprintf_r+0x8fc>)
  404508:	9318      	str	r3, [sp, #96]	; 0x60
  40450a:	f01b 0f20 	tst.w	fp, #32
  40450e:	f43f aeef 	beq.w	4042f0 <_svfprintf_r+0x4f0>
  404512:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404514:	3507      	adds	r5, #7
  404516:	f025 0307 	bic.w	r3, r5, #7
  40451a:	f103 0208 	add.w	r2, r3, #8
  40451e:	f01b 0f01 	tst.w	fp, #1
  404522:	920f      	str	r2, [sp, #60]	; 0x3c
  404524:	e9d3 4500 	ldrd	r4, r5, [r3]
  404528:	f47f aef4 	bne.w	404314 <_svfprintf_r+0x514>
  40452c:	2302      	movs	r3, #2
  40452e:	e55a      	b.n	403fe6 <_svfprintf_r+0x1e6>
  404530:	9311      	str	r3, [sp, #68]	; 0x44
  404532:	2a00      	cmp	r2, #0
  404534:	f040 867e 	bne.w	405234 <_svfprintf_r+0x1434>
  404538:	f04b 0b10 	orr.w	fp, fp, #16
  40453c:	f01b 0f20 	tst.w	fp, #32
  404540:	d0a1      	beq.n	404486 <_svfprintf_r+0x686>
  404542:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404544:	3507      	adds	r5, #7
  404546:	f025 0507 	bic.w	r5, r5, #7
  40454a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40454e:	2a00      	cmp	r2, #0
  404550:	f105 0108 	add.w	r1, r5, #8
  404554:	461d      	mov	r5, r3
  404556:	f173 0300 	sbcs.w	r3, r3, #0
  40455a:	910f      	str	r1, [sp, #60]	; 0x3c
  40455c:	4614      	mov	r4, r2
  40455e:	daa6      	bge.n	4044ae <_svfprintf_r+0x6ae>
  404560:	272d      	movs	r7, #45	; 0x2d
  404562:	4264      	negs	r4, r4
  404564:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404568:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40456c:	2301      	movs	r3, #1
  40456e:	e53d      	b.n	403fec <_svfprintf_r+0x1ec>
  404570:	9311      	str	r3, [sp, #68]	; 0x44
  404572:	2a00      	cmp	r2, #0
  404574:	f040 865a 	bne.w	40522c <_svfprintf_r+0x142c>
  404578:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40457a:	3507      	adds	r5, #7
  40457c:	f025 0307 	bic.w	r3, r5, #7
  404580:	f103 0208 	add.w	r2, r3, #8
  404584:	920f      	str	r2, [sp, #60]	; 0x3c
  404586:	681a      	ldr	r2, [r3, #0]
  404588:	9214      	str	r2, [sp, #80]	; 0x50
  40458a:	685b      	ldr	r3, [r3, #4]
  40458c:	9315      	str	r3, [sp, #84]	; 0x54
  40458e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404590:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404592:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404596:	4628      	mov	r0, r5
  404598:	4621      	mov	r1, r4
  40459a:	f04f 32ff 	mov.w	r2, #4294967295
  40459e:	4b58      	ldr	r3, [pc, #352]	; (404700 <_svfprintf_r+0x900>)
  4045a0:	f003 fed2 	bl	408348 <__aeabi_dcmpun>
  4045a4:	2800      	cmp	r0, #0
  4045a6:	f040 8348 	bne.w	404c3a <_svfprintf_r+0xe3a>
  4045aa:	4628      	mov	r0, r5
  4045ac:	4621      	mov	r1, r4
  4045ae:	f04f 32ff 	mov.w	r2, #4294967295
  4045b2:	4b53      	ldr	r3, [pc, #332]	; (404700 <_svfprintf_r+0x900>)
  4045b4:	f003 feaa 	bl	40830c <__aeabi_dcmple>
  4045b8:	2800      	cmp	r0, #0
  4045ba:	f040 833e 	bne.w	404c3a <_svfprintf_r+0xe3a>
  4045be:	a814      	add	r0, sp, #80	; 0x50
  4045c0:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4045c2:	f003 fe99 	bl	4082f8 <__aeabi_dcmplt>
  4045c6:	2800      	cmp	r0, #0
  4045c8:	f040 852f 	bne.w	40502a <_svfprintf_r+0x122a>
  4045cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4045d0:	4e4c      	ldr	r6, [pc, #304]	; (404704 <_svfprintf_r+0x904>)
  4045d2:	4b4d      	ldr	r3, [pc, #308]	; (404708 <_svfprintf_r+0x908>)
  4045d4:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4045d8:	9007      	str	r0, [sp, #28]
  4045da:	9811      	ldr	r0, [sp, #68]	; 0x44
  4045dc:	2203      	movs	r2, #3
  4045de:	2100      	movs	r1, #0
  4045e0:	9208      	str	r2, [sp, #32]
  4045e2:	910a      	str	r1, [sp, #40]	; 0x28
  4045e4:	2847      	cmp	r0, #71	; 0x47
  4045e6:	bfd8      	it	le
  4045e8:	461e      	movle	r6, r3
  4045ea:	920e      	str	r2, [sp, #56]	; 0x38
  4045ec:	9112      	str	r1, [sp, #72]	; 0x48
  4045ee:	e51f      	b.n	404030 <_svfprintf_r+0x230>
  4045f0:	f04b 0b08 	orr.w	fp, fp, #8
  4045f4:	f89a 3000 	ldrb.w	r3, [sl]
  4045f8:	e45a      	b.n	403eb0 <_svfprintf_r+0xb0>
  4045fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4045fe:	2300      	movs	r3, #0
  404600:	461c      	mov	r4, r3
  404602:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404606:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40460a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40460e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404612:	2809      	cmp	r0, #9
  404614:	d9f5      	bls.n	404602 <_svfprintf_r+0x802>
  404616:	940d      	str	r4, [sp, #52]	; 0x34
  404618:	e44c      	b.n	403eb4 <_svfprintf_r+0xb4>
  40461a:	f04b 0b10 	orr.w	fp, fp, #16
  40461e:	9311      	str	r3, [sp, #68]	; 0x44
  404620:	f01b 0320 	ands.w	r3, fp, #32
  404624:	f43f ae1e 	beq.w	404264 <_svfprintf_r+0x464>
  404628:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40462a:	3507      	adds	r5, #7
  40462c:	f025 0307 	bic.w	r3, r5, #7
  404630:	f103 0208 	add.w	r2, r3, #8
  404634:	e9d3 4500 	ldrd	r4, r5, [r3]
  404638:	920f      	str	r2, [sp, #60]	; 0x3c
  40463a:	2300      	movs	r3, #0
  40463c:	e4d3      	b.n	403fe6 <_svfprintf_r+0x1e6>
  40463e:	9311      	str	r3, [sp, #68]	; 0x44
  404640:	2a00      	cmp	r2, #0
  404642:	f040 85e0 	bne.w	405206 <_svfprintf_r+0x1406>
  404646:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404648:	2a00      	cmp	r2, #0
  40464a:	f43f aca4 	beq.w	403f96 <_svfprintf_r+0x196>
  40464e:	2300      	movs	r3, #0
  404650:	2101      	movs	r1, #1
  404652:	461f      	mov	r7, r3
  404654:	9108      	str	r1, [sp, #32]
  404656:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40465a:	f8cd b01c 	str.w	fp, [sp, #28]
  40465e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404662:	930a      	str	r3, [sp, #40]	; 0x28
  404664:	9312      	str	r3, [sp, #72]	; 0x48
  404666:	910e      	str	r1, [sp, #56]	; 0x38
  404668:	ae28      	add	r6, sp, #160	; 0xa0
  40466a:	e4e5      	b.n	404038 <_svfprintf_r+0x238>
  40466c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40466e:	e535      	b.n	4040dc <_svfprintf_r+0x2dc>
  404670:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404672:	2b65      	cmp	r3, #101	; 0x65
  404674:	f340 80a6 	ble.w	4047c4 <_svfprintf_r+0x9c4>
  404678:	a814      	add	r0, sp, #80	; 0x50
  40467a:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40467c:	f003 fe32 	bl	4082e4 <__aeabi_dcmpeq>
  404680:	2800      	cmp	r0, #0
  404682:	f000 814f 	beq.w	404924 <_svfprintf_r+0xb24>
  404686:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404688:	4a20      	ldr	r2, [pc, #128]	; (40470c <_svfprintf_r+0x90c>)
  40468a:	f8c8 2000 	str.w	r2, [r8]
  40468e:	3301      	adds	r3, #1
  404690:	3401      	adds	r4, #1
  404692:	2201      	movs	r2, #1
  404694:	2b07      	cmp	r3, #7
  404696:	9427      	str	r4, [sp, #156]	; 0x9c
  404698:	9326      	str	r3, [sp, #152]	; 0x98
  40469a:	f8c8 2004 	str.w	r2, [r8, #4]
  40469e:	f300 836a 	bgt.w	404d76 <_svfprintf_r+0xf76>
  4046a2:	f108 0808 	add.w	r8, r8, #8
  4046a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4046a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4046aa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046ac:	4293      	cmp	r3, r2
  4046ae:	db03      	blt.n	4046b8 <_svfprintf_r+0x8b8>
  4046b0:	9b07      	ldr	r3, [sp, #28]
  4046b2:	07dd      	lsls	r5, r3, #31
  4046b4:	f57f ad84 	bpl.w	4041c0 <_svfprintf_r+0x3c0>
  4046b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046ba:	9919      	ldr	r1, [sp, #100]	; 0x64
  4046bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4046be:	f8c8 2000 	str.w	r2, [r8]
  4046c2:	3301      	adds	r3, #1
  4046c4:	440c      	add	r4, r1
  4046c6:	2b07      	cmp	r3, #7
  4046c8:	f8c8 1004 	str.w	r1, [r8, #4]
  4046cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4046ce:	9326      	str	r3, [sp, #152]	; 0x98
  4046d0:	f300 839e 	bgt.w	404e10 <_svfprintf_r+0x1010>
  4046d4:	f108 0808 	add.w	r8, r8, #8
  4046d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046da:	1e5e      	subs	r6, r3, #1
  4046dc:	2e00      	cmp	r6, #0
  4046de:	f77f ad6f 	ble.w	4041c0 <_svfprintf_r+0x3c0>
  4046e2:	2e10      	cmp	r6, #16
  4046e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046e6:	4d0a      	ldr	r5, [pc, #40]	; (404710 <_svfprintf_r+0x910>)
  4046e8:	f340 81f5 	ble.w	404ad6 <_svfprintf_r+0xcd6>
  4046ec:	4622      	mov	r2, r4
  4046ee:	2710      	movs	r7, #16
  4046f0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4046f4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4046f6:	e013      	b.n	404720 <_svfprintf_r+0x920>
  4046f8:	00409148 	.word	0x00409148
  4046fc:	00409134 	.word	0x00409134
  404700:	7fefffff 	.word	0x7fefffff
  404704:	00409128 	.word	0x00409128
  404708:	00409124 	.word	0x00409124
  40470c:	00409164 	.word	0x00409164
  404710:	00409178 	.word	0x00409178
  404714:	f108 0808 	add.w	r8, r8, #8
  404718:	3e10      	subs	r6, #16
  40471a:	2e10      	cmp	r6, #16
  40471c:	f340 81da 	ble.w	404ad4 <_svfprintf_r+0xcd4>
  404720:	3301      	adds	r3, #1
  404722:	3210      	adds	r2, #16
  404724:	2b07      	cmp	r3, #7
  404726:	9227      	str	r2, [sp, #156]	; 0x9c
  404728:	9326      	str	r3, [sp, #152]	; 0x98
  40472a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40472e:	ddf1      	ble.n	404714 <_svfprintf_r+0x914>
  404730:	aa25      	add	r2, sp, #148	; 0x94
  404732:	4621      	mov	r1, r4
  404734:	4658      	mov	r0, fp
  404736:	f002 fd51 	bl	4071dc <__ssprint_r>
  40473a:	2800      	cmp	r0, #0
  40473c:	f47f ac32 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404740:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404742:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404744:	46c8      	mov	r8, r9
  404746:	e7e7      	b.n	404718 <_svfprintf_r+0x918>
  404748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40474a:	9a08      	ldr	r2, [sp, #32]
  40474c:	1a9f      	subs	r7, r3, r2
  40474e:	2f00      	cmp	r7, #0
  404750:	f77f ace7 	ble.w	404122 <_svfprintf_r+0x322>
  404754:	2f10      	cmp	r7, #16
  404756:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404758:	4db6      	ldr	r5, [pc, #728]	; (404a34 <_svfprintf_r+0xc34>)
  40475a:	dd27      	ble.n	4047ac <_svfprintf_r+0x9ac>
  40475c:	4642      	mov	r2, r8
  40475e:	4621      	mov	r1, r4
  404760:	46b0      	mov	r8, r6
  404762:	f04f 0b10 	mov.w	fp, #16
  404766:	462e      	mov	r6, r5
  404768:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40476a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40476c:	e004      	b.n	404778 <_svfprintf_r+0x978>
  40476e:	3f10      	subs	r7, #16
  404770:	2f10      	cmp	r7, #16
  404772:	f102 0208 	add.w	r2, r2, #8
  404776:	dd15      	ble.n	4047a4 <_svfprintf_r+0x9a4>
  404778:	3301      	adds	r3, #1
  40477a:	3110      	adds	r1, #16
  40477c:	2b07      	cmp	r3, #7
  40477e:	9127      	str	r1, [sp, #156]	; 0x9c
  404780:	9326      	str	r3, [sp, #152]	; 0x98
  404782:	e882 0840 	stmia.w	r2, {r6, fp}
  404786:	ddf2      	ble.n	40476e <_svfprintf_r+0x96e>
  404788:	aa25      	add	r2, sp, #148	; 0x94
  40478a:	4629      	mov	r1, r5
  40478c:	4620      	mov	r0, r4
  40478e:	f002 fd25 	bl	4071dc <__ssprint_r>
  404792:	2800      	cmp	r0, #0
  404794:	f47f ac06 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404798:	3f10      	subs	r7, #16
  40479a:	2f10      	cmp	r7, #16
  40479c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40479e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047a0:	464a      	mov	r2, r9
  4047a2:	dce9      	bgt.n	404778 <_svfprintf_r+0x978>
  4047a4:	4635      	mov	r5, r6
  4047a6:	460c      	mov	r4, r1
  4047a8:	4646      	mov	r6, r8
  4047aa:	4690      	mov	r8, r2
  4047ac:	3301      	adds	r3, #1
  4047ae:	443c      	add	r4, r7
  4047b0:	2b07      	cmp	r3, #7
  4047b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4047b4:	9326      	str	r3, [sp, #152]	; 0x98
  4047b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4047ba:	f300 8232 	bgt.w	404c22 <_svfprintf_r+0xe22>
  4047be:	f108 0808 	add.w	r8, r8, #8
  4047c2:	e4ae      	b.n	404122 <_svfprintf_r+0x322>
  4047c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4047c6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4047c8:	2b01      	cmp	r3, #1
  4047ca:	f340 81fe 	ble.w	404bca <_svfprintf_r+0xdca>
  4047ce:	3701      	adds	r7, #1
  4047d0:	3401      	adds	r4, #1
  4047d2:	2301      	movs	r3, #1
  4047d4:	2f07      	cmp	r7, #7
  4047d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4047d8:	9726      	str	r7, [sp, #152]	; 0x98
  4047da:	f8c8 6000 	str.w	r6, [r8]
  4047de:	f8c8 3004 	str.w	r3, [r8, #4]
  4047e2:	f300 8203 	bgt.w	404bec <_svfprintf_r+0xdec>
  4047e6:	f108 0808 	add.w	r8, r8, #8
  4047ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4047ee:	f8c8 3000 	str.w	r3, [r8]
  4047f2:	3701      	adds	r7, #1
  4047f4:	4414      	add	r4, r2
  4047f6:	2f07      	cmp	r7, #7
  4047f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4047fa:	9726      	str	r7, [sp, #152]	; 0x98
  4047fc:	f8c8 2004 	str.w	r2, [r8, #4]
  404800:	f300 8200 	bgt.w	404c04 <_svfprintf_r+0xe04>
  404804:	f108 0808 	add.w	r8, r8, #8
  404808:	a814      	add	r0, sp, #80	; 0x50
  40480a:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40480c:	f003 fd6a 	bl	4082e4 <__aeabi_dcmpeq>
  404810:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404812:	2800      	cmp	r0, #0
  404814:	f040 8101 	bne.w	404a1a <_svfprintf_r+0xc1a>
  404818:	3b01      	subs	r3, #1
  40481a:	3701      	adds	r7, #1
  40481c:	3601      	adds	r6, #1
  40481e:	441c      	add	r4, r3
  404820:	2f07      	cmp	r7, #7
  404822:	9726      	str	r7, [sp, #152]	; 0x98
  404824:	9427      	str	r4, [sp, #156]	; 0x9c
  404826:	f8c8 6000 	str.w	r6, [r8]
  40482a:	f8c8 3004 	str.w	r3, [r8, #4]
  40482e:	f300 8128 	bgt.w	404a82 <_svfprintf_r+0xc82>
  404832:	f108 0808 	add.w	r8, r8, #8
  404836:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404838:	f8c8 2004 	str.w	r2, [r8, #4]
  40483c:	3701      	adds	r7, #1
  40483e:	4414      	add	r4, r2
  404840:	ab21      	add	r3, sp, #132	; 0x84
  404842:	2f07      	cmp	r7, #7
  404844:	9427      	str	r4, [sp, #156]	; 0x9c
  404846:	9726      	str	r7, [sp, #152]	; 0x98
  404848:	f8c8 3000 	str.w	r3, [r8]
  40484c:	f77f acb6 	ble.w	4041bc <_svfprintf_r+0x3bc>
  404850:	aa25      	add	r2, sp, #148	; 0x94
  404852:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404854:	980c      	ldr	r0, [sp, #48]	; 0x30
  404856:	f002 fcc1 	bl	4071dc <__ssprint_r>
  40485a:	2800      	cmp	r0, #0
  40485c:	f47f aba2 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404860:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404862:	46c8      	mov	r8, r9
  404864:	e4ac      	b.n	4041c0 <_svfprintf_r+0x3c0>
  404866:	aa25      	add	r2, sp, #148	; 0x94
  404868:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40486a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40486c:	f002 fcb6 	bl	4071dc <__ssprint_r>
  404870:	2800      	cmp	r0, #0
  404872:	f43f acee 	beq.w	404252 <_svfprintf_r+0x452>
  404876:	f7ff bb95 	b.w	403fa4 <_svfprintf_r+0x1a4>
  40487a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40487e:	2b01      	cmp	r3, #1
  404880:	f000 8135 	beq.w	404aee <_svfprintf_r+0xcee>
  404884:	2b02      	cmp	r3, #2
  404886:	d125      	bne.n	4048d4 <_svfprintf_r+0xad4>
  404888:	f8cd b01c 	str.w	fp, [sp, #28]
  40488c:	2400      	movs	r4, #0
  40488e:	2500      	movs	r5, #0
  404890:	e621      	b.n	4044d6 <_svfprintf_r+0x6d6>
  404892:	aa25      	add	r2, sp, #148	; 0x94
  404894:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404896:	980c      	ldr	r0, [sp, #48]	; 0x30
  404898:	f002 fca0 	bl	4071dc <__ssprint_r>
  40489c:	2800      	cmp	r0, #0
  40489e:	f47f ab81 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4048a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048a4:	46c8      	mov	r8, r9
  4048a6:	e478      	b.n	40419a <_svfprintf_r+0x39a>
  4048a8:	aa25      	add	r2, sp, #148	; 0x94
  4048aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048ae:	f002 fc95 	bl	4071dc <__ssprint_r>
  4048b2:	2800      	cmp	r0, #0
  4048b4:	f47f ab76 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4048b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048ba:	46c8      	mov	r8, r9
  4048bc:	e41e      	b.n	4040fc <_svfprintf_r+0x2fc>
  4048be:	aa25      	add	r2, sp, #148	; 0x94
  4048c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048c4:	f002 fc8a 	bl	4071dc <__ssprint_r>
  4048c8:	2800      	cmp	r0, #0
  4048ca:	f47f ab6b 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4048ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048d0:	46c8      	mov	r8, r9
  4048d2:	e423      	b.n	40411c <_svfprintf_r+0x31c>
  4048d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4048d8:	2400      	movs	r4, #0
  4048da:	2500      	movs	r5, #0
  4048dc:	4649      	mov	r1, r9
  4048de:	e000      	b.n	4048e2 <_svfprintf_r+0xae2>
  4048e0:	4631      	mov	r1, r6
  4048e2:	08e2      	lsrs	r2, r4, #3
  4048e4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4048e8:	08e8      	lsrs	r0, r5, #3
  4048ea:	f004 0307 	and.w	r3, r4, #7
  4048ee:	4605      	mov	r5, r0
  4048f0:	4614      	mov	r4, r2
  4048f2:	3330      	adds	r3, #48	; 0x30
  4048f4:	ea54 0205 	orrs.w	r2, r4, r5
  4048f8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4048fc:	f101 36ff 	add.w	r6, r1, #4294967295
  404900:	d1ee      	bne.n	4048e0 <_svfprintf_r+0xae0>
  404902:	9a07      	ldr	r2, [sp, #28]
  404904:	07d2      	lsls	r2, r2, #31
  404906:	f57f adf6 	bpl.w	4044f6 <_svfprintf_r+0x6f6>
  40490a:	2b30      	cmp	r3, #48	; 0x30
  40490c:	f43f adf3 	beq.w	4044f6 <_svfprintf_r+0x6f6>
  404910:	3902      	subs	r1, #2
  404912:	2330      	movs	r3, #48	; 0x30
  404914:	f806 3c01 	strb.w	r3, [r6, #-1]
  404918:	eba9 0301 	sub.w	r3, r9, r1
  40491c:	930e      	str	r3, [sp, #56]	; 0x38
  40491e:	460e      	mov	r6, r1
  404920:	f7ff bb7e 	b.w	404020 <_svfprintf_r+0x220>
  404924:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404926:	2900      	cmp	r1, #0
  404928:	f340 822f 	ble.w	404d8a <_svfprintf_r+0xf8a>
  40492c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40492e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404930:	4293      	cmp	r3, r2
  404932:	bfa8      	it	ge
  404934:	4613      	movge	r3, r2
  404936:	2b00      	cmp	r3, #0
  404938:	461f      	mov	r7, r3
  40493a:	dd0d      	ble.n	404958 <_svfprintf_r+0xb58>
  40493c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40493e:	f8c8 6000 	str.w	r6, [r8]
  404942:	3301      	adds	r3, #1
  404944:	443c      	add	r4, r7
  404946:	2b07      	cmp	r3, #7
  404948:	9427      	str	r4, [sp, #156]	; 0x9c
  40494a:	f8c8 7004 	str.w	r7, [r8, #4]
  40494e:	9326      	str	r3, [sp, #152]	; 0x98
  404950:	f300 8320 	bgt.w	404f94 <_svfprintf_r+0x1194>
  404954:	f108 0808 	add.w	r8, r8, #8
  404958:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40495a:	2f00      	cmp	r7, #0
  40495c:	bfa8      	it	ge
  40495e:	1bdb      	subge	r3, r3, r7
  404960:	2b00      	cmp	r3, #0
  404962:	461f      	mov	r7, r3
  404964:	f340 80d7 	ble.w	404b16 <_svfprintf_r+0xd16>
  404968:	2f10      	cmp	r7, #16
  40496a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40496c:	4d31      	ldr	r5, [pc, #196]	; (404a34 <_svfprintf_r+0xc34>)
  40496e:	f340 81ee 	ble.w	404d4e <_svfprintf_r+0xf4e>
  404972:	4642      	mov	r2, r8
  404974:	4621      	mov	r1, r4
  404976:	46b0      	mov	r8, r6
  404978:	f04f 0b10 	mov.w	fp, #16
  40497c:	462e      	mov	r6, r5
  40497e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404980:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404982:	e004      	b.n	40498e <_svfprintf_r+0xb8e>
  404984:	3208      	adds	r2, #8
  404986:	3f10      	subs	r7, #16
  404988:	2f10      	cmp	r7, #16
  40498a:	f340 81dc 	ble.w	404d46 <_svfprintf_r+0xf46>
  40498e:	3301      	adds	r3, #1
  404990:	3110      	adds	r1, #16
  404992:	2b07      	cmp	r3, #7
  404994:	9127      	str	r1, [sp, #156]	; 0x9c
  404996:	9326      	str	r3, [sp, #152]	; 0x98
  404998:	e882 0840 	stmia.w	r2, {r6, fp}
  40499c:	ddf2      	ble.n	404984 <_svfprintf_r+0xb84>
  40499e:	aa25      	add	r2, sp, #148	; 0x94
  4049a0:	4629      	mov	r1, r5
  4049a2:	4620      	mov	r0, r4
  4049a4:	f002 fc1a 	bl	4071dc <__ssprint_r>
  4049a8:	2800      	cmp	r0, #0
  4049aa:	f47f aafb 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4049ae:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4049b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049b2:	464a      	mov	r2, r9
  4049b4:	e7e7      	b.n	404986 <_svfprintf_r+0xb86>
  4049b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049b8:	930e      	str	r3, [sp, #56]	; 0x38
  4049ba:	464e      	mov	r6, r9
  4049bc:	f7ff bb30 	b.w	404020 <_svfprintf_r+0x220>
  4049c0:	2d00      	cmp	r5, #0
  4049c2:	bf08      	it	eq
  4049c4:	2c0a      	cmpeq	r4, #10
  4049c6:	f0c0 8090 	bcc.w	404aea <_svfprintf_r+0xcea>
  4049ca:	464e      	mov	r6, r9
  4049cc:	4620      	mov	r0, r4
  4049ce:	4629      	mov	r1, r5
  4049d0:	220a      	movs	r2, #10
  4049d2:	2300      	movs	r3, #0
  4049d4:	f7fe fd8c 	bl	4034f0 <__aeabi_uldivmod>
  4049d8:	3230      	adds	r2, #48	; 0x30
  4049da:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4049de:	4620      	mov	r0, r4
  4049e0:	4629      	mov	r1, r5
  4049e2:	2300      	movs	r3, #0
  4049e4:	220a      	movs	r2, #10
  4049e6:	f7fe fd83 	bl	4034f0 <__aeabi_uldivmod>
  4049ea:	4604      	mov	r4, r0
  4049ec:	460d      	mov	r5, r1
  4049ee:	ea54 0305 	orrs.w	r3, r4, r5
  4049f2:	d1eb      	bne.n	4049cc <_svfprintf_r+0xbcc>
  4049f4:	eba9 0306 	sub.w	r3, r9, r6
  4049f8:	930e      	str	r3, [sp, #56]	; 0x38
  4049fa:	f7ff bb11 	b.w	404020 <_svfprintf_r+0x220>
  4049fe:	aa25      	add	r2, sp, #148	; 0x94
  404a00:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a02:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a04:	f002 fbea 	bl	4071dc <__ssprint_r>
  404a08:	2800      	cmp	r0, #0
  404a0a:	f47f aacb 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404a0e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404a12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a14:	46c8      	mov	r8, r9
  404a16:	f7ff bb61 	b.w	4040dc <_svfprintf_r+0x2dc>
  404a1a:	1e5e      	subs	r6, r3, #1
  404a1c:	2e00      	cmp	r6, #0
  404a1e:	f77f af0a 	ble.w	404836 <_svfprintf_r+0xa36>
  404a22:	2e10      	cmp	r6, #16
  404a24:	4d03      	ldr	r5, [pc, #12]	; (404a34 <_svfprintf_r+0xc34>)
  404a26:	dd23      	ble.n	404a70 <_svfprintf_r+0xc70>
  404a28:	4622      	mov	r2, r4
  404a2a:	f04f 0b10 	mov.w	fp, #16
  404a2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404a30:	e007      	b.n	404a42 <_svfprintf_r+0xc42>
  404a32:	bf00      	nop
  404a34:	00409178 	.word	0x00409178
  404a38:	3e10      	subs	r6, #16
  404a3a:	2e10      	cmp	r6, #16
  404a3c:	f108 0808 	add.w	r8, r8, #8
  404a40:	dd15      	ble.n	404a6e <_svfprintf_r+0xc6e>
  404a42:	3701      	adds	r7, #1
  404a44:	3210      	adds	r2, #16
  404a46:	2f07      	cmp	r7, #7
  404a48:	9227      	str	r2, [sp, #156]	; 0x9c
  404a4a:	9726      	str	r7, [sp, #152]	; 0x98
  404a4c:	e888 0820 	stmia.w	r8, {r5, fp}
  404a50:	ddf2      	ble.n	404a38 <_svfprintf_r+0xc38>
  404a52:	aa25      	add	r2, sp, #148	; 0x94
  404a54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a56:	4620      	mov	r0, r4
  404a58:	f002 fbc0 	bl	4071dc <__ssprint_r>
  404a5c:	2800      	cmp	r0, #0
  404a5e:	f47f aaa1 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404a62:	3e10      	subs	r6, #16
  404a64:	2e10      	cmp	r6, #16
  404a66:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404a68:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a6a:	46c8      	mov	r8, r9
  404a6c:	dce9      	bgt.n	404a42 <_svfprintf_r+0xc42>
  404a6e:	4614      	mov	r4, r2
  404a70:	3701      	adds	r7, #1
  404a72:	4434      	add	r4, r6
  404a74:	2f07      	cmp	r7, #7
  404a76:	9427      	str	r4, [sp, #156]	; 0x9c
  404a78:	9726      	str	r7, [sp, #152]	; 0x98
  404a7a:	e888 0060 	stmia.w	r8, {r5, r6}
  404a7e:	f77f aed8 	ble.w	404832 <_svfprintf_r+0xa32>
  404a82:	aa25      	add	r2, sp, #148	; 0x94
  404a84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a86:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a88:	f002 fba8 	bl	4071dc <__ssprint_r>
  404a8c:	2800      	cmp	r0, #0
  404a8e:	f47f aa89 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404a92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a94:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a96:	46c8      	mov	r8, r9
  404a98:	e6cd      	b.n	404836 <_svfprintf_r+0xa36>
  404a9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a9c:	6814      	ldr	r4, [r2, #0]
  404a9e:	4613      	mov	r3, r2
  404aa0:	3304      	adds	r3, #4
  404aa2:	17e5      	asrs	r5, r4, #31
  404aa4:	930f      	str	r3, [sp, #60]	; 0x3c
  404aa6:	4622      	mov	r2, r4
  404aa8:	462b      	mov	r3, r5
  404aaa:	e4fc      	b.n	4044a6 <_svfprintf_r+0x6a6>
  404aac:	3204      	adds	r2, #4
  404aae:	681c      	ldr	r4, [r3, #0]
  404ab0:	920f      	str	r2, [sp, #60]	; 0x3c
  404ab2:	2301      	movs	r3, #1
  404ab4:	2500      	movs	r5, #0
  404ab6:	f7ff ba96 	b.w	403fe6 <_svfprintf_r+0x1e6>
  404aba:	681c      	ldr	r4, [r3, #0]
  404abc:	3304      	adds	r3, #4
  404abe:	930f      	str	r3, [sp, #60]	; 0x3c
  404ac0:	2500      	movs	r5, #0
  404ac2:	e423      	b.n	40430c <_svfprintf_r+0x50c>
  404ac4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404ac6:	460a      	mov	r2, r1
  404ac8:	3204      	adds	r2, #4
  404aca:	680c      	ldr	r4, [r1, #0]
  404acc:	920f      	str	r2, [sp, #60]	; 0x3c
  404ace:	2500      	movs	r5, #0
  404ad0:	f7ff ba89 	b.w	403fe6 <_svfprintf_r+0x1e6>
  404ad4:	4614      	mov	r4, r2
  404ad6:	3301      	adds	r3, #1
  404ad8:	4434      	add	r4, r6
  404ada:	2b07      	cmp	r3, #7
  404adc:	9427      	str	r4, [sp, #156]	; 0x9c
  404ade:	9326      	str	r3, [sp, #152]	; 0x98
  404ae0:	e888 0060 	stmia.w	r8, {r5, r6}
  404ae4:	f77f ab6a 	ble.w	4041bc <_svfprintf_r+0x3bc>
  404ae8:	e6b2      	b.n	404850 <_svfprintf_r+0xa50>
  404aea:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404aee:	f8cd b01c 	str.w	fp, [sp, #28]
  404af2:	ae42      	add	r6, sp, #264	; 0x108
  404af4:	3430      	adds	r4, #48	; 0x30
  404af6:	2301      	movs	r3, #1
  404af8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404afc:	930e      	str	r3, [sp, #56]	; 0x38
  404afe:	f7ff ba8f 	b.w	404020 <_svfprintf_r+0x220>
  404b02:	aa25      	add	r2, sp, #148	; 0x94
  404b04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b06:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b08:	f002 fb68 	bl	4071dc <__ssprint_r>
  404b0c:	2800      	cmp	r0, #0
  404b0e:	f47f aa49 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404b12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b14:	46c8      	mov	r8, r9
  404b16:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404b18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b1a:	429a      	cmp	r2, r3
  404b1c:	db44      	blt.n	404ba8 <_svfprintf_r+0xda8>
  404b1e:	9b07      	ldr	r3, [sp, #28]
  404b20:	07d9      	lsls	r1, r3, #31
  404b22:	d441      	bmi.n	404ba8 <_svfprintf_r+0xda8>
  404b24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b26:	9812      	ldr	r0, [sp, #72]	; 0x48
  404b28:	1a9a      	subs	r2, r3, r2
  404b2a:	1a1d      	subs	r5, r3, r0
  404b2c:	4295      	cmp	r5, r2
  404b2e:	bfa8      	it	ge
  404b30:	4615      	movge	r5, r2
  404b32:	2d00      	cmp	r5, #0
  404b34:	dd0e      	ble.n	404b54 <_svfprintf_r+0xd54>
  404b36:	9926      	ldr	r1, [sp, #152]	; 0x98
  404b38:	f8c8 5004 	str.w	r5, [r8, #4]
  404b3c:	3101      	adds	r1, #1
  404b3e:	4406      	add	r6, r0
  404b40:	442c      	add	r4, r5
  404b42:	2907      	cmp	r1, #7
  404b44:	f8c8 6000 	str.w	r6, [r8]
  404b48:	9427      	str	r4, [sp, #156]	; 0x9c
  404b4a:	9126      	str	r1, [sp, #152]	; 0x98
  404b4c:	f300 823b 	bgt.w	404fc6 <_svfprintf_r+0x11c6>
  404b50:	f108 0808 	add.w	r8, r8, #8
  404b54:	2d00      	cmp	r5, #0
  404b56:	bfac      	ite	ge
  404b58:	1b56      	subge	r6, r2, r5
  404b5a:	4616      	movlt	r6, r2
  404b5c:	2e00      	cmp	r6, #0
  404b5e:	f77f ab2f 	ble.w	4041c0 <_svfprintf_r+0x3c0>
  404b62:	2e10      	cmp	r6, #16
  404b64:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b66:	4db0      	ldr	r5, [pc, #704]	; (404e28 <_svfprintf_r+0x1028>)
  404b68:	ddb5      	ble.n	404ad6 <_svfprintf_r+0xcd6>
  404b6a:	4622      	mov	r2, r4
  404b6c:	2710      	movs	r7, #16
  404b6e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404b72:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404b74:	e004      	b.n	404b80 <_svfprintf_r+0xd80>
  404b76:	f108 0808 	add.w	r8, r8, #8
  404b7a:	3e10      	subs	r6, #16
  404b7c:	2e10      	cmp	r6, #16
  404b7e:	dda9      	ble.n	404ad4 <_svfprintf_r+0xcd4>
  404b80:	3301      	adds	r3, #1
  404b82:	3210      	adds	r2, #16
  404b84:	2b07      	cmp	r3, #7
  404b86:	9227      	str	r2, [sp, #156]	; 0x9c
  404b88:	9326      	str	r3, [sp, #152]	; 0x98
  404b8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404b8e:	ddf2      	ble.n	404b76 <_svfprintf_r+0xd76>
  404b90:	aa25      	add	r2, sp, #148	; 0x94
  404b92:	4621      	mov	r1, r4
  404b94:	4658      	mov	r0, fp
  404b96:	f002 fb21 	bl	4071dc <__ssprint_r>
  404b9a:	2800      	cmp	r0, #0
  404b9c:	f47f aa02 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404ba0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404ba2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ba4:	46c8      	mov	r8, r9
  404ba6:	e7e8      	b.n	404b7a <_svfprintf_r+0xd7a>
  404ba8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404baa:	9819      	ldr	r0, [sp, #100]	; 0x64
  404bac:	991a      	ldr	r1, [sp, #104]	; 0x68
  404bae:	f8c8 1000 	str.w	r1, [r8]
  404bb2:	3301      	adds	r3, #1
  404bb4:	4404      	add	r4, r0
  404bb6:	2b07      	cmp	r3, #7
  404bb8:	9427      	str	r4, [sp, #156]	; 0x9c
  404bba:	f8c8 0004 	str.w	r0, [r8, #4]
  404bbe:	9326      	str	r3, [sp, #152]	; 0x98
  404bc0:	f300 81f5 	bgt.w	404fae <_svfprintf_r+0x11ae>
  404bc4:	f108 0808 	add.w	r8, r8, #8
  404bc8:	e7ac      	b.n	404b24 <_svfprintf_r+0xd24>
  404bca:	9b07      	ldr	r3, [sp, #28]
  404bcc:	07da      	lsls	r2, r3, #31
  404bce:	f53f adfe 	bmi.w	4047ce <_svfprintf_r+0x9ce>
  404bd2:	3701      	adds	r7, #1
  404bd4:	3401      	adds	r4, #1
  404bd6:	2301      	movs	r3, #1
  404bd8:	2f07      	cmp	r7, #7
  404bda:	9427      	str	r4, [sp, #156]	; 0x9c
  404bdc:	9726      	str	r7, [sp, #152]	; 0x98
  404bde:	f8c8 6000 	str.w	r6, [r8]
  404be2:	f8c8 3004 	str.w	r3, [r8, #4]
  404be6:	f77f ae24 	ble.w	404832 <_svfprintf_r+0xa32>
  404bea:	e74a      	b.n	404a82 <_svfprintf_r+0xc82>
  404bec:	aa25      	add	r2, sp, #148	; 0x94
  404bee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bf0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bf2:	f002 faf3 	bl	4071dc <__ssprint_r>
  404bf6:	2800      	cmp	r0, #0
  404bf8:	f47f a9d4 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404bfc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bfe:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c00:	46c8      	mov	r8, r9
  404c02:	e5f2      	b.n	4047ea <_svfprintf_r+0x9ea>
  404c04:	aa25      	add	r2, sp, #148	; 0x94
  404c06:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c08:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c0a:	f002 fae7 	bl	4071dc <__ssprint_r>
  404c0e:	2800      	cmp	r0, #0
  404c10:	f47f a9c8 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404c14:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c16:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c18:	46c8      	mov	r8, r9
  404c1a:	e5f5      	b.n	404808 <_svfprintf_r+0xa08>
  404c1c:	464e      	mov	r6, r9
  404c1e:	f7ff b9ff 	b.w	404020 <_svfprintf_r+0x220>
  404c22:	aa25      	add	r2, sp, #148	; 0x94
  404c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c26:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c28:	f002 fad8 	bl	4071dc <__ssprint_r>
  404c2c:	2800      	cmp	r0, #0
  404c2e:	f47f a9b9 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404c32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c34:	46c8      	mov	r8, r9
  404c36:	f7ff ba74 	b.w	404122 <_svfprintf_r+0x322>
  404c3a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404c3c:	4622      	mov	r2, r4
  404c3e:	4620      	mov	r0, r4
  404c40:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404c42:	4623      	mov	r3, r4
  404c44:	4621      	mov	r1, r4
  404c46:	f003 fb7f 	bl	408348 <__aeabi_dcmpun>
  404c4a:	2800      	cmp	r0, #0
  404c4c:	f040 8286 	bne.w	40515c <_svfprintf_r+0x135c>
  404c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c52:	3301      	adds	r3, #1
  404c54:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c56:	f023 0320 	bic.w	r3, r3, #32
  404c5a:	930e      	str	r3, [sp, #56]	; 0x38
  404c5c:	f000 81e2 	beq.w	405024 <_svfprintf_r+0x1224>
  404c60:	2b47      	cmp	r3, #71	; 0x47
  404c62:	f000 811e 	beq.w	404ea2 <_svfprintf_r+0x10a2>
  404c66:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404c6a:	9307      	str	r3, [sp, #28]
  404c6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c6e:	1e1f      	subs	r7, r3, #0
  404c70:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404c72:	9308      	str	r3, [sp, #32]
  404c74:	bfbb      	ittet	lt
  404c76:	463b      	movlt	r3, r7
  404c78:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404c7c:	2300      	movge	r3, #0
  404c7e:	232d      	movlt	r3, #45	; 0x2d
  404c80:	9310      	str	r3, [sp, #64]	; 0x40
  404c82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c84:	2b66      	cmp	r3, #102	; 0x66
  404c86:	f000 81bb 	beq.w	405000 <_svfprintf_r+0x1200>
  404c8a:	2b46      	cmp	r3, #70	; 0x46
  404c8c:	f000 80df 	beq.w	404e4e <_svfprintf_r+0x104e>
  404c90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c92:	9a08      	ldr	r2, [sp, #32]
  404c94:	2b45      	cmp	r3, #69	; 0x45
  404c96:	bf0c      	ite	eq
  404c98:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404c9a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404c9c:	a823      	add	r0, sp, #140	; 0x8c
  404c9e:	a920      	add	r1, sp, #128	; 0x80
  404ca0:	bf08      	it	eq
  404ca2:	1c5d      	addeq	r5, r3, #1
  404ca4:	9004      	str	r0, [sp, #16]
  404ca6:	9103      	str	r1, [sp, #12]
  404ca8:	a81f      	add	r0, sp, #124	; 0x7c
  404caa:	2102      	movs	r1, #2
  404cac:	463b      	mov	r3, r7
  404cae:	9002      	str	r0, [sp, #8]
  404cb0:	9501      	str	r5, [sp, #4]
  404cb2:	9100      	str	r1, [sp, #0]
  404cb4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cb6:	f000 fb6f 	bl	405398 <_dtoa_r>
  404cba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cbc:	2b67      	cmp	r3, #103	; 0x67
  404cbe:	4606      	mov	r6, r0
  404cc0:	f040 81e0 	bne.w	405084 <_svfprintf_r+0x1284>
  404cc4:	f01b 0f01 	tst.w	fp, #1
  404cc8:	f000 8246 	beq.w	405158 <_svfprintf_r+0x1358>
  404ccc:	1974      	adds	r4, r6, r5
  404cce:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404cd0:	9808      	ldr	r0, [sp, #32]
  404cd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404cd4:	4639      	mov	r1, r7
  404cd6:	f003 fb05 	bl	4082e4 <__aeabi_dcmpeq>
  404cda:	2800      	cmp	r0, #0
  404cdc:	f040 8165 	bne.w	404faa <_svfprintf_r+0x11aa>
  404ce0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404ce2:	42a3      	cmp	r3, r4
  404ce4:	d206      	bcs.n	404cf4 <_svfprintf_r+0xef4>
  404ce6:	2130      	movs	r1, #48	; 0x30
  404ce8:	1c5a      	adds	r2, r3, #1
  404cea:	9223      	str	r2, [sp, #140]	; 0x8c
  404cec:	7019      	strb	r1, [r3, #0]
  404cee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404cf0:	429c      	cmp	r4, r3
  404cf2:	d8f9      	bhi.n	404ce8 <_svfprintf_r+0xee8>
  404cf4:	1b9b      	subs	r3, r3, r6
  404cf6:	9313      	str	r3, [sp, #76]	; 0x4c
  404cf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cfa:	2b47      	cmp	r3, #71	; 0x47
  404cfc:	f000 80e9 	beq.w	404ed2 <_svfprintf_r+0x10d2>
  404d00:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d02:	2b65      	cmp	r3, #101	; 0x65
  404d04:	f340 81cd 	ble.w	4050a2 <_svfprintf_r+0x12a2>
  404d08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d0a:	2b66      	cmp	r3, #102	; 0x66
  404d0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d0e:	9312      	str	r3, [sp, #72]	; 0x48
  404d10:	f000 819e 	beq.w	405050 <_svfprintf_r+0x1250>
  404d14:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d16:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404d18:	4619      	mov	r1, r3
  404d1a:	4291      	cmp	r1, r2
  404d1c:	f300 818a 	bgt.w	405034 <_svfprintf_r+0x1234>
  404d20:	f01b 0f01 	tst.w	fp, #1
  404d24:	f040 8213 	bne.w	40514e <_svfprintf_r+0x134e>
  404d28:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404d2c:	9308      	str	r3, [sp, #32]
  404d2e:	2367      	movs	r3, #103	; 0x67
  404d30:	920e      	str	r2, [sp, #56]	; 0x38
  404d32:	9311      	str	r3, [sp, #68]	; 0x44
  404d34:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d36:	2b00      	cmp	r3, #0
  404d38:	f040 80c4 	bne.w	404ec4 <_svfprintf_r+0x10c4>
  404d3c:	930a      	str	r3, [sp, #40]	; 0x28
  404d3e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d42:	f7ff b975 	b.w	404030 <_svfprintf_r+0x230>
  404d46:	4635      	mov	r5, r6
  404d48:	460c      	mov	r4, r1
  404d4a:	4646      	mov	r6, r8
  404d4c:	4690      	mov	r8, r2
  404d4e:	3301      	adds	r3, #1
  404d50:	443c      	add	r4, r7
  404d52:	2b07      	cmp	r3, #7
  404d54:	9427      	str	r4, [sp, #156]	; 0x9c
  404d56:	9326      	str	r3, [sp, #152]	; 0x98
  404d58:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d5c:	f73f aed1 	bgt.w	404b02 <_svfprintf_r+0xd02>
  404d60:	f108 0808 	add.w	r8, r8, #8
  404d64:	e6d7      	b.n	404b16 <_svfprintf_r+0xd16>
  404d66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d68:	6813      	ldr	r3, [r2, #0]
  404d6a:	3204      	adds	r2, #4
  404d6c:	920f      	str	r2, [sp, #60]	; 0x3c
  404d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404d70:	601a      	str	r2, [r3, #0]
  404d72:	f7ff b86c 	b.w	403e4e <_svfprintf_r+0x4e>
  404d76:	aa25      	add	r2, sp, #148	; 0x94
  404d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d7c:	f002 fa2e 	bl	4071dc <__ssprint_r>
  404d80:	2800      	cmp	r0, #0
  404d82:	f47f a90f 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404d86:	46c8      	mov	r8, r9
  404d88:	e48d      	b.n	4046a6 <_svfprintf_r+0x8a6>
  404d8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d8c:	4a27      	ldr	r2, [pc, #156]	; (404e2c <_svfprintf_r+0x102c>)
  404d8e:	f8c8 2000 	str.w	r2, [r8]
  404d92:	3301      	adds	r3, #1
  404d94:	3401      	adds	r4, #1
  404d96:	2201      	movs	r2, #1
  404d98:	2b07      	cmp	r3, #7
  404d9a:	9427      	str	r4, [sp, #156]	; 0x9c
  404d9c:	9326      	str	r3, [sp, #152]	; 0x98
  404d9e:	f8c8 2004 	str.w	r2, [r8, #4]
  404da2:	dc72      	bgt.n	404e8a <_svfprintf_r+0x108a>
  404da4:	f108 0808 	add.w	r8, r8, #8
  404da8:	b929      	cbnz	r1, 404db6 <_svfprintf_r+0xfb6>
  404daa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404dac:	b91b      	cbnz	r3, 404db6 <_svfprintf_r+0xfb6>
  404dae:	9b07      	ldr	r3, [sp, #28]
  404db0:	07d8      	lsls	r0, r3, #31
  404db2:	f57f aa05 	bpl.w	4041c0 <_svfprintf_r+0x3c0>
  404db6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404db8:	9819      	ldr	r0, [sp, #100]	; 0x64
  404dba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404dbc:	f8c8 2000 	str.w	r2, [r8]
  404dc0:	3301      	adds	r3, #1
  404dc2:	4602      	mov	r2, r0
  404dc4:	4422      	add	r2, r4
  404dc6:	2b07      	cmp	r3, #7
  404dc8:	9227      	str	r2, [sp, #156]	; 0x9c
  404dca:	f8c8 0004 	str.w	r0, [r8, #4]
  404dce:	9326      	str	r3, [sp, #152]	; 0x98
  404dd0:	f300 818d 	bgt.w	4050ee <_svfprintf_r+0x12ee>
  404dd4:	f108 0808 	add.w	r8, r8, #8
  404dd8:	2900      	cmp	r1, #0
  404dda:	f2c0 8165 	blt.w	4050a8 <_svfprintf_r+0x12a8>
  404dde:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404de0:	f8c8 6000 	str.w	r6, [r8]
  404de4:	3301      	adds	r3, #1
  404de6:	188c      	adds	r4, r1, r2
  404de8:	2b07      	cmp	r3, #7
  404dea:	9427      	str	r4, [sp, #156]	; 0x9c
  404dec:	9326      	str	r3, [sp, #152]	; 0x98
  404dee:	f8c8 1004 	str.w	r1, [r8, #4]
  404df2:	f77f a9e3 	ble.w	4041bc <_svfprintf_r+0x3bc>
  404df6:	e52b      	b.n	404850 <_svfprintf_r+0xa50>
  404df8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404dfa:	9909      	ldr	r1, [sp, #36]	; 0x24
  404dfc:	6813      	ldr	r3, [r2, #0]
  404dfe:	17cd      	asrs	r5, r1, #31
  404e00:	4608      	mov	r0, r1
  404e02:	3204      	adds	r2, #4
  404e04:	4629      	mov	r1, r5
  404e06:	920f      	str	r2, [sp, #60]	; 0x3c
  404e08:	e9c3 0100 	strd	r0, r1, [r3]
  404e0c:	f7ff b81f 	b.w	403e4e <_svfprintf_r+0x4e>
  404e10:	aa25      	add	r2, sp, #148	; 0x94
  404e12:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e14:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e16:	f002 f9e1 	bl	4071dc <__ssprint_r>
  404e1a:	2800      	cmp	r0, #0
  404e1c:	f47f a8c2 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404e20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e22:	46c8      	mov	r8, r9
  404e24:	e458      	b.n	4046d8 <_svfprintf_r+0x8d8>
  404e26:	bf00      	nop
  404e28:	00409178 	.word	0x00409178
  404e2c:	00409164 	.word	0x00409164
  404e30:	2140      	movs	r1, #64	; 0x40
  404e32:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e34:	f001 fa02 	bl	40623c <_malloc_r>
  404e38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e3a:	6010      	str	r0, [r2, #0]
  404e3c:	6110      	str	r0, [r2, #16]
  404e3e:	2800      	cmp	r0, #0
  404e40:	f000 81ec 	beq.w	40521c <_svfprintf_r+0x141c>
  404e44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e46:	2340      	movs	r3, #64	; 0x40
  404e48:	6153      	str	r3, [r2, #20]
  404e4a:	f7fe bff0 	b.w	403e2e <_svfprintf_r+0x2e>
  404e4e:	a823      	add	r0, sp, #140	; 0x8c
  404e50:	a920      	add	r1, sp, #128	; 0x80
  404e52:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e54:	9004      	str	r0, [sp, #16]
  404e56:	9103      	str	r1, [sp, #12]
  404e58:	a81f      	add	r0, sp, #124	; 0x7c
  404e5a:	2103      	movs	r1, #3
  404e5c:	9002      	str	r0, [sp, #8]
  404e5e:	9a08      	ldr	r2, [sp, #32]
  404e60:	9401      	str	r4, [sp, #4]
  404e62:	463b      	mov	r3, r7
  404e64:	9100      	str	r1, [sp, #0]
  404e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e68:	f000 fa96 	bl	405398 <_dtoa_r>
  404e6c:	4625      	mov	r5, r4
  404e6e:	4606      	mov	r6, r0
  404e70:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e72:	2b46      	cmp	r3, #70	; 0x46
  404e74:	eb06 0405 	add.w	r4, r6, r5
  404e78:	f47f af29 	bne.w	404cce <_svfprintf_r+0xece>
  404e7c:	7833      	ldrb	r3, [r6, #0]
  404e7e:	2b30      	cmp	r3, #48	; 0x30
  404e80:	f000 8172 	beq.w	405168 <_svfprintf_r+0x1368>
  404e84:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404e86:	442c      	add	r4, r5
  404e88:	e721      	b.n	404cce <_svfprintf_r+0xece>
  404e8a:	aa25      	add	r2, sp, #148	; 0x94
  404e8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e90:	f002 f9a4 	bl	4071dc <__ssprint_r>
  404e94:	2800      	cmp	r0, #0
  404e96:	f47f a885 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404e9a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404e9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e9e:	46c8      	mov	r8, r9
  404ea0:	e782      	b.n	404da8 <_svfprintf_r+0xfa8>
  404ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ea4:	2b00      	cmp	r3, #0
  404ea6:	bf08      	it	eq
  404ea8:	2301      	moveq	r3, #1
  404eaa:	930a      	str	r3, [sp, #40]	; 0x28
  404eac:	e6db      	b.n	404c66 <_svfprintf_r+0xe66>
  404eae:	4630      	mov	r0, r6
  404eb0:	940a      	str	r4, [sp, #40]	; 0x28
  404eb2:	f002 f925 	bl	407100 <strlen>
  404eb6:	950f      	str	r5, [sp, #60]	; 0x3c
  404eb8:	900e      	str	r0, [sp, #56]	; 0x38
  404eba:	f8cd b01c 	str.w	fp, [sp, #28]
  404ebe:	4603      	mov	r3, r0
  404ec0:	f7ff b9fb 	b.w	4042ba <_svfprintf_r+0x4ba>
  404ec4:	272d      	movs	r7, #45	; 0x2d
  404ec6:	2300      	movs	r3, #0
  404ec8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404ecc:	930a      	str	r3, [sp, #40]	; 0x28
  404ece:	f7ff b8b0 	b.w	404032 <_svfprintf_r+0x232>
  404ed2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404ed4:	9312      	str	r3, [sp, #72]	; 0x48
  404ed6:	461a      	mov	r2, r3
  404ed8:	3303      	adds	r3, #3
  404eda:	db04      	blt.n	404ee6 <_svfprintf_r+0x10e6>
  404edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ede:	4619      	mov	r1, r3
  404ee0:	4291      	cmp	r1, r2
  404ee2:	f6bf af17 	bge.w	404d14 <_svfprintf_r+0xf14>
  404ee6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ee8:	3b02      	subs	r3, #2
  404eea:	9311      	str	r3, [sp, #68]	; 0x44
  404eec:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404ef0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404ef4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ef6:	3b01      	subs	r3, #1
  404ef8:	2b00      	cmp	r3, #0
  404efa:	931f      	str	r3, [sp, #124]	; 0x7c
  404efc:	bfbd      	ittte	lt
  404efe:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404f00:	f1c3 0301 	rsblt	r3, r3, #1
  404f04:	222d      	movlt	r2, #45	; 0x2d
  404f06:	222b      	movge	r2, #43	; 0x2b
  404f08:	2b09      	cmp	r3, #9
  404f0a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404f0e:	f340 8116 	ble.w	40513e <_svfprintf_r+0x133e>
  404f12:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404f16:	4620      	mov	r0, r4
  404f18:	4dad      	ldr	r5, [pc, #692]	; (4051d0 <_svfprintf_r+0x13d0>)
  404f1a:	e000      	b.n	404f1e <_svfprintf_r+0x111e>
  404f1c:	4610      	mov	r0, r2
  404f1e:	fb85 1203 	smull	r1, r2, r5, r3
  404f22:	17d9      	asrs	r1, r3, #31
  404f24:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404f28:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404f2c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404f30:	3230      	adds	r2, #48	; 0x30
  404f32:	2909      	cmp	r1, #9
  404f34:	f800 2c01 	strb.w	r2, [r0, #-1]
  404f38:	460b      	mov	r3, r1
  404f3a:	f100 32ff 	add.w	r2, r0, #4294967295
  404f3e:	dced      	bgt.n	404f1c <_svfprintf_r+0x111c>
  404f40:	3330      	adds	r3, #48	; 0x30
  404f42:	3802      	subs	r0, #2
  404f44:	b2d9      	uxtb	r1, r3
  404f46:	4284      	cmp	r4, r0
  404f48:	f802 1c01 	strb.w	r1, [r2, #-1]
  404f4c:	f240 815f 	bls.w	40520e <_svfprintf_r+0x140e>
  404f50:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404f54:	4613      	mov	r3, r2
  404f56:	e001      	b.n	404f5c <_svfprintf_r+0x115c>
  404f58:	f813 1b01 	ldrb.w	r1, [r3], #1
  404f5c:	f800 1b01 	strb.w	r1, [r0], #1
  404f60:	42a3      	cmp	r3, r4
  404f62:	d1f9      	bne.n	404f58 <_svfprintf_r+0x1158>
  404f64:	3301      	adds	r3, #1
  404f66:	1a9b      	subs	r3, r3, r2
  404f68:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404f6c:	4413      	add	r3, r2
  404f6e:	aa21      	add	r2, sp, #132	; 0x84
  404f70:	1a9b      	subs	r3, r3, r2
  404f72:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404f74:	931b      	str	r3, [sp, #108]	; 0x6c
  404f76:	2a01      	cmp	r2, #1
  404f78:	4413      	add	r3, r2
  404f7a:	930e      	str	r3, [sp, #56]	; 0x38
  404f7c:	f340 8113 	ble.w	4051a6 <_svfprintf_r+0x13a6>
  404f80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f82:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404f84:	4413      	add	r3, r2
  404f86:	930e      	str	r3, [sp, #56]	; 0x38
  404f88:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f8c:	9308      	str	r3, [sp, #32]
  404f8e:	2300      	movs	r3, #0
  404f90:	9312      	str	r3, [sp, #72]	; 0x48
  404f92:	e6cf      	b.n	404d34 <_svfprintf_r+0xf34>
  404f94:	aa25      	add	r2, sp, #148	; 0x94
  404f96:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f98:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f9a:	f002 f91f 	bl	4071dc <__ssprint_r>
  404f9e:	2800      	cmp	r0, #0
  404fa0:	f47f a800 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404fa4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404fa6:	46c8      	mov	r8, r9
  404fa8:	e4d6      	b.n	404958 <_svfprintf_r+0xb58>
  404faa:	4623      	mov	r3, r4
  404fac:	e6a2      	b.n	404cf4 <_svfprintf_r+0xef4>
  404fae:	aa25      	add	r2, sp, #148	; 0x94
  404fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fb2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fb4:	f002 f912 	bl	4071dc <__ssprint_r>
  404fb8:	2800      	cmp	r0, #0
  404fba:	f47e aff3 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404fbe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404fc0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404fc2:	46c8      	mov	r8, r9
  404fc4:	e5ae      	b.n	404b24 <_svfprintf_r+0xd24>
  404fc6:	aa25      	add	r2, sp, #148	; 0x94
  404fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fca:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fcc:	f002 f906 	bl	4071dc <__ssprint_r>
  404fd0:	2800      	cmp	r0, #0
  404fd2:	f47e afe7 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  404fd6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404fd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404fda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404fdc:	1a9a      	subs	r2, r3, r2
  404fde:	46c8      	mov	r8, r9
  404fe0:	e5b8      	b.n	404b54 <_svfprintf_r+0xd54>
  404fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fe4:	9612      	str	r6, [sp, #72]	; 0x48
  404fe6:	2b06      	cmp	r3, #6
  404fe8:	bf28      	it	cs
  404fea:	2306      	movcs	r3, #6
  404fec:	960a      	str	r6, [sp, #40]	; 0x28
  404fee:	4637      	mov	r7, r6
  404ff0:	9308      	str	r3, [sp, #32]
  404ff2:	950f      	str	r5, [sp, #60]	; 0x3c
  404ff4:	f8cd b01c 	str.w	fp, [sp, #28]
  404ff8:	930e      	str	r3, [sp, #56]	; 0x38
  404ffa:	4e76      	ldr	r6, [pc, #472]	; (4051d4 <_svfprintf_r+0x13d4>)
  404ffc:	f7ff b818 	b.w	404030 <_svfprintf_r+0x230>
  405000:	a823      	add	r0, sp, #140	; 0x8c
  405002:	a920      	add	r1, sp, #128	; 0x80
  405004:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405006:	9004      	str	r0, [sp, #16]
  405008:	9103      	str	r1, [sp, #12]
  40500a:	a81f      	add	r0, sp, #124	; 0x7c
  40500c:	2103      	movs	r1, #3
  40500e:	9002      	str	r0, [sp, #8]
  405010:	9a08      	ldr	r2, [sp, #32]
  405012:	9501      	str	r5, [sp, #4]
  405014:	463b      	mov	r3, r7
  405016:	9100      	str	r1, [sp, #0]
  405018:	980c      	ldr	r0, [sp, #48]	; 0x30
  40501a:	f000 f9bd 	bl	405398 <_dtoa_r>
  40501e:	4606      	mov	r6, r0
  405020:	1944      	adds	r4, r0, r5
  405022:	e72b      	b.n	404e7c <_svfprintf_r+0x107c>
  405024:	2306      	movs	r3, #6
  405026:	930a      	str	r3, [sp, #40]	; 0x28
  405028:	e61d      	b.n	404c66 <_svfprintf_r+0xe66>
  40502a:	272d      	movs	r7, #45	; 0x2d
  40502c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405030:	f7ff bace 	b.w	4045d0 <_svfprintf_r+0x7d0>
  405034:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405036:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405038:	4413      	add	r3, r2
  40503a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40503c:	930e      	str	r3, [sp, #56]	; 0x38
  40503e:	2a00      	cmp	r2, #0
  405040:	f340 80aa 	ble.w	405198 <_svfprintf_r+0x1398>
  405044:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405048:	9308      	str	r3, [sp, #32]
  40504a:	2367      	movs	r3, #103	; 0x67
  40504c:	9311      	str	r3, [sp, #68]	; 0x44
  40504e:	e671      	b.n	404d34 <_svfprintf_r+0xf34>
  405050:	2b00      	cmp	r3, #0
  405052:	f340 80b2 	ble.w	4051ba <_svfprintf_r+0x13ba>
  405056:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405058:	2a00      	cmp	r2, #0
  40505a:	f040 8093 	bne.w	405184 <_svfprintf_r+0x1384>
  40505e:	f01b 0f01 	tst.w	fp, #1
  405062:	f040 808f 	bne.w	405184 <_svfprintf_r+0x1384>
  405066:	9308      	str	r3, [sp, #32]
  405068:	930e      	str	r3, [sp, #56]	; 0x38
  40506a:	e663      	b.n	404d34 <_svfprintf_r+0xf34>
  40506c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40506e:	9308      	str	r3, [sp, #32]
  405070:	930e      	str	r3, [sp, #56]	; 0x38
  405072:	900a      	str	r0, [sp, #40]	; 0x28
  405074:	950f      	str	r5, [sp, #60]	; 0x3c
  405076:	f8cd b01c 	str.w	fp, [sp, #28]
  40507a:	9012      	str	r0, [sp, #72]	; 0x48
  40507c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405080:	f7fe bfd6 	b.w	404030 <_svfprintf_r+0x230>
  405084:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405086:	2b47      	cmp	r3, #71	; 0x47
  405088:	f47f ae20 	bne.w	404ccc <_svfprintf_r+0xecc>
  40508c:	f01b 0f01 	tst.w	fp, #1
  405090:	f47f aeee 	bne.w	404e70 <_svfprintf_r+0x1070>
  405094:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405096:	1b9b      	subs	r3, r3, r6
  405098:	9313      	str	r3, [sp, #76]	; 0x4c
  40509a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40509c:	2b47      	cmp	r3, #71	; 0x47
  40509e:	f43f af18 	beq.w	404ed2 <_svfprintf_r+0x10d2>
  4050a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4050a4:	9312      	str	r3, [sp, #72]	; 0x48
  4050a6:	e721      	b.n	404eec <_svfprintf_r+0x10ec>
  4050a8:	424f      	negs	r7, r1
  4050aa:	3110      	adds	r1, #16
  4050ac:	4d4a      	ldr	r5, [pc, #296]	; (4051d8 <_svfprintf_r+0x13d8>)
  4050ae:	da2f      	bge.n	405110 <_svfprintf_r+0x1310>
  4050b0:	2410      	movs	r4, #16
  4050b2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4050b6:	e004      	b.n	4050c2 <_svfprintf_r+0x12c2>
  4050b8:	f108 0808 	add.w	r8, r8, #8
  4050bc:	3f10      	subs	r7, #16
  4050be:	2f10      	cmp	r7, #16
  4050c0:	dd26      	ble.n	405110 <_svfprintf_r+0x1310>
  4050c2:	3301      	adds	r3, #1
  4050c4:	3210      	adds	r2, #16
  4050c6:	2b07      	cmp	r3, #7
  4050c8:	9227      	str	r2, [sp, #156]	; 0x9c
  4050ca:	9326      	str	r3, [sp, #152]	; 0x98
  4050cc:	f8c8 5000 	str.w	r5, [r8]
  4050d0:	f8c8 4004 	str.w	r4, [r8, #4]
  4050d4:	ddf0      	ble.n	4050b8 <_svfprintf_r+0x12b8>
  4050d6:	aa25      	add	r2, sp, #148	; 0x94
  4050d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050da:	4658      	mov	r0, fp
  4050dc:	f002 f87e 	bl	4071dc <__ssprint_r>
  4050e0:	2800      	cmp	r0, #0
  4050e2:	f47e af5f 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4050e6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4050e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050ea:	46c8      	mov	r8, r9
  4050ec:	e7e6      	b.n	4050bc <_svfprintf_r+0x12bc>
  4050ee:	aa25      	add	r2, sp, #148	; 0x94
  4050f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050f4:	f002 f872 	bl	4071dc <__ssprint_r>
  4050f8:	2800      	cmp	r0, #0
  4050fa:	f47e af53 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  4050fe:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405100:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405102:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405104:	46c8      	mov	r8, r9
  405106:	e667      	b.n	404dd8 <_svfprintf_r+0xfd8>
  405108:	2000      	movs	r0, #0
  40510a:	900a      	str	r0, [sp, #40]	; 0x28
  40510c:	f7fe bed2 	b.w	403eb4 <_svfprintf_r+0xb4>
  405110:	3301      	adds	r3, #1
  405112:	443a      	add	r2, r7
  405114:	2b07      	cmp	r3, #7
  405116:	e888 00a0 	stmia.w	r8, {r5, r7}
  40511a:	9227      	str	r2, [sp, #156]	; 0x9c
  40511c:	9326      	str	r3, [sp, #152]	; 0x98
  40511e:	f108 0808 	add.w	r8, r8, #8
  405122:	f77f ae5c 	ble.w	404dde <_svfprintf_r+0xfde>
  405126:	aa25      	add	r2, sp, #148	; 0x94
  405128:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40512a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40512c:	f002 f856 	bl	4071dc <__ssprint_r>
  405130:	2800      	cmp	r0, #0
  405132:	f47e af37 	bne.w	403fa4 <_svfprintf_r+0x1a4>
  405136:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405138:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40513a:	46c8      	mov	r8, r9
  40513c:	e64f      	b.n	404dde <_svfprintf_r+0xfde>
  40513e:	3330      	adds	r3, #48	; 0x30
  405140:	2230      	movs	r2, #48	; 0x30
  405142:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405146:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40514a:	ab22      	add	r3, sp, #136	; 0x88
  40514c:	e70f      	b.n	404f6e <_svfprintf_r+0x116e>
  40514e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405150:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405152:	4413      	add	r3, r2
  405154:	930e      	str	r3, [sp, #56]	; 0x38
  405156:	e775      	b.n	405044 <_svfprintf_r+0x1244>
  405158:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40515a:	e5cb      	b.n	404cf4 <_svfprintf_r+0xef4>
  40515c:	4e1f      	ldr	r6, [pc, #124]	; (4051dc <_svfprintf_r+0x13dc>)
  40515e:	4b20      	ldr	r3, [pc, #128]	; (4051e0 <_svfprintf_r+0x13e0>)
  405160:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405164:	f7ff ba36 	b.w	4045d4 <_svfprintf_r+0x7d4>
  405168:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40516a:	9808      	ldr	r0, [sp, #32]
  40516c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40516e:	4639      	mov	r1, r7
  405170:	f003 f8b8 	bl	4082e4 <__aeabi_dcmpeq>
  405174:	2800      	cmp	r0, #0
  405176:	f47f ae85 	bne.w	404e84 <_svfprintf_r+0x1084>
  40517a:	f1c5 0501 	rsb	r5, r5, #1
  40517e:	951f      	str	r5, [sp, #124]	; 0x7c
  405180:	442c      	add	r4, r5
  405182:	e5a4      	b.n	404cce <_svfprintf_r+0xece>
  405184:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405186:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405188:	4413      	add	r3, r2
  40518a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40518c:	441a      	add	r2, r3
  40518e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405192:	920e      	str	r2, [sp, #56]	; 0x38
  405194:	9308      	str	r3, [sp, #32]
  405196:	e5cd      	b.n	404d34 <_svfprintf_r+0xf34>
  405198:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40519a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40519c:	f1c3 0301 	rsb	r3, r3, #1
  4051a0:	441a      	add	r2, r3
  4051a2:	4613      	mov	r3, r2
  4051a4:	e7d6      	b.n	405154 <_svfprintf_r+0x1354>
  4051a6:	f01b 0301 	ands.w	r3, fp, #1
  4051aa:	9312      	str	r3, [sp, #72]	; 0x48
  4051ac:	f47f aee8 	bne.w	404f80 <_svfprintf_r+0x1180>
  4051b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4051b2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051b6:	9308      	str	r3, [sp, #32]
  4051b8:	e5bc      	b.n	404d34 <_svfprintf_r+0xf34>
  4051ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051bc:	b913      	cbnz	r3, 4051c4 <_svfprintf_r+0x13c4>
  4051be:	f01b 0f01 	tst.w	fp, #1
  4051c2:	d002      	beq.n	4051ca <_svfprintf_r+0x13ca>
  4051c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4051c6:	3301      	adds	r3, #1
  4051c8:	e7df      	b.n	40518a <_svfprintf_r+0x138a>
  4051ca:	2301      	movs	r3, #1
  4051cc:	e74b      	b.n	405066 <_svfprintf_r+0x1266>
  4051ce:	bf00      	nop
  4051d0:	66666667 	.word	0x66666667
  4051d4:	0040915c 	.word	0x0040915c
  4051d8:	00409178 	.word	0x00409178
  4051dc:	00409130 	.word	0x00409130
  4051e0:	0040912c 	.word	0x0040912c
  4051e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4051e6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4051ea:	6828      	ldr	r0, [r5, #0]
  4051ec:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4051f0:	900a      	str	r0, [sp, #40]	; 0x28
  4051f2:	4628      	mov	r0, r5
  4051f4:	3004      	adds	r0, #4
  4051f6:	46a2      	mov	sl, r4
  4051f8:	900f      	str	r0, [sp, #60]	; 0x3c
  4051fa:	f7fe be59 	b.w	403eb0 <_svfprintf_r+0xb0>
  4051fe:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405202:	f7ff b86f 	b.w	4042e4 <_svfprintf_r+0x4e4>
  405206:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40520a:	f7ff ba1c 	b.w	404646 <_svfprintf_r+0x846>
  40520e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405212:	e6ac      	b.n	404f6e <_svfprintf_r+0x116e>
  405214:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405218:	f7ff b8f3 	b.w	404402 <_svfprintf_r+0x602>
  40521c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40521e:	230c      	movs	r3, #12
  405220:	6013      	str	r3, [r2, #0]
  405222:	f04f 33ff 	mov.w	r3, #4294967295
  405226:	9309      	str	r3, [sp, #36]	; 0x24
  405228:	f7fe bec5 	b.w	403fb6 <_svfprintf_r+0x1b6>
  40522c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405230:	f7ff b9a2 	b.w	404578 <_svfprintf_r+0x778>
  405234:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405238:	f7ff b97e 	b.w	404538 <_svfprintf_r+0x738>
  40523c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405240:	f7ff b961 	b.w	404506 <_svfprintf_r+0x706>
  405244:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405248:	f7ff b91a 	b.w	404480 <_svfprintf_r+0x680>

0040524c <register_fini>:
  40524c:	4b02      	ldr	r3, [pc, #8]	; (405258 <register_fini+0xc>)
  40524e:	b113      	cbz	r3, 405256 <register_fini+0xa>
  405250:	4802      	ldr	r0, [pc, #8]	; (40525c <register_fini+0x10>)
  405252:	f000 b805 	b.w	405260 <atexit>
  405256:	4770      	bx	lr
  405258:	00000000 	.word	0x00000000
  40525c:	004061ed 	.word	0x004061ed

00405260 <atexit>:
  405260:	2300      	movs	r3, #0
  405262:	4601      	mov	r1, r0
  405264:	461a      	mov	r2, r3
  405266:	4618      	mov	r0, r3
  405268:	f002 b836 	b.w	4072d8 <__register_exitproc>

0040526c <quorem>:
  40526c:	6902      	ldr	r2, [r0, #16]
  40526e:	690b      	ldr	r3, [r1, #16]
  405270:	4293      	cmp	r3, r2
  405272:	f300 808d 	bgt.w	405390 <quorem+0x124>
  405276:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40527a:	f103 38ff 	add.w	r8, r3, #4294967295
  40527e:	f101 0714 	add.w	r7, r1, #20
  405282:	f100 0b14 	add.w	fp, r0, #20
  405286:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40528a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40528e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405292:	b083      	sub	sp, #12
  405294:	3201      	adds	r2, #1
  405296:	fbb3 f9f2 	udiv	r9, r3, r2
  40529a:	eb0b 0304 	add.w	r3, fp, r4
  40529e:	9400      	str	r4, [sp, #0]
  4052a0:	eb07 0a04 	add.w	sl, r7, r4
  4052a4:	9301      	str	r3, [sp, #4]
  4052a6:	f1b9 0f00 	cmp.w	r9, #0
  4052aa:	d039      	beq.n	405320 <quorem+0xb4>
  4052ac:	2500      	movs	r5, #0
  4052ae:	462e      	mov	r6, r5
  4052b0:	46bc      	mov	ip, r7
  4052b2:	46de      	mov	lr, fp
  4052b4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4052b8:	f8de 3000 	ldr.w	r3, [lr]
  4052bc:	b2a2      	uxth	r2, r4
  4052be:	fb09 5502 	mla	r5, r9, r2, r5
  4052c2:	0c22      	lsrs	r2, r4, #16
  4052c4:	0c2c      	lsrs	r4, r5, #16
  4052c6:	fb09 4202 	mla	r2, r9, r2, r4
  4052ca:	b2ad      	uxth	r5, r5
  4052cc:	1b75      	subs	r5, r6, r5
  4052ce:	b296      	uxth	r6, r2
  4052d0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4052d4:	fa15 f383 	uxtah	r3, r5, r3
  4052d8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4052dc:	b29b      	uxth	r3, r3
  4052de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4052e2:	45e2      	cmp	sl, ip
  4052e4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4052e8:	f84e 3b04 	str.w	r3, [lr], #4
  4052ec:	ea4f 4626 	mov.w	r6, r6, asr #16
  4052f0:	d2e0      	bcs.n	4052b4 <quorem+0x48>
  4052f2:	9b00      	ldr	r3, [sp, #0]
  4052f4:	f85b 3003 	ldr.w	r3, [fp, r3]
  4052f8:	b993      	cbnz	r3, 405320 <quorem+0xb4>
  4052fa:	9c01      	ldr	r4, [sp, #4]
  4052fc:	1f23      	subs	r3, r4, #4
  4052fe:	459b      	cmp	fp, r3
  405300:	d20c      	bcs.n	40531c <quorem+0xb0>
  405302:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405306:	b94b      	cbnz	r3, 40531c <quorem+0xb0>
  405308:	f1a4 0308 	sub.w	r3, r4, #8
  40530c:	e002      	b.n	405314 <quorem+0xa8>
  40530e:	681a      	ldr	r2, [r3, #0]
  405310:	3b04      	subs	r3, #4
  405312:	b91a      	cbnz	r2, 40531c <quorem+0xb0>
  405314:	459b      	cmp	fp, r3
  405316:	f108 38ff 	add.w	r8, r8, #4294967295
  40531a:	d3f8      	bcc.n	40530e <quorem+0xa2>
  40531c:	f8c0 8010 	str.w	r8, [r0, #16]
  405320:	4604      	mov	r4, r0
  405322:	f001 fd59 	bl	406dd8 <__mcmp>
  405326:	2800      	cmp	r0, #0
  405328:	db2e      	blt.n	405388 <quorem+0x11c>
  40532a:	f109 0901 	add.w	r9, r9, #1
  40532e:	465d      	mov	r5, fp
  405330:	2300      	movs	r3, #0
  405332:	f857 1b04 	ldr.w	r1, [r7], #4
  405336:	6828      	ldr	r0, [r5, #0]
  405338:	b28a      	uxth	r2, r1
  40533a:	1a9a      	subs	r2, r3, r2
  40533c:	0c0b      	lsrs	r3, r1, #16
  40533e:	fa12 f280 	uxtah	r2, r2, r0
  405342:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405346:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40534a:	b292      	uxth	r2, r2
  40534c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405350:	45ba      	cmp	sl, r7
  405352:	f845 2b04 	str.w	r2, [r5], #4
  405356:	ea4f 4323 	mov.w	r3, r3, asr #16
  40535a:	d2ea      	bcs.n	405332 <quorem+0xc6>
  40535c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405360:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405364:	b982      	cbnz	r2, 405388 <quorem+0x11c>
  405366:	1f1a      	subs	r2, r3, #4
  405368:	4593      	cmp	fp, r2
  40536a:	d20b      	bcs.n	405384 <quorem+0x118>
  40536c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405370:	b942      	cbnz	r2, 405384 <quorem+0x118>
  405372:	3b08      	subs	r3, #8
  405374:	e002      	b.n	40537c <quorem+0x110>
  405376:	681a      	ldr	r2, [r3, #0]
  405378:	3b04      	subs	r3, #4
  40537a:	b91a      	cbnz	r2, 405384 <quorem+0x118>
  40537c:	459b      	cmp	fp, r3
  40537e:	f108 38ff 	add.w	r8, r8, #4294967295
  405382:	d3f8      	bcc.n	405376 <quorem+0x10a>
  405384:	f8c4 8010 	str.w	r8, [r4, #16]
  405388:	4648      	mov	r0, r9
  40538a:	b003      	add	sp, #12
  40538c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405390:	2000      	movs	r0, #0
  405392:	4770      	bx	lr
  405394:	0000      	movs	r0, r0
	...

00405398 <_dtoa_r>:
  405398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40539c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40539e:	b09b      	sub	sp, #108	; 0x6c
  4053a0:	4604      	mov	r4, r0
  4053a2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4053a4:	4692      	mov	sl, r2
  4053a6:	469b      	mov	fp, r3
  4053a8:	b141      	cbz	r1, 4053bc <_dtoa_r+0x24>
  4053aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4053ac:	604a      	str	r2, [r1, #4]
  4053ae:	2301      	movs	r3, #1
  4053b0:	4093      	lsls	r3, r2
  4053b2:	608b      	str	r3, [r1, #8]
  4053b4:	f001 fb38 	bl	406a28 <_Bfree>
  4053b8:	2300      	movs	r3, #0
  4053ba:	6423      	str	r3, [r4, #64]	; 0x40
  4053bc:	f1bb 0f00 	cmp.w	fp, #0
  4053c0:	465d      	mov	r5, fp
  4053c2:	db35      	blt.n	405430 <_dtoa_r+0x98>
  4053c4:	2300      	movs	r3, #0
  4053c6:	6033      	str	r3, [r6, #0]
  4053c8:	4b9d      	ldr	r3, [pc, #628]	; (405640 <_dtoa_r+0x2a8>)
  4053ca:	43ab      	bics	r3, r5
  4053cc:	d015      	beq.n	4053fa <_dtoa_r+0x62>
  4053ce:	4650      	mov	r0, sl
  4053d0:	4659      	mov	r1, fp
  4053d2:	2200      	movs	r2, #0
  4053d4:	2300      	movs	r3, #0
  4053d6:	f002 ff85 	bl	4082e4 <__aeabi_dcmpeq>
  4053da:	4680      	mov	r8, r0
  4053dc:	2800      	cmp	r0, #0
  4053de:	d02d      	beq.n	40543c <_dtoa_r+0xa4>
  4053e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4053e2:	2301      	movs	r3, #1
  4053e4:	6013      	str	r3, [r2, #0]
  4053e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4053e8:	2b00      	cmp	r3, #0
  4053ea:	f000 80bd 	beq.w	405568 <_dtoa_r+0x1d0>
  4053ee:	4895      	ldr	r0, [pc, #596]	; (405644 <_dtoa_r+0x2ac>)
  4053f0:	6018      	str	r0, [r3, #0]
  4053f2:	3801      	subs	r0, #1
  4053f4:	b01b      	add	sp, #108	; 0x6c
  4053f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053fa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4053fc:	f242 730f 	movw	r3, #9999	; 0x270f
  405400:	6013      	str	r3, [r2, #0]
  405402:	f1ba 0f00 	cmp.w	sl, #0
  405406:	d10d      	bne.n	405424 <_dtoa_r+0x8c>
  405408:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40540c:	b955      	cbnz	r5, 405424 <_dtoa_r+0x8c>
  40540e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405410:	488d      	ldr	r0, [pc, #564]	; (405648 <_dtoa_r+0x2b0>)
  405412:	2b00      	cmp	r3, #0
  405414:	d0ee      	beq.n	4053f4 <_dtoa_r+0x5c>
  405416:	f100 0308 	add.w	r3, r0, #8
  40541a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40541c:	6013      	str	r3, [r2, #0]
  40541e:	b01b      	add	sp, #108	; 0x6c
  405420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405424:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405426:	4889      	ldr	r0, [pc, #548]	; (40564c <_dtoa_r+0x2b4>)
  405428:	2b00      	cmp	r3, #0
  40542a:	d0e3      	beq.n	4053f4 <_dtoa_r+0x5c>
  40542c:	1cc3      	adds	r3, r0, #3
  40542e:	e7f4      	b.n	40541a <_dtoa_r+0x82>
  405430:	2301      	movs	r3, #1
  405432:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405436:	6033      	str	r3, [r6, #0]
  405438:	46ab      	mov	fp, r5
  40543a:	e7c5      	b.n	4053c8 <_dtoa_r+0x30>
  40543c:	aa18      	add	r2, sp, #96	; 0x60
  40543e:	ab19      	add	r3, sp, #100	; 0x64
  405440:	9201      	str	r2, [sp, #4]
  405442:	9300      	str	r3, [sp, #0]
  405444:	4652      	mov	r2, sl
  405446:	465b      	mov	r3, fp
  405448:	4620      	mov	r0, r4
  40544a:	f001 fd65 	bl	406f18 <__d2b>
  40544e:	0d2b      	lsrs	r3, r5, #20
  405450:	4681      	mov	r9, r0
  405452:	d071      	beq.n	405538 <_dtoa_r+0x1a0>
  405454:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405458:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40545c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40545e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405462:	4650      	mov	r0, sl
  405464:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405468:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40546c:	2200      	movs	r2, #0
  40546e:	4b78      	ldr	r3, [pc, #480]	; (405650 <_dtoa_r+0x2b8>)
  405470:	f002 fb1c 	bl	407aac <__aeabi_dsub>
  405474:	a36c      	add	r3, pc, #432	; (adr r3, 405628 <_dtoa_r+0x290>)
  405476:	e9d3 2300 	ldrd	r2, r3, [r3]
  40547a:	f002 fccb 	bl	407e14 <__aeabi_dmul>
  40547e:	a36c      	add	r3, pc, #432	; (adr r3, 405630 <_dtoa_r+0x298>)
  405480:	e9d3 2300 	ldrd	r2, r3, [r3]
  405484:	f002 fb14 	bl	407ab0 <__adddf3>
  405488:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40548c:	4630      	mov	r0, r6
  40548e:	f002 fc5b 	bl	407d48 <__aeabi_i2d>
  405492:	a369      	add	r3, pc, #420	; (adr r3, 405638 <_dtoa_r+0x2a0>)
  405494:	e9d3 2300 	ldrd	r2, r3, [r3]
  405498:	f002 fcbc 	bl	407e14 <__aeabi_dmul>
  40549c:	4602      	mov	r2, r0
  40549e:	460b      	mov	r3, r1
  4054a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4054a4:	f002 fb04 	bl	407ab0 <__adddf3>
  4054a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4054ac:	f002 ff62 	bl	408374 <__aeabi_d2iz>
  4054b0:	2200      	movs	r2, #0
  4054b2:	9002      	str	r0, [sp, #8]
  4054b4:	2300      	movs	r3, #0
  4054b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4054ba:	f002 ff1d 	bl	4082f8 <__aeabi_dcmplt>
  4054be:	2800      	cmp	r0, #0
  4054c0:	f040 8173 	bne.w	4057aa <_dtoa_r+0x412>
  4054c4:	9d02      	ldr	r5, [sp, #8]
  4054c6:	2d16      	cmp	r5, #22
  4054c8:	f200 815d 	bhi.w	405786 <_dtoa_r+0x3ee>
  4054cc:	4b61      	ldr	r3, [pc, #388]	; (405654 <_dtoa_r+0x2bc>)
  4054ce:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4054d2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4054d6:	4652      	mov	r2, sl
  4054d8:	465b      	mov	r3, fp
  4054da:	f002 ff2b 	bl	408334 <__aeabi_dcmpgt>
  4054de:	2800      	cmp	r0, #0
  4054e0:	f000 81c5 	beq.w	40586e <_dtoa_r+0x4d6>
  4054e4:	1e6b      	subs	r3, r5, #1
  4054e6:	9302      	str	r3, [sp, #8]
  4054e8:	2300      	movs	r3, #0
  4054ea:	930e      	str	r3, [sp, #56]	; 0x38
  4054ec:	1bbf      	subs	r7, r7, r6
  4054ee:	1e7b      	subs	r3, r7, #1
  4054f0:	9306      	str	r3, [sp, #24]
  4054f2:	f100 8154 	bmi.w	40579e <_dtoa_r+0x406>
  4054f6:	2300      	movs	r3, #0
  4054f8:	9308      	str	r3, [sp, #32]
  4054fa:	9b02      	ldr	r3, [sp, #8]
  4054fc:	2b00      	cmp	r3, #0
  4054fe:	f2c0 8145 	blt.w	40578c <_dtoa_r+0x3f4>
  405502:	9a06      	ldr	r2, [sp, #24]
  405504:	930d      	str	r3, [sp, #52]	; 0x34
  405506:	4611      	mov	r1, r2
  405508:	4419      	add	r1, r3
  40550a:	2300      	movs	r3, #0
  40550c:	9106      	str	r1, [sp, #24]
  40550e:	930c      	str	r3, [sp, #48]	; 0x30
  405510:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405512:	2b09      	cmp	r3, #9
  405514:	d82a      	bhi.n	40556c <_dtoa_r+0x1d4>
  405516:	2b05      	cmp	r3, #5
  405518:	f340 865b 	ble.w	4061d2 <_dtoa_r+0xe3a>
  40551c:	3b04      	subs	r3, #4
  40551e:	9324      	str	r3, [sp, #144]	; 0x90
  405520:	2500      	movs	r5, #0
  405522:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405524:	3b02      	subs	r3, #2
  405526:	2b03      	cmp	r3, #3
  405528:	f200 8642 	bhi.w	4061b0 <_dtoa_r+0xe18>
  40552c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405530:	02c903d4 	.word	0x02c903d4
  405534:	046103df 	.word	0x046103df
  405538:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40553a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40553c:	443e      	add	r6, r7
  40553e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405542:	2b20      	cmp	r3, #32
  405544:	f340 818e 	ble.w	405864 <_dtoa_r+0x4cc>
  405548:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40554c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405550:	409d      	lsls	r5, r3
  405552:	fa2a f000 	lsr.w	r0, sl, r0
  405556:	4328      	orrs	r0, r5
  405558:	f002 fbe6 	bl	407d28 <__aeabi_ui2d>
  40555c:	2301      	movs	r3, #1
  40555e:	3e01      	subs	r6, #1
  405560:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405564:	9314      	str	r3, [sp, #80]	; 0x50
  405566:	e781      	b.n	40546c <_dtoa_r+0xd4>
  405568:	483b      	ldr	r0, [pc, #236]	; (405658 <_dtoa_r+0x2c0>)
  40556a:	e743      	b.n	4053f4 <_dtoa_r+0x5c>
  40556c:	2100      	movs	r1, #0
  40556e:	6461      	str	r1, [r4, #68]	; 0x44
  405570:	4620      	mov	r0, r4
  405572:	9125      	str	r1, [sp, #148]	; 0x94
  405574:	f001 fa32 	bl	4069dc <_Balloc>
  405578:	f04f 33ff 	mov.w	r3, #4294967295
  40557c:	930a      	str	r3, [sp, #40]	; 0x28
  40557e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405580:	930f      	str	r3, [sp, #60]	; 0x3c
  405582:	2301      	movs	r3, #1
  405584:	9004      	str	r0, [sp, #16]
  405586:	6420      	str	r0, [r4, #64]	; 0x40
  405588:	9224      	str	r2, [sp, #144]	; 0x90
  40558a:	930b      	str	r3, [sp, #44]	; 0x2c
  40558c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40558e:	2b00      	cmp	r3, #0
  405590:	f2c0 80d9 	blt.w	405746 <_dtoa_r+0x3ae>
  405594:	9a02      	ldr	r2, [sp, #8]
  405596:	2a0e      	cmp	r2, #14
  405598:	f300 80d5 	bgt.w	405746 <_dtoa_r+0x3ae>
  40559c:	4b2d      	ldr	r3, [pc, #180]	; (405654 <_dtoa_r+0x2bc>)
  40559e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4055a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4055aa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4055ac:	2b00      	cmp	r3, #0
  4055ae:	f2c0 83ba 	blt.w	405d26 <_dtoa_r+0x98e>
  4055b2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4055b6:	4650      	mov	r0, sl
  4055b8:	462a      	mov	r2, r5
  4055ba:	4633      	mov	r3, r6
  4055bc:	4659      	mov	r1, fp
  4055be:	f002 fd53 	bl	408068 <__aeabi_ddiv>
  4055c2:	f002 fed7 	bl	408374 <__aeabi_d2iz>
  4055c6:	4680      	mov	r8, r0
  4055c8:	f002 fbbe 	bl	407d48 <__aeabi_i2d>
  4055cc:	462a      	mov	r2, r5
  4055ce:	4633      	mov	r3, r6
  4055d0:	f002 fc20 	bl	407e14 <__aeabi_dmul>
  4055d4:	460b      	mov	r3, r1
  4055d6:	4602      	mov	r2, r0
  4055d8:	4659      	mov	r1, fp
  4055da:	4650      	mov	r0, sl
  4055dc:	f002 fa66 	bl	407aac <__aeabi_dsub>
  4055e0:	9d04      	ldr	r5, [sp, #16]
  4055e2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4055e6:	702b      	strb	r3, [r5, #0]
  4055e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055ea:	2b01      	cmp	r3, #1
  4055ec:	4606      	mov	r6, r0
  4055ee:	460f      	mov	r7, r1
  4055f0:	f105 0501 	add.w	r5, r5, #1
  4055f4:	d068      	beq.n	4056c8 <_dtoa_r+0x330>
  4055f6:	2200      	movs	r2, #0
  4055f8:	4b18      	ldr	r3, [pc, #96]	; (40565c <_dtoa_r+0x2c4>)
  4055fa:	f002 fc0b 	bl	407e14 <__aeabi_dmul>
  4055fe:	2200      	movs	r2, #0
  405600:	2300      	movs	r3, #0
  405602:	4606      	mov	r6, r0
  405604:	460f      	mov	r7, r1
  405606:	f002 fe6d 	bl	4082e4 <__aeabi_dcmpeq>
  40560a:	2800      	cmp	r0, #0
  40560c:	f040 8088 	bne.w	405720 <_dtoa_r+0x388>
  405610:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405614:	f04f 0a00 	mov.w	sl, #0
  405618:	f8df b040 	ldr.w	fp, [pc, #64]	; 40565c <_dtoa_r+0x2c4>
  40561c:	940c      	str	r4, [sp, #48]	; 0x30
  40561e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405622:	e028      	b.n	405676 <_dtoa_r+0x2de>
  405624:	f3af 8000 	nop.w
  405628:	636f4361 	.word	0x636f4361
  40562c:	3fd287a7 	.word	0x3fd287a7
  405630:	8b60c8b3 	.word	0x8b60c8b3
  405634:	3fc68a28 	.word	0x3fc68a28
  405638:	509f79fb 	.word	0x509f79fb
  40563c:	3fd34413 	.word	0x3fd34413
  405640:	7ff00000 	.word	0x7ff00000
  405644:	00409165 	.word	0x00409165
  405648:	00409188 	.word	0x00409188
  40564c:	00409194 	.word	0x00409194
  405650:	3ff80000 	.word	0x3ff80000
  405654:	004091c0 	.word	0x004091c0
  405658:	00409164 	.word	0x00409164
  40565c:	40240000 	.word	0x40240000
  405660:	f002 fbd8 	bl	407e14 <__aeabi_dmul>
  405664:	2200      	movs	r2, #0
  405666:	2300      	movs	r3, #0
  405668:	4606      	mov	r6, r0
  40566a:	460f      	mov	r7, r1
  40566c:	f002 fe3a 	bl	4082e4 <__aeabi_dcmpeq>
  405670:	2800      	cmp	r0, #0
  405672:	f040 83c1 	bne.w	405df8 <_dtoa_r+0xa60>
  405676:	4642      	mov	r2, r8
  405678:	464b      	mov	r3, r9
  40567a:	4630      	mov	r0, r6
  40567c:	4639      	mov	r1, r7
  40567e:	f002 fcf3 	bl	408068 <__aeabi_ddiv>
  405682:	f002 fe77 	bl	408374 <__aeabi_d2iz>
  405686:	4604      	mov	r4, r0
  405688:	f002 fb5e 	bl	407d48 <__aeabi_i2d>
  40568c:	4642      	mov	r2, r8
  40568e:	464b      	mov	r3, r9
  405690:	f002 fbc0 	bl	407e14 <__aeabi_dmul>
  405694:	4602      	mov	r2, r0
  405696:	460b      	mov	r3, r1
  405698:	4630      	mov	r0, r6
  40569a:	4639      	mov	r1, r7
  40569c:	f002 fa06 	bl	407aac <__aeabi_dsub>
  4056a0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4056a4:	9e04      	ldr	r6, [sp, #16]
  4056a6:	f805 eb01 	strb.w	lr, [r5], #1
  4056aa:	eba5 0e06 	sub.w	lr, r5, r6
  4056ae:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4056b0:	45b6      	cmp	lr, r6
  4056b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4056b6:	4652      	mov	r2, sl
  4056b8:	465b      	mov	r3, fp
  4056ba:	d1d1      	bne.n	405660 <_dtoa_r+0x2c8>
  4056bc:	46a0      	mov	r8, r4
  4056be:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4056c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4056c4:	4606      	mov	r6, r0
  4056c6:	460f      	mov	r7, r1
  4056c8:	4632      	mov	r2, r6
  4056ca:	463b      	mov	r3, r7
  4056cc:	4630      	mov	r0, r6
  4056ce:	4639      	mov	r1, r7
  4056d0:	f002 f9ee 	bl	407ab0 <__adddf3>
  4056d4:	4606      	mov	r6, r0
  4056d6:	460f      	mov	r7, r1
  4056d8:	4602      	mov	r2, r0
  4056da:	460b      	mov	r3, r1
  4056dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4056e0:	f002 fe0a 	bl	4082f8 <__aeabi_dcmplt>
  4056e4:	b948      	cbnz	r0, 4056fa <_dtoa_r+0x362>
  4056e6:	4632      	mov	r2, r6
  4056e8:	463b      	mov	r3, r7
  4056ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4056ee:	f002 fdf9 	bl	4082e4 <__aeabi_dcmpeq>
  4056f2:	b1a8      	cbz	r0, 405720 <_dtoa_r+0x388>
  4056f4:	f018 0f01 	tst.w	r8, #1
  4056f8:	d012      	beq.n	405720 <_dtoa_r+0x388>
  4056fa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056fe:	9a04      	ldr	r2, [sp, #16]
  405700:	1e6b      	subs	r3, r5, #1
  405702:	e004      	b.n	40570e <_dtoa_r+0x376>
  405704:	429a      	cmp	r2, r3
  405706:	f000 8401 	beq.w	405f0c <_dtoa_r+0xb74>
  40570a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40570e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405712:	f103 0501 	add.w	r5, r3, #1
  405716:	d0f5      	beq.n	405704 <_dtoa_r+0x36c>
  405718:	f108 0801 	add.w	r8, r8, #1
  40571c:	f883 8000 	strb.w	r8, [r3]
  405720:	4649      	mov	r1, r9
  405722:	4620      	mov	r0, r4
  405724:	f001 f980 	bl	406a28 <_Bfree>
  405728:	2200      	movs	r2, #0
  40572a:	9b02      	ldr	r3, [sp, #8]
  40572c:	702a      	strb	r2, [r5, #0]
  40572e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405730:	3301      	adds	r3, #1
  405732:	6013      	str	r3, [r2, #0]
  405734:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405736:	2b00      	cmp	r3, #0
  405738:	f000 839e 	beq.w	405e78 <_dtoa_r+0xae0>
  40573c:	9804      	ldr	r0, [sp, #16]
  40573e:	601d      	str	r5, [r3, #0]
  405740:	b01b      	add	sp, #108	; 0x6c
  405742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405746:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405748:	2a00      	cmp	r2, #0
  40574a:	d03e      	beq.n	4057ca <_dtoa_r+0x432>
  40574c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40574e:	2a01      	cmp	r2, #1
  405750:	f340 8311 	ble.w	405d76 <_dtoa_r+0x9de>
  405754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405756:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405758:	1e5f      	subs	r7, r3, #1
  40575a:	42ba      	cmp	r2, r7
  40575c:	f2c0 838f 	blt.w	405e7e <_dtoa_r+0xae6>
  405760:	1bd7      	subs	r7, r2, r7
  405762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405764:	2b00      	cmp	r3, #0
  405766:	f2c0 848b 	blt.w	406080 <_dtoa_r+0xce8>
  40576a:	9d08      	ldr	r5, [sp, #32]
  40576c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40576e:	9a08      	ldr	r2, [sp, #32]
  405770:	441a      	add	r2, r3
  405772:	9208      	str	r2, [sp, #32]
  405774:	9a06      	ldr	r2, [sp, #24]
  405776:	2101      	movs	r1, #1
  405778:	441a      	add	r2, r3
  40577a:	4620      	mov	r0, r4
  40577c:	9206      	str	r2, [sp, #24]
  40577e:	f001 f9ed 	bl	406b5c <__i2b>
  405782:	4606      	mov	r6, r0
  405784:	e024      	b.n	4057d0 <_dtoa_r+0x438>
  405786:	2301      	movs	r3, #1
  405788:	930e      	str	r3, [sp, #56]	; 0x38
  40578a:	e6af      	b.n	4054ec <_dtoa_r+0x154>
  40578c:	9a08      	ldr	r2, [sp, #32]
  40578e:	9b02      	ldr	r3, [sp, #8]
  405790:	1ad2      	subs	r2, r2, r3
  405792:	425b      	negs	r3, r3
  405794:	930c      	str	r3, [sp, #48]	; 0x30
  405796:	2300      	movs	r3, #0
  405798:	9208      	str	r2, [sp, #32]
  40579a:	930d      	str	r3, [sp, #52]	; 0x34
  40579c:	e6b8      	b.n	405510 <_dtoa_r+0x178>
  40579e:	f1c7 0301 	rsb	r3, r7, #1
  4057a2:	9308      	str	r3, [sp, #32]
  4057a4:	2300      	movs	r3, #0
  4057a6:	9306      	str	r3, [sp, #24]
  4057a8:	e6a7      	b.n	4054fa <_dtoa_r+0x162>
  4057aa:	9d02      	ldr	r5, [sp, #8]
  4057ac:	4628      	mov	r0, r5
  4057ae:	f002 facb 	bl	407d48 <__aeabi_i2d>
  4057b2:	4602      	mov	r2, r0
  4057b4:	460b      	mov	r3, r1
  4057b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4057ba:	f002 fd93 	bl	4082e4 <__aeabi_dcmpeq>
  4057be:	2800      	cmp	r0, #0
  4057c0:	f47f ae80 	bne.w	4054c4 <_dtoa_r+0x12c>
  4057c4:	1e6b      	subs	r3, r5, #1
  4057c6:	9302      	str	r3, [sp, #8]
  4057c8:	e67c      	b.n	4054c4 <_dtoa_r+0x12c>
  4057ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4057cc:	9d08      	ldr	r5, [sp, #32]
  4057ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4057d0:	2d00      	cmp	r5, #0
  4057d2:	dd0c      	ble.n	4057ee <_dtoa_r+0x456>
  4057d4:	9906      	ldr	r1, [sp, #24]
  4057d6:	2900      	cmp	r1, #0
  4057d8:	460b      	mov	r3, r1
  4057da:	dd08      	ble.n	4057ee <_dtoa_r+0x456>
  4057dc:	42a9      	cmp	r1, r5
  4057de:	9a08      	ldr	r2, [sp, #32]
  4057e0:	bfa8      	it	ge
  4057e2:	462b      	movge	r3, r5
  4057e4:	1ad2      	subs	r2, r2, r3
  4057e6:	1aed      	subs	r5, r5, r3
  4057e8:	1acb      	subs	r3, r1, r3
  4057ea:	9208      	str	r2, [sp, #32]
  4057ec:	9306      	str	r3, [sp, #24]
  4057ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4057f0:	b1d3      	cbz	r3, 405828 <_dtoa_r+0x490>
  4057f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4057f4:	2b00      	cmp	r3, #0
  4057f6:	f000 82b7 	beq.w	405d68 <_dtoa_r+0x9d0>
  4057fa:	2f00      	cmp	r7, #0
  4057fc:	dd10      	ble.n	405820 <_dtoa_r+0x488>
  4057fe:	4631      	mov	r1, r6
  405800:	463a      	mov	r2, r7
  405802:	4620      	mov	r0, r4
  405804:	f001 fa46 	bl	406c94 <__pow5mult>
  405808:	464a      	mov	r2, r9
  40580a:	4601      	mov	r1, r0
  40580c:	4606      	mov	r6, r0
  40580e:	4620      	mov	r0, r4
  405810:	f001 f9ae 	bl	406b70 <__multiply>
  405814:	4649      	mov	r1, r9
  405816:	4680      	mov	r8, r0
  405818:	4620      	mov	r0, r4
  40581a:	f001 f905 	bl	406a28 <_Bfree>
  40581e:	46c1      	mov	r9, r8
  405820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405822:	1bda      	subs	r2, r3, r7
  405824:	f040 82a1 	bne.w	405d6a <_dtoa_r+0x9d2>
  405828:	2101      	movs	r1, #1
  40582a:	4620      	mov	r0, r4
  40582c:	f001 f996 	bl	406b5c <__i2b>
  405830:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405832:	2b00      	cmp	r3, #0
  405834:	4680      	mov	r8, r0
  405836:	dd1c      	ble.n	405872 <_dtoa_r+0x4da>
  405838:	4601      	mov	r1, r0
  40583a:	461a      	mov	r2, r3
  40583c:	4620      	mov	r0, r4
  40583e:	f001 fa29 	bl	406c94 <__pow5mult>
  405842:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405844:	2b01      	cmp	r3, #1
  405846:	4680      	mov	r8, r0
  405848:	f340 8254 	ble.w	405cf4 <_dtoa_r+0x95c>
  40584c:	2300      	movs	r3, #0
  40584e:	930c      	str	r3, [sp, #48]	; 0x30
  405850:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405854:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405858:	6918      	ldr	r0, [r3, #16]
  40585a:	f001 f92f 	bl	406abc <__hi0bits>
  40585e:	f1c0 0020 	rsb	r0, r0, #32
  405862:	e010      	b.n	405886 <_dtoa_r+0x4ee>
  405864:	f1c3 0520 	rsb	r5, r3, #32
  405868:	fa0a f005 	lsl.w	r0, sl, r5
  40586c:	e674      	b.n	405558 <_dtoa_r+0x1c0>
  40586e:	900e      	str	r0, [sp, #56]	; 0x38
  405870:	e63c      	b.n	4054ec <_dtoa_r+0x154>
  405872:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405874:	2b01      	cmp	r3, #1
  405876:	f340 8287 	ble.w	405d88 <_dtoa_r+0x9f0>
  40587a:	2300      	movs	r3, #0
  40587c:	930c      	str	r3, [sp, #48]	; 0x30
  40587e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405880:	2001      	movs	r0, #1
  405882:	2b00      	cmp	r3, #0
  405884:	d1e4      	bne.n	405850 <_dtoa_r+0x4b8>
  405886:	9a06      	ldr	r2, [sp, #24]
  405888:	4410      	add	r0, r2
  40588a:	f010 001f 	ands.w	r0, r0, #31
  40588e:	f000 80a1 	beq.w	4059d4 <_dtoa_r+0x63c>
  405892:	f1c0 0320 	rsb	r3, r0, #32
  405896:	2b04      	cmp	r3, #4
  405898:	f340 849e 	ble.w	4061d8 <_dtoa_r+0xe40>
  40589c:	9b08      	ldr	r3, [sp, #32]
  40589e:	f1c0 001c 	rsb	r0, r0, #28
  4058a2:	4403      	add	r3, r0
  4058a4:	9308      	str	r3, [sp, #32]
  4058a6:	4613      	mov	r3, r2
  4058a8:	4403      	add	r3, r0
  4058aa:	4405      	add	r5, r0
  4058ac:	9306      	str	r3, [sp, #24]
  4058ae:	9b08      	ldr	r3, [sp, #32]
  4058b0:	2b00      	cmp	r3, #0
  4058b2:	dd05      	ble.n	4058c0 <_dtoa_r+0x528>
  4058b4:	4649      	mov	r1, r9
  4058b6:	461a      	mov	r2, r3
  4058b8:	4620      	mov	r0, r4
  4058ba:	f001 fa3b 	bl	406d34 <__lshift>
  4058be:	4681      	mov	r9, r0
  4058c0:	9b06      	ldr	r3, [sp, #24]
  4058c2:	2b00      	cmp	r3, #0
  4058c4:	dd05      	ble.n	4058d2 <_dtoa_r+0x53a>
  4058c6:	4641      	mov	r1, r8
  4058c8:	461a      	mov	r2, r3
  4058ca:	4620      	mov	r0, r4
  4058cc:	f001 fa32 	bl	406d34 <__lshift>
  4058d0:	4680      	mov	r8, r0
  4058d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4058d4:	2b00      	cmp	r3, #0
  4058d6:	f040 8086 	bne.w	4059e6 <_dtoa_r+0x64e>
  4058da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058dc:	2b00      	cmp	r3, #0
  4058de:	f340 8266 	ble.w	405dae <_dtoa_r+0xa16>
  4058e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4058e4:	2b00      	cmp	r3, #0
  4058e6:	f000 8098 	beq.w	405a1a <_dtoa_r+0x682>
  4058ea:	2d00      	cmp	r5, #0
  4058ec:	dd05      	ble.n	4058fa <_dtoa_r+0x562>
  4058ee:	4631      	mov	r1, r6
  4058f0:	462a      	mov	r2, r5
  4058f2:	4620      	mov	r0, r4
  4058f4:	f001 fa1e 	bl	406d34 <__lshift>
  4058f8:	4606      	mov	r6, r0
  4058fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4058fc:	2b00      	cmp	r3, #0
  4058fe:	f040 8337 	bne.w	405f70 <_dtoa_r+0xbd8>
  405902:	9606      	str	r6, [sp, #24]
  405904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405906:	9a04      	ldr	r2, [sp, #16]
  405908:	f8dd b018 	ldr.w	fp, [sp, #24]
  40590c:	3b01      	subs	r3, #1
  40590e:	18d3      	adds	r3, r2, r3
  405910:	930b      	str	r3, [sp, #44]	; 0x2c
  405912:	f00a 0301 	and.w	r3, sl, #1
  405916:	930c      	str	r3, [sp, #48]	; 0x30
  405918:	4617      	mov	r7, r2
  40591a:	46c2      	mov	sl, r8
  40591c:	4651      	mov	r1, sl
  40591e:	4648      	mov	r0, r9
  405920:	f7ff fca4 	bl	40526c <quorem>
  405924:	4631      	mov	r1, r6
  405926:	4605      	mov	r5, r0
  405928:	4648      	mov	r0, r9
  40592a:	f001 fa55 	bl	406dd8 <__mcmp>
  40592e:	465a      	mov	r2, fp
  405930:	900a      	str	r0, [sp, #40]	; 0x28
  405932:	4651      	mov	r1, sl
  405934:	4620      	mov	r0, r4
  405936:	f001 fa6b 	bl	406e10 <__mdiff>
  40593a:	68c2      	ldr	r2, [r0, #12]
  40593c:	4680      	mov	r8, r0
  40593e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405942:	2a00      	cmp	r2, #0
  405944:	f040 822b 	bne.w	405d9e <_dtoa_r+0xa06>
  405948:	4601      	mov	r1, r0
  40594a:	4648      	mov	r0, r9
  40594c:	9308      	str	r3, [sp, #32]
  40594e:	f001 fa43 	bl	406dd8 <__mcmp>
  405952:	4641      	mov	r1, r8
  405954:	9006      	str	r0, [sp, #24]
  405956:	4620      	mov	r0, r4
  405958:	f001 f866 	bl	406a28 <_Bfree>
  40595c:	9a06      	ldr	r2, [sp, #24]
  40595e:	9b08      	ldr	r3, [sp, #32]
  405960:	b932      	cbnz	r2, 405970 <_dtoa_r+0x5d8>
  405962:	9924      	ldr	r1, [sp, #144]	; 0x90
  405964:	b921      	cbnz	r1, 405970 <_dtoa_r+0x5d8>
  405966:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405968:	2a00      	cmp	r2, #0
  40596a:	f000 83ef 	beq.w	40614c <_dtoa_r+0xdb4>
  40596e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405970:	990a      	ldr	r1, [sp, #40]	; 0x28
  405972:	2900      	cmp	r1, #0
  405974:	f2c0 829f 	blt.w	405eb6 <_dtoa_r+0xb1e>
  405978:	d105      	bne.n	405986 <_dtoa_r+0x5ee>
  40597a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40597c:	b919      	cbnz	r1, 405986 <_dtoa_r+0x5ee>
  40597e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405980:	2900      	cmp	r1, #0
  405982:	f000 8298 	beq.w	405eb6 <_dtoa_r+0xb1e>
  405986:	2a00      	cmp	r2, #0
  405988:	f300 8306 	bgt.w	405f98 <_dtoa_r+0xc00>
  40598c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40598e:	703b      	strb	r3, [r7, #0]
  405990:	f107 0801 	add.w	r8, r7, #1
  405994:	4297      	cmp	r7, r2
  405996:	4645      	mov	r5, r8
  405998:	f000 830c 	beq.w	405fb4 <_dtoa_r+0xc1c>
  40599c:	4649      	mov	r1, r9
  40599e:	2300      	movs	r3, #0
  4059a0:	220a      	movs	r2, #10
  4059a2:	4620      	mov	r0, r4
  4059a4:	f001 f84a 	bl	406a3c <__multadd>
  4059a8:	455e      	cmp	r6, fp
  4059aa:	4681      	mov	r9, r0
  4059ac:	4631      	mov	r1, r6
  4059ae:	f04f 0300 	mov.w	r3, #0
  4059b2:	f04f 020a 	mov.w	r2, #10
  4059b6:	4620      	mov	r0, r4
  4059b8:	f000 81eb 	beq.w	405d92 <_dtoa_r+0x9fa>
  4059bc:	f001 f83e 	bl	406a3c <__multadd>
  4059c0:	4659      	mov	r1, fp
  4059c2:	4606      	mov	r6, r0
  4059c4:	2300      	movs	r3, #0
  4059c6:	220a      	movs	r2, #10
  4059c8:	4620      	mov	r0, r4
  4059ca:	f001 f837 	bl	406a3c <__multadd>
  4059ce:	4647      	mov	r7, r8
  4059d0:	4683      	mov	fp, r0
  4059d2:	e7a3      	b.n	40591c <_dtoa_r+0x584>
  4059d4:	201c      	movs	r0, #28
  4059d6:	9b08      	ldr	r3, [sp, #32]
  4059d8:	4403      	add	r3, r0
  4059da:	9308      	str	r3, [sp, #32]
  4059dc:	9b06      	ldr	r3, [sp, #24]
  4059de:	4403      	add	r3, r0
  4059e0:	4405      	add	r5, r0
  4059e2:	9306      	str	r3, [sp, #24]
  4059e4:	e763      	b.n	4058ae <_dtoa_r+0x516>
  4059e6:	4641      	mov	r1, r8
  4059e8:	4648      	mov	r0, r9
  4059ea:	f001 f9f5 	bl	406dd8 <__mcmp>
  4059ee:	2800      	cmp	r0, #0
  4059f0:	f6bf af73 	bge.w	4058da <_dtoa_r+0x542>
  4059f4:	9f02      	ldr	r7, [sp, #8]
  4059f6:	4649      	mov	r1, r9
  4059f8:	2300      	movs	r3, #0
  4059fa:	220a      	movs	r2, #10
  4059fc:	4620      	mov	r0, r4
  4059fe:	3f01      	subs	r7, #1
  405a00:	9702      	str	r7, [sp, #8]
  405a02:	f001 f81b 	bl	406a3c <__multadd>
  405a06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a08:	4681      	mov	r9, r0
  405a0a:	2b00      	cmp	r3, #0
  405a0c:	f040 83b6 	bne.w	40617c <_dtoa_r+0xde4>
  405a10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405a12:	2b00      	cmp	r3, #0
  405a14:	f340 83bf 	ble.w	406196 <_dtoa_r+0xdfe>
  405a18:	930a      	str	r3, [sp, #40]	; 0x28
  405a1a:	f8dd b010 	ldr.w	fp, [sp, #16]
  405a1e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405a20:	465d      	mov	r5, fp
  405a22:	e002      	b.n	405a2a <_dtoa_r+0x692>
  405a24:	f001 f80a 	bl	406a3c <__multadd>
  405a28:	4681      	mov	r9, r0
  405a2a:	4641      	mov	r1, r8
  405a2c:	4648      	mov	r0, r9
  405a2e:	f7ff fc1d 	bl	40526c <quorem>
  405a32:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405a36:	f805 ab01 	strb.w	sl, [r5], #1
  405a3a:	eba5 030b 	sub.w	r3, r5, fp
  405a3e:	42bb      	cmp	r3, r7
  405a40:	f04f 020a 	mov.w	r2, #10
  405a44:	f04f 0300 	mov.w	r3, #0
  405a48:	4649      	mov	r1, r9
  405a4a:	4620      	mov	r0, r4
  405a4c:	dbea      	blt.n	405a24 <_dtoa_r+0x68c>
  405a4e:	9b04      	ldr	r3, [sp, #16]
  405a50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a52:	2a01      	cmp	r2, #1
  405a54:	bfac      	ite	ge
  405a56:	189b      	addge	r3, r3, r2
  405a58:	3301      	addlt	r3, #1
  405a5a:	461d      	mov	r5, r3
  405a5c:	f04f 0b00 	mov.w	fp, #0
  405a60:	4649      	mov	r1, r9
  405a62:	2201      	movs	r2, #1
  405a64:	4620      	mov	r0, r4
  405a66:	f001 f965 	bl	406d34 <__lshift>
  405a6a:	4641      	mov	r1, r8
  405a6c:	4681      	mov	r9, r0
  405a6e:	f001 f9b3 	bl	406dd8 <__mcmp>
  405a72:	2800      	cmp	r0, #0
  405a74:	f340 823d 	ble.w	405ef2 <_dtoa_r+0xb5a>
  405a78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405a7c:	9904      	ldr	r1, [sp, #16]
  405a7e:	1e6b      	subs	r3, r5, #1
  405a80:	e004      	b.n	405a8c <_dtoa_r+0x6f4>
  405a82:	428b      	cmp	r3, r1
  405a84:	f000 81ae 	beq.w	405de4 <_dtoa_r+0xa4c>
  405a88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405a8c:	2a39      	cmp	r2, #57	; 0x39
  405a8e:	f103 0501 	add.w	r5, r3, #1
  405a92:	d0f6      	beq.n	405a82 <_dtoa_r+0x6ea>
  405a94:	3201      	adds	r2, #1
  405a96:	701a      	strb	r2, [r3, #0]
  405a98:	4641      	mov	r1, r8
  405a9a:	4620      	mov	r0, r4
  405a9c:	f000 ffc4 	bl	406a28 <_Bfree>
  405aa0:	2e00      	cmp	r6, #0
  405aa2:	f43f ae3d 	beq.w	405720 <_dtoa_r+0x388>
  405aa6:	f1bb 0f00 	cmp.w	fp, #0
  405aaa:	d005      	beq.n	405ab8 <_dtoa_r+0x720>
  405aac:	45b3      	cmp	fp, r6
  405aae:	d003      	beq.n	405ab8 <_dtoa_r+0x720>
  405ab0:	4659      	mov	r1, fp
  405ab2:	4620      	mov	r0, r4
  405ab4:	f000 ffb8 	bl	406a28 <_Bfree>
  405ab8:	4631      	mov	r1, r6
  405aba:	4620      	mov	r0, r4
  405abc:	f000 ffb4 	bl	406a28 <_Bfree>
  405ac0:	e62e      	b.n	405720 <_dtoa_r+0x388>
  405ac2:	2300      	movs	r3, #0
  405ac4:	930b      	str	r3, [sp, #44]	; 0x2c
  405ac6:	9b02      	ldr	r3, [sp, #8]
  405ac8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405aca:	4413      	add	r3, r2
  405acc:	930f      	str	r3, [sp, #60]	; 0x3c
  405ace:	3301      	adds	r3, #1
  405ad0:	2b01      	cmp	r3, #1
  405ad2:	461f      	mov	r7, r3
  405ad4:	461e      	mov	r6, r3
  405ad6:	930a      	str	r3, [sp, #40]	; 0x28
  405ad8:	bfb8      	it	lt
  405ada:	2701      	movlt	r7, #1
  405adc:	2100      	movs	r1, #0
  405ade:	2f17      	cmp	r7, #23
  405ae0:	6461      	str	r1, [r4, #68]	; 0x44
  405ae2:	d90a      	bls.n	405afa <_dtoa_r+0x762>
  405ae4:	2201      	movs	r2, #1
  405ae6:	2304      	movs	r3, #4
  405ae8:	005b      	lsls	r3, r3, #1
  405aea:	f103 0014 	add.w	r0, r3, #20
  405aee:	4287      	cmp	r7, r0
  405af0:	4611      	mov	r1, r2
  405af2:	f102 0201 	add.w	r2, r2, #1
  405af6:	d2f7      	bcs.n	405ae8 <_dtoa_r+0x750>
  405af8:	6461      	str	r1, [r4, #68]	; 0x44
  405afa:	4620      	mov	r0, r4
  405afc:	f000 ff6e 	bl	4069dc <_Balloc>
  405b00:	2e0e      	cmp	r6, #14
  405b02:	9004      	str	r0, [sp, #16]
  405b04:	6420      	str	r0, [r4, #64]	; 0x40
  405b06:	f63f ad41 	bhi.w	40558c <_dtoa_r+0x1f4>
  405b0a:	2d00      	cmp	r5, #0
  405b0c:	f43f ad3e 	beq.w	40558c <_dtoa_r+0x1f4>
  405b10:	9902      	ldr	r1, [sp, #8]
  405b12:	2900      	cmp	r1, #0
  405b14:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405b18:	f340 8202 	ble.w	405f20 <_dtoa_r+0xb88>
  405b1c:	4bb8      	ldr	r3, [pc, #736]	; (405e00 <_dtoa_r+0xa68>)
  405b1e:	f001 020f 	and.w	r2, r1, #15
  405b22:	110d      	asrs	r5, r1, #4
  405b24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405b28:	06e9      	lsls	r1, r5, #27
  405b2a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405b2e:	f140 81ae 	bpl.w	405e8e <_dtoa_r+0xaf6>
  405b32:	4bb4      	ldr	r3, [pc, #720]	; (405e04 <_dtoa_r+0xa6c>)
  405b34:	4650      	mov	r0, sl
  405b36:	4659      	mov	r1, fp
  405b38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405b3c:	f002 fa94 	bl	408068 <__aeabi_ddiv>
  405b40:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405b44:	f005 050f 	and.w	r5, r5, #15
  405b48:	f04f 0a03 	mov.w	sl, #3
  405b4c:	b18d      	cbz	r5, 405b72 <_dtoa_r+0x7da>
  405b4e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405e04 <_dtoa_r+0xa6c>
  405b52:	07ea      	lsls	r2, r5, #31
  405b54:	d509      	bpl.n	405b6a <_dtoa_r+0x7d2>
  405b56:	4630      	mov	r0, r6
  405b58:	4639      	mov	r1, r7
  405b5a:	e9d8 2300 	ldrd	r2, r3, [r8]
  405b5e:	f002 f959 	bl	407e14 <__aeabi_dmul>
  405b62:	f10a 0a01 	add.w	sl, sl, #1
  405b66:	4606      	mov	r6, r0
  405b68:	460f      	mov	r7, r1
  405b6a:	106d      	asrs	r5, r5, #1
  405b6c:	f108 0808 	add.w	r8, r8, #8
  405b70:	d1ef      	bne.n	405b52 <_dtoa_r+0x7ba>
  405b72:	463b      	mov	r3, r7
  405b74:	4632      	mov	r2, r6
  405b76:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405b7a:	f002 fa75 	bl	408068 <__aeabi_ddiv>
  405b7e:	4607      	mov	r7, r0
  405b80:	4688      	mov	r8, r1
  405b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b84:	b143      	cbz	r3, 405b98 <_dtoa_r+0x800>
  405b86:	2200      	movs	r2, #0
  405b88:	4b9f      	ldr	r3, [pc, #636]	; (405e08 <_dtoa_r+0xa70>)
  405b8a:	4638      	mov	r0, r7
  405b8c:	4641      	mov	r1, r8
  405b8e:	f002 fbb3 	bl	4082f8 <__aeabi_dcmplt>
  405b92:	2800      	cmp	r0, #0
  405b94:	f040 8286 	bne.w	4060a4 <_dtoa_r+0xd0c>
  405b98:	4650      	mov	r0, sl
  405b9a:	f002 f8d5 	bl	407d48 <__aeabi_i2d>
  405b9e:	463a      	mov	r2, r7
  405ba0:	4643      	mov	r3, r8
  405ba2:	f002 f937 	bl	407e14 <__aeabi_dmul>
  405ba6:	4b99      	ldr	r3, [pc, #612]	; (405e0c <_dtoa_r+0xa74>)
  405ba8:	2200      	movs	r2, #0
  405baa:	f001 ff81 	bl	407ab0 <__adddf3>
  405bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bb0:	4605      	mov	r5, r0
  405bb2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405bb6:	2b00      	cmp	r3, #0
  405bb8:	f000 813e 	beq.w	405e38 <_dtoa_r+0xaa0>
  405bbc:	9b02      	ldr	r3, [sp, #8]
  405bbe:	9315      	str	r3, [sp, #84]	; 0x54
  405bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bc2:	9312      	str	r3, [sp, #72]	; 0x48
  405bc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405bc6:	2b00      	cmp	r3, #0
  405bc8:	f000 81fa 	beq.w	405fc0 <_dtoa_r+0xc28>
  405bcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405bce:	4b8c      	ldr	r3, [pc, #560]	; (405e00 <_dtoa_r+0xa68>)
  405bd0:	498f      	ldr	r1, [pc, #572]	; (405e10 <_dtoa_r+0xa78>)
  405bd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405bd6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405bda:	2000      	movs	r0, #0
  405bdc:	f002 fa44 	bl	408068 <__aeabi_ddiv>
  405be0:	462a      	mov	r2, r5
  405be2:	4633      	mov	r3, r6
  405be4:	f001 ff62 	bl	407aac <__aeabi_dsub>
  405be8:	4682      	mov	sl, r0
  405bea:	468b      	mov	fp, r1
  405bec:	4638      	mov	r0, r7
  405bee:	4641      	mov	r1, r8
  405bf0:	f002 fbc0 	bl	408374 <__aeabi_d2iz>
  405bf4:	4605      	mov	r5, r0
  405bf6:	f002 f8a7 	bl	407d48 <__aeabi_i2d>
  405bfa:	4602      	mov	r2, r0
  405bfc:	460b      	mov	r3, r1
  405bfe:	4638      	mov	r0, r7
  405c00:	4641      	mov	r1, r8
  405c02:	f001 ff53 	bl	407aac <__aeabi_dsub>
  405c06:	3530      	adds	r5, #48	; 0x30
  405c08:	fa5f f885 	uxtb.w	r8, r5
  405c0c:	9d04      	ldr	r5, [sp, #16]
  405c0e:	4606      	mov	r6, r0
  405c10:	460f      	mov	r7, r1
  405c12:	f885 8000 	strb.w	r8, [r5]
  405c16:	4602      	mov	r2, r0
  405c18:	460b      	mov	r3, r1
  405c1a:	4650      	mov	r0, sl
  405c1c:	4659      	mov	r1, fp
  405c1e:	3501      	adds	r5, #1
  405c20:	f002 fb88 	bl	408334 <__aeabi_dcmpgt>
  405c24:	2800      	cmp	r0, #0
  405c26:	d154      	bne.n	405cd2 <_dtoa_r+0x93a>
  405c28:	4632      	mov	r2, r6
  405c2a:	463b      	mov	r3, r7
  405c2c:	2000      	movs	r0, #0
  405c2e:	4976      	ldr	r1, [pc, #472]	; (405e08 <_dtoa_r+0xa70>)
  405c30:	f001 ff3c 	bl	407aac <__aeabi_dsub>
  405c34:	4602      	mov	r2, r0
  405c36:	460b      	mov	r3, r1
  405c38:	4650      	mov	r0, sl
  405c3a:	4659      	mov	r1, fp
  405c3c:	f002 fb7a 	bl	408334 <__aeabi_dcmpgt>
  405c40:	2800      	cmp	r0, #0
  405c42:	f040 8270 	bne.w	406126 <_dtoa_r+0xd8e>
  405c46:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c48:	2a01      	cmp	r2, #1
  405c4a:	f000 8111 	beq.w	405e70 <_dtoa_r+0xad8>
  405c4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c50:	9a04      	ldr	r2, [sp, #16]
  405c52:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405c56:	4413      	add	r3, r2
  405c58:	4699      	mov	r9, r3
  405c5a:	e00d      	b.n	405c78 <_dtoa_r+0x8e0>
  405c5c:	2000      	movs	r0, #0
  405c5e:	496a      	ldr	r1, [pc, #424]	; (405e08 <_dtoa_r+0xa70>)
  405c60:	f001 ff24 	bl	407aac <__aeabi_dsub>
  405c64:	4652      	mov	r2, sl
  405c66:	465b      	mov	r3, fp
  405c68:	f002 fb46 	bl	4082f8 <__aeabi_dcmplt>
  405c6c:	2800      	cmp	r0, #0
  405c6e:	f040 8258 	bne.w	406122 <_dtoa_r+0xd8a>
  405c72:	454d      	cmp	r5, r9
  405c74:	f000 80fa 	beq.w	405e6c <_dtoa_r+0xad4>
  405c78:	4650      	mov	r0, sl
  405c7a:	4659      	mov	r1, fp
  405c7c:	2200      	movs	r2, #0
  405c7e:	4b65      	ldr	r3, [pc, #404]	; (405e14 <_dtoa_r+0xa7c>)
  405c80:	f002 f8c8 	bl	407e14 <__aeabi_dmul>
  405c84:	2200      	movs	r2, #0
  405c86:	4b63      	ldr	r3, [pc, #396]	; (405e14 <_dtoa_r+0xa7c>)
  405c88:	4682      	mov	sl, r0
  405c8a:	468b      	mov	fp, r1
  405c8c:	4630      	mov	r0, r6
  405c8e:	4639      	mov	r1, r7
  405c90:	f002 f8c0 	bl	407e14 <__aeabi_dmul>
  405c94:	460f      	mov	r7, r1
  405c96:	4606      	mov	r6, r0
  405c98:	f002 fb6c 	bl	408374 <__aeabi_d2iz>
  405c9c:	4680      	mov	r8, r0
  405c9e:	f002 f853 	bl	407d48 <__aeabi_i2d>
  405ca2:	4602      	mov	r2, r0
  405ca4:	460b      	mov	r3, r1
  405ca6:	4630      	mov	r0, r6
  405ca8:	4639      	mov	r1, r7
  405caa:	f001 feff 	bl	407aac <__aeabi_dsub>
  405cae:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405cb2:	fa5f f888 	uxtb.w	r8, r8
  405cb6:	4652      	mov	r2, sl
  405cb8:	465b      	mov	r3, fp
  405cba:	f805 8b01 	strb.w	r8, [r5], #1
  405cbe:	4606      	mov	r6, r0
  405cc0:	460f      	mov	r7, r1
  405cc2:	f002 fb19 	bl	4082f8 <__aeabi_dcmplt>
  405cc6:	4632      	mov	r2, r6
  405cc8:	463b      	mov	r3, r7
  405cca:	2800      	cmp	r0, #0
  405ccc:	d0c6      	beq.n	405c5c <_dtoa_r+0x8c4>
  405cce:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405cd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405cd4:	9302      	str	r3, [sp, #8]
  405cd6:	e523      	b.n	405720 <_dtoa_r+0x388>
  405cd8:	2300      	movs	r3, #0
  405cda:	930b      	str	r3, [sp, #44]	; 0x2c
  405cdc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405cde:	2b00      	cmp	r3, #0
  405ce0:	f340 80dc 	ble.w	405e9c <_dtoa_r+0xb04>
  405ce4:	461f      	mov	r7, r3
  405ce6:	461e      	mov	r6, r3
  405ce8:	930f      	str	r3, [sp, #60]	; 0x3c
  405cea:	930a      	str	r3, [sp, #40]	; 0x28
  405cec:	e6f6      	b.n	405adc <_dtoa_r+0x744>
  405cee:	2301      	movs	r3, #1
  405cf0:	930b      	str	r3, [sp, #44]	; 0x2c
  405cf2:	e7f3      	b.n	405cdc <_dtoa_r+0x944>
  405cf4:	f1ba 0f00 	cmp.w	sl, #0
  405cf8:	f47f ada8 	bne.w	40584c <_dtoa_r+0x4b4>
  405cfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405d00:	2b00      	cmp	r3, #0
  405d02:	f47f adba 	bne.w	40587a <_dtoa_r+0x4e2>
  405d06:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405d0a:	0d3f      	lsrs	r7, r7, #20
  405d0c:	053f      	lsls	r7, r7, #20
  405d0e:	2f00      	cmp	r7, #0
  405d10:	f000 820d 	beq.w	40612e <_dtoa_r+0xd96>
  405d14:	9b08      	ldr	r3, [sp, #32]
  405d16:	3301      	adds	r3, #1
  405d18:	9308      	str	r3, [sp, #32]
  405d1a:	9b06      	ldr	r3, [sp, #24]
  405d1c:	3301      	adds	r3, #1
  405d1e:	9306      	str	r3, [sp, #24]
  405d20:	2301      	movs	r3, #1
  405d22:	930c      	str	r3, [sp, #48]	; 0x30
  405d24:	e5ab      	b.n	40587e <_dtoa_r+0x4e6>
  405d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d28:	2b00      	cmp	r3, #0
  405d2a:	f73f ac42 	bgt.w	4055b2 <_dtoa_r+0x21a>
  405d2e:	f040 8221 	bne.w	406174 <_dtoa_r+0xddc>
  405d32:	2200      	movs	r2, #0
  405d34:	4b38      	ldr	r3, [pc, #224]	; (405e18 <_dtoa_r+0xa80>)
  405d36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d3a:	f002 f86b 	bl	407e14 <__aeabi_dmul>
  405d3e:	4652      	mov	r2, sl
  405d40:	465b      	mov	r3, fp
  405d42:	f002 faed 	bl	408320 <__aeabi_dcmpge>
  405d46:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405d4a:	4646      	mov	r6, r8
  405d4c:	2800      	cmp	r0, #0
  405d4e:	d041      	beq.n	405dd4 <_dtoa_r+0xa3c>
  405d50:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d52:	9d04      	ldr	r5, [sp, #16]
  405d54:	43db      	mvns	r3, r3
  405d56:	9302      	str	r3, [sp, #8]
  405d58:	4641      	mov	r1, r8
  405d5a:	4620      	mov	r0, r4
  405d5c:	f000 fe64 	bl	406a28 <_Bfree>
  405d60:	2e00      	cmp	r6, #0
  405d62:	f43f acdd 	beq.w	405720 <_dtoa_r+0x388>
  405d66:	e6a7      	b.n	405ab8 <_dtoa_r+0x720>
  405d68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405d6a:	4649      	mov	r1, r9
  405d6c:	4620      	mov	r0, r4
  405d6e:	f000 ff91 	bl	406c94 <__pow5mult>
  405d72:	4681      	mov	r9, r0
  405d74:	e558      	b.n	405828 <_dtoa_r+0x490>
  405d76:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405d78:	2a00      	cmp	r2, #0
  405d7a:	f000 8187 	beq.w	40608c <_dtoa_r+0xcf4>
  405d7e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405d82:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405d84:	9d08      	ldr	r5, [sp, #32]
  405d86:	e4f2      	b.n	40576e <_dtoa_r+0x3d6>
  405d88:	f1ba 0f00 	cmp.w	sl, #0
  405d8c:	f47f ad75 	bne.w	40587a <_dtoa_r+0x4e2>
  405d90:	e7b4      	b.n	405cfc <_dtoa_r+0x964>
  405d92:	f000 fe53 	bl	406a3c <__multadd>
  405d96:	4647      	mov	r7, r8
  405d98:	4606      	mov	r6, r0
  405d9a:	4683      	mov	fp, r0
  405d9c:	e5be      	b.n	40591c <_dtoa_r+0x584>
  405d9e:	4601      	mov	r1, r0
  405da0:	4620      	mov	r0, r4
  405da2:	9306      	str	r3, [sp, #24]
  405da4:	f000 fe40 	bl	406a28 <_Bfree>
  405da8:	2201      	movs	r2, #1
  405daa:	9b06      	ldr	r3, [sp, #24]
  405dac:	e5e0      	b.n	405970 <_dtoa_r+0x5d8>
  405dae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405db0:	2b02      	cmp	r3, #2
  405db2:	f77f ad96 	ble.w	4058e2 <_dtoa_r+0x54a>
  405db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405db8:	2b00      	cmp	r3, #0
  405dba:	d1c9      	bne.n	405d50 <_dtoa_r+0x9b8>
  405dbc:	4641      	mov	r1, r8
  405dbe:	2205      	movs	r2, #5
  405dc0:	4620      	mov	r0, r4
  405dc2:	f000 fe3b 	bl	406a3c <__multadd>
  405dc6:	4601      	mov	r1, r0
  405dc8:	4680      	mov	r8, r0
  405dca:	4648      	mov	r0, r9
  405dcc:	f001 f804 	bl	406dd8 <__mcmp>
  405dd0:	2800      	cmp	r0, #0
  405dd2:	ddbd      	ble.n	405d50 <_dtoa_r+0x9b8>
  405dd4:	9a02      	ldr	r2, [sp, #8]
  405dd6:	9904      	ldr	r1, [sp, #16]
  405dd8:	2331      	movs	r3, #49	; 0x31
  405dda:	3201      	adds	r2, #1
  405ddc:	9202      	str	r2, [sp, #8]
  405dde:	700b      	strb	r3, [r1, #0]
  405de0:	1c4d      	adds	r5, r1, #1
  405de2:	e7b9      	b.n	405d58 <_dtoa_r+0x9c0>
  405de4:	9a02      	ldr	r2, [sp, #8]
  405de6:	3201      	adds	r2, #1
  405de8:	9202      	str	r2, [sp, #8]
  405dea:	9a04      	ldr	r2, [sp, #16]
  405dec:	2331      	movs	r3, #49	; 0x31
  405dee:	7013      	strb	r3, [r2, #0]
  405df0:	e652      	b.n	405a98 <_dtoa_r+0x700>
  405df2:	2301      	movs	r3, #1
  405df4:	930b      	str	r3, [sp, #44]	; 0x2c
  405df6:	e666      	b.n	405ac6 <_dtoa_r+0x72e>
  405df8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405dfc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405dfe:	e48f      	b.n	405720 <_dtoa_r+0x388>
  405e00:	004091c0 	.word	0x004091c0
  405e04:	00409198 	.word	0x00409198
  405e08:	3ff00000 	.word	0x3ff00000
  405e0c:	401c0000 	.word	0x401c0000
  405e10:	3fe00000 	.word	0x3fe00000
  405e14:	40240000 	.word	0x40240000
  405e18:	40140000 	.word	0x40140000
  405e1c:	4650      	mov	r0, sl
  405e1e:	f001 ff93 	bl	407d48 <__aeabi_i2d>
  405e22:	463a      	mov	r2, r7
  405e24:	4643      	mov	r3, r8
  405e26:	f001 fff5 	bl	407e14 <__aeabi_dmul>
  405e2a:	2200      	movs	r2, #0
  405e2c:	4bc1      	ldr	r3, [pc, #772]	; (406134 <_dtoa_r+0xd9c>)
  405e2e:	f001 fe3f 	bl	407ab0 <__adddf3>
  405e32:	4605      	mov	r5, r0
  405e34:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405e38:	4641      	mov	r1, r8
  405e3a:	2200      	movs	r2, #0
  405e3c:	4bbe      	ldr	r3, [pc, #760]	; (406138 <_dtoa_r+0xda0>)
  405e3e:	4638      	mov	r0, r7
  405e40:	f001 fe34 	bl	407aac <__aeabi_dsub>
  405e44:	462a      	mov	r2, r5
  405e46:	4633      	mov	r3, r6
  405e48:	4682      	mov	sl, r0
  405e4a:	468b      	mov	fp, r1
  405e4c:	f002 fa72 	bl	408334 <__aeabi_dcmpgt>
  405e50:	4680      	mov	r8, r0
  405e52:	2800      	cmp	r0, #0
  405e54:	f040 8110 	bne.w	406078 <_dtoa_r+0xce0>
  405e58:	462a      	mov	r2, r5
  405e5a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405e5e:	4650      	mov	r0, sl
  405e60:	4659      	mov	r1, fp
  405e62:	f002 fa49 	bl	4082f8 <__aeabi_dcmplt>
  405e66:	b118      	cbz	r0, 405e70 <_dtoa_r+0xad8>
  405e68:	4646      	mov	r6, r8
  405e6a:	e771      	b.n	405d50 <_dtoa_r+0x9b8>
  405e6c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405e70:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405e74:	f7ff bb8a 	b.w	40558c <_dtoa_r+0x1f4>
  405e78:	9804      	ldr	r0, [sp, #16]
  405e7a:	f7ff babb 	b.w	4053f4 <_dtoa_r+0x5c>
  405e7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405e80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405e82:	970c      	str	r7, [sp, #48]	; 0x30
  405e84:	1afb      	subs	r3, r7, r3
  405e86:	441a      	add	r2, r3
  405e88:	920d      	str	r2, [sp, #52]	; 0x34
  405e8a:	2700      	movs	r7, #0
  405e8c:	e469      	b.n	405762 <_dtoa_r+0x3ca>
  405e8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405e92:	f04f 0a02 	mov.w	sl, #2
  405e96:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405e9a:	e657      	b.n	405b4c <_dtoa_r+0x7b4>
  405e9c:	2100      	movs	r1, #0
  405e9e:	2301      	movs	r3, #1
  405ea0:	6461      	str	r1, [r4, #68]	; 0x44
  405ea2:	4620      	mov	r0, r4
  405ea4:	9325      	str	r3, [sp, #148]	; 0x94
  405ea6:	f000 fd99 	bl	4069dc <_Balloc>
  405eaa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405eac:	9004      	str	r0, [sp, #16]
  405eae:	6420      	str	r0, [r4, #64]	; 0x40
  405eb0:	930a      	str	r3, [sp, #40]	; 0x28
  405eb2:	930f      	str	r3, [sp, #60]	; 0x3c
  405eb4:	e629      	b.n	405b0a <_dtoa_r+0x772>
  405eb6:	2a00      	cmp	r2, #0
  405eb8:	46d0      	mov	r8, sl
  405eba:	f8cd b018 	str.w	fp, [sp, #24]
  405ebe:	469a      	mov	sl, r3
  405ec0:	dd11      	ble.n	405ee6 <_dtoa_r+0xb4e>
  405ec2:	4649      	mov	r1, r9
  405ec4:	2201      	movs	r2, #1
  405ec6:	4620      	mov	r0, r4
  405ec8:	f000 ff34 	bl	406d34 <__lshift>
  405ecc:	4641      	mov	r1, r8
  405ece:	4681      	mov	r9, r0
  405ed0:	f000 ff82 	bl	406dd8 <__mcmp>
  405ed4:	2800      	cmp	r0, #0
  405ed6:	f340 8146 	ble.w	406166 <_dtoa_r+0xdce>
  405eda:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405ede:	f000 8106 	beq.w	4060ee <_dtoa_r+0xd56>
  405ee2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405ee6:	46b3      	mov	fp, r6
  405ee8:	f887 a000 	strb.w	sl, [r7]
  405eec:	1c7d      	adds	r5, r7, #1
  405eee:	9e06      	ldr	r6, [sp, #24]
  405ef0:	e5d2      	b.n	405a98 <_dtoa_r+0x700>
  405ef2:	d104      	bne.n	405efe <_dtoa_r+0xb66>
  405ef4:	f01a 0f01 	tst.w	sl, #1
  405ef8:	d001      	beq.n	405efe <_dtoa_r+0xb66>
  405efa:	e5bd      	b.n	405a78 <_dtoa_r+0x6e0>
  405efc:	4615      	mov	r5, r2
  405efe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405f02:	2b30      	cmp	r3, #48	; 0x30
  405f04:	f105 32ff 	add.w	r2, r5, #4294967295
  405f08:	d0f8      	beq.n	405efc <_dtoa_r+0xb64>
  405f0a:	e5c5      	b.n	405a98 <_dtoa_r+0x700>
  405f0c:	9904      	ldr	r1, [sp, #16]
  405f0e:	2230      	movs	r2, #48	; 0x30
  405f10:	700a      	strb	r2, [r1, #0]
  405f12:	9a02      	ldr	r2, [sp, #8]
  405f14:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f18:	3201      	adds	r2, #1
  405f1a:	9202      	str	r2, [sp, #8]
  405f1c:	f7ff bbfc 	b.w	405718 <_dtoa_r+0x380>
  405f20:	f000 80bb 	beq.w	40609a <_dtoa_r+0xd02>
  405f24:	9b02      	ldr	r3, [sp, #8]
  405f26:	425d      	negs	r5, r3
  405f28:	4b84      	ldr	r3, [pc, #528]	; (40613c <_dtoa_r+0xda4>)
  405f2a:	f005 020f 	and.w	r2, r5, #15
  405f2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f32:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f36:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405f3a:	f001 ff6b 	bl	407e14 <__aeabi_dmul>
  405f3e:	112d      	asrs	r5, r5, #4
  405f40:	4607      	mov	r7, r0
  405f42:	4688      	mov	r8, r1
  405f44:	f000 812c 	beq.w	4061a0 <_dtoa_r+0xe08>
  405f48:	4e7d      	ldr	r6, [pc, #500]	; (406140 <_dtoa_r+0xda8>)
  405f4a:	f04f 0a02 	mov.w	sl, #2
  405f4e:	07eb      	lsls	r3, r5, #31
  405f50:	d509      	bpl.n	405f66 <_dtoa_r+0xbce>
  405f52:	4638      	mov	r0, r7
  405f54:	4641      	mov	r1, r8
  405f56:	e9d6 2300 	ldrd	r2, r3, [r6]
  405f5a:	f001 ff5b 	bl	407e14 <__aeabi_dmul>
  405f5e:	f10a 0a01 	add.w	sl, sl, #1
  405f62:	4607      	mov	r7, r0
  405f64:	4688      	mov	r8, r1
  405f66:	106d      	asrs	r5, r5, #1
  405f68:	f106 0608 	add.w	r6, r6, #8
  405f6c:	d1ef      	bne.n	405f4e <_dtoa_r+0xbb6>
  405f6e:	e608      	b.n	405b82 <_dtoa_r+0x7ea>
  405f70:	6871      	ldr	r1, [r6, #4]
  405f72:	4620      	mov	r0, r4
  405f74:	f000 fd32 	bl	4069dc <_Balloc>
  405f78:	6933      	ldr	r3, [r6, #16]
  405f7a:	3302      	adds	r3, #2
  405f7c:	009a      	lsls	r2, r3, #2
  405f7e:	4605      	mov	r5, r0
  405f80:	f106 010c 	add.w	r1, r6, #12
  405f84:	300c      	adds	r0, #12
  405f86:	f000 fc8b 	bl	4068a0 <memcpy>
  405f8a:	4629      	mov	r1, r5
  405f8c:	2201      	movs	r2, #1
  405f8e:	4620      	mov	r0, r4
  405f90:	f000 fed0 	bl	406d34 <__lshift>
  405f94:	9006      	str	r0, [sp, #24]
  405f96:	e4b5      	b.n	405904 <_dtoa_r+0x56c>
  405f98:	2b39      	cmp	r3, #57	; 0x39
  405f9a:	f8cd b018 	str.w	fp, [sp, #24]
  405f9e:	46d0      	mov	r8, sl
  405fa0:	f000 80a5 	beq.w	4060ee <_dtoa_r+0xd56>
  405fa4:	f103 0a01 	add.w	sl, r3, #1
  405fa8:	46b3      	mov	fp, r6
  405faa:	f887 a000 	strb.w	sl, [r7]
  405fae:	1c7d      	adds	r5, r7, #1
  405fb0:	9e06      	ldr	r6, [sp, #24]
  405fb2:	e571      	b.n	405a98 <_dtoa_r+0x700>
  405fb4:	465a      	mov	r2, fp
  405fb6:	46d0      	mov	r8, sl
  405fb8:	46b3      	mov	fp, r6
  405fba:	469a      	mov	sl, r3
  405fbc:	4616      	mov	r6, r2
  405fbe:	e54f      	b.n	405a60 <_dtoa_r+0x6c8>
  405fc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fc2:	495e      	ldr	r1, [pc, #376]	; (40613c <_dtoa_r+0xda4>)
  405fc4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405fc8:	462a      	mov	r2, r5
  405fca:	4633      	mov	r3, r6
  405fcc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405fd0:	f001 ff20 	bl	407e14 <__aeabi_dmul>
  405fd4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405fd8:	4638      	mov	r0, r7
  405fda:	4641      	mov	r1, r8
  405fdc:	f002 f9ca 	bl	408374 <__aeabi_d2iz>
  405fe0:	4605      	mov	r5, r0
  405fe2:	f001 feb1 	bl	407d48 <__aeabi_i2d>
  405fe6:	460b      	mov	r3, r1
  405fe8:	4602      	mov	r2, r0
  405fea:	4641      	mov	r1, r8
  405fec:	4638      	mov	r0, r7
  405fee:	f001 fd5d 	bl	407aac <__aeabi_dsub>
  405ff2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ff4:	460f      	mov	r7, r1
  405ff6:	9904      	ldr	r1, [sp, #16]
  405ff8:	3530      	adds	r5, #48	; 0x30
  405ffa:	2b01      	cmp	r3, #1
  405ffc:	700d      	strb	r5, [r1, #0]
  405ffe:	4606      	mov	r6, r0
  406000:	f101 0501 	add.w	r5, r1, #1
  406004:	d026      	beq.n	406054 <_dtoa_r+0xcbc>
  406006:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406008:	9a04      	ldr	r2, [sp, #16]
  40600a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406148 <_dtoa_r+0xdb0>
  40600e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406012:	4413      	add	r3, r2
  406014:	f04f 0a00 	mov.w	sl, #0
  406018:	4699      	mov	r9, r3
  40601a:	4652      	mov	r2, sl
  40601c:	465b      	mov	r3, fp
  40601e:	4630      	mov	r0, r6
  406020:	4639      	mov	r1, r7
  406022:	f001 fef7 	bl	407e14 <__aeabi_dmul>
  406026:	460f      	mov	r7, r1
  406028:	4606      	mov	r6, r0
  40602a:	f002 f9a3 	bl	408374 <__aeabi_d2iz>
  40602e:	4680      	mov	r8, r0
  406030:	f001 fe8a 	bl	407d48 <__aeabi_i2d>
  406034:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406038:	4602      	mov	r2, r0
  40603a:	460b      	mov	r3, r1
  40603c:	4630      	mov	r0, r6
  40603e:	4639      	mov	r1, r7
  406040:	f001 fd34 	bl	407aac <__aeabi_dsub>
  406044:	f805 8b01 	strb.w	r8, [r5], #1
  406048:	454d      	cmp	r5, r9
  40604a:	4606      	mov	r6, r0
  40604c:	460f      	mov	r7, r1
  40604e:	d1e4      	bne.n	40601a <_dtoa_r+0xc82>
  406050:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406054:	4b3b      	ldr	r3, [pc, #236]	; (406144 <_dtoa_r+0xdac>)
  406056:	2200      	movs	r2, #0
  406058:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40605c:	f001 fd28 	bl	407ab0 <__adddf3>
  406060:	4632      	mov	r2, r6
  406062:	463b      	mov	r3, r7
  406064:	f002 f948 	bl	4082f8 <__aeabi_dcmplt>
  406068:	2800      	cmp	r0, #0
  40606a:	d046      	beq.n	4060fa <_dtoa_r+0xd62>
  40606c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40606e:	9302      	str	r3, [sp, #8]
  406070:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406074:	f7ff bb43 	b.w	4056fe <_dtoa_r+0x366>
  406078:	f04f 0800 	mov.w	r8, #0
  40607c:	4646      	mov	r6, r8
  40607e:	e6a9      	b.n	405dd4 <_dtoa_r+0xa3c>
  406080:	9b08      	ldr	r3, [sp, #32]
  406082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406084:	1a9d      	subs	r5, r3, r2
  406086:	2300      	movs	r3, #0
  406088:	f7ff bb71 	b.w	40576e <_dtoa_r+0x3d6>
  40608c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40608e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406090:	9d08      	ldr	r5, [sp, #32]
  406092:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406096:	f7ff bb6a 	b.w	40576e <_dtoa_r+0x3d6>
  40609a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40609e:	f04f 0a02 	mov.w	sl, #2
  4060a2:	e56e      	b.n	405b82 <_dtoa_r+0x7ea>
  4060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060a6:	2b00      	cmp	r3, #0
  4060a8:	f43f aeb8 	beq.w	405e1c <_dtoa_r+0xa84>
  4060ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060ae:	2b00      	cmp	r3, #0
  4060b0:	f77f aede 	ble.w	405e70 <_dtoa_r+0xad8>
  4060b4:	2200      	movs	r2, #0
  4060b6:	4b24      	ldr	r3, [pc, #144]	; (406148 <_dtoa_r+0xdb0>)
  4060b8:	4638      	mov	r0, r7
  4060ba:	4641      	mov	r1, r8
  4060bc:	f001 feaa 	bl	407e14 <__aeabi_dmul>
  4060c0:	4607      	mov	r7, r0
  4060c2:	4688      	mov	r8, r1
  4060c4:	f10a 0001 	add.w	r0, sl, #1
  4060c8:	f001 fe3e 	bl	407d48 <__aeabi_i2d>
  4060cc:	463a      	mov	r2, r7
  4060ce:	4643      	mov	r3, r8
  4060d0:	f001 fea0 	bl	407e14 <__aeabi_dmul>
  4060d4:	2200      	movs	r2, #0
  4060d6:	4b17      	ldr	r3, [pc, #92]	; (406134 <_dtoa_r+0xd9c>)
  4060d8:	f001 fcea 	bl	407ab0 <__adddf3>
  4060dc:	9a02      	ldr	r2, [sp, #8]
  4060de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060e0:	9312      	str	r3, [sp, #72]	; 0x48
  4060e2:	3a01      	subs	r2, #1
  4060e4:	4605      	mov	r5, r0
  4060e6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4060ea:	9215      	str	r2, [sp, #84]	; 0x54
  4060ec:	e56a      	b.n	405bc4 <_dtoa_r+0x82c>
  4060ee:	2239      	movs	r2, #57	; 0x39
  4060f0:	46b3      	mov	fp, r6
  4060f2:	703a      	strb	r2, [r7, #0]
  4060f4:	9e06      	ldr	r6, [sp, #24]
  4060f6:	1c7d      	adds	r5, r7, #1
  4060f8:	e4c0      	b.n	405a7c <_dtoa_r+0x6e4>
  4060fa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4060fe:	2000      	movs	r0, #0
  406100:	4910      	ldr	r1, [pc, #64]	; (406144 <_dtoa_r+0xdac>)
  406102:	f001 fcd3 	bl	407aac <__aeabi_dsub>
  406106:	4632      	mov	r2, r6
  406108:	463b      	mov	r3, r7
  40610a:	f002 f913 	bl	408334 <__aeabi_dcmpgt>
  40610e:	b908      	cbnz	r0, 406114 <_dtoa_r+0xd7c>
  406110:	e6ae      	b.n	405e70 <_dtoa_r+0xad8>
  406112:	4615      	mov	r5, r2
  406114:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406118:	2b30      	cmp	r3, #48	; 0x30
  40611a:	f105 32ff 	add.w	r2, r5, #4294967295
  40611e:	d0f8      	beq.n	406112 <_dtoa_r+0xd7a>
  406120:	e5d7      	b.n	405cd2 <_dtoa_r+0x93a>
  406122:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406126:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406128:	9302      	str	r3, [sp, #8]
  40612a:	f7ff bae8 	b.w	4056fe <_dtoa_r+0x366>
  40612e:	970c      	str	r7, [sp, #48]	; 0x30
  406130:	f7ff bba5 	b.w	40587e <_dtoa_r+0x4e6>
  406134:	401c0000 	.word	0x401c0000
  406138:	40140000 	.word	0x40140000
  40613c:	004091c0 	.word	0x004091c0
  406140:	00409198 	.word	0x00409198
  406144:	3fe00000 	.word	0x3fe00000
  406148:	40240000 	.word	0x40240000
  40614c:	2b39      	cmp	r3, #57	; 0x39
  40614e:	f8cd b018 	str.w	fp, [sp, #24]
  406152:	46d0      	mov	r8, sl
  406154:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406158:	469a      	mov	sl, r3
  40615a:	d0c8      	beq.n	4060ee <_dtoa_r+0xd56>
  40615c:	f1bb 0f00 	cmp.w	fp, #0
  406160:	f73f aebf 	bgt.w	405ee2 <_dtoa_r+0xb4a>
  406164:	e6bf      	b.n	405ee6 <_dtoa_r+0xb4e>
  406166:	f47f aebe 	bne.w	405ee6 <_dtoa_r+0xb4e>
  40616a:	f01a 0f01 	tst.w	sl, #1
  40616e:	f43f aeba 	beq.w	405ee6 <_dtoa_r+0xb4e>
  406172:	e6b2      	b.n	405eda <_dtoa_r+0xb42>
  406174:	f04f 0800 	mov.w	r8, #0
  406178:	4646      	mov	r6, r8
  40617a:	e5e9      	b.n	405d50 <_dtoa_r+0x9b8>
  40617c:	4631      	mov	r1, r6
  40617e:	2300      	movs	r3, #0
  406180:	220a      	movs	r2, #10
  406182:	4620      	mov	r0, r4
  406184:	f000 fc5a 	bl	406a3c <__multadd>
  406188:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40618a:	2b00      	cmp	r3, #0
  40618c:	4606      	mov	r6, r0
  40618e:	dd0a      	ble.n	4061a6 <_dtoa_r+0xe0e>
  406190:	930a      	str	r3, [sp, #40]	; 0x28
  406192:	f7ff bbaa 	b.w	4058ea <_dtoa_r+0x552>
  406196:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406198:	2b02      	cmp	r3, #2
  40619a:	dc23      	bgt.n	4061e4 <_dtoa_r+0xe4c>
  40619c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40619e:	e43b      	b.n	405a18 <_dtoa_r+0x680>
  4061a0:	f04f 0a02 	mov.w	sl, #2
  4061a4:	e4ed      	b.n	405b82 <_dtoa_r+0x7ea>
  4061a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061a8:	2b02      	cmp	r3, #2
  4061aa:	dc1b      	bgt.n	4061e4 <_dtoa_r+0xe4c>
  4061ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061ae:	e7ef      	b.n	406190 <_dtoa_r+0xdf8>
  4061b0:	2500      	movs	r5, #0
  4061b2:	6465      	str	r5, [r4, #68]	; 0x44
  4061b4:	4629      	mov	r1, r5
  4061b6:	4620      	mov	r0, r4
  4061b8:	f000 fc10 	bl	4069dc <_Balloc>
  4061bc:	f04f 33ff 	mov.w	r3, #4294967295
  4061c0:	930a      	str	r3, [sp, #40]	; 0x28
  4061c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4061c4:	2301      	movs	r3, #1
  4061c6:	9004      	str	r0, [sp, #16]
  4061c8:	9525      	str	r5, [sp, #148]	; 0x94
  4061ca:	6420      	str	r0, [r4, #64]	; 0x40
  4061cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4061ce:	f7ff b9dd 	b.w	40558c <_dtoa_r+0x1f4>
  4061d2:	2501      	movs	r5, #1
  4061d4:	f7ff b9a5 	b.w	405522 <_dtoa_r+0x18a>
  4061d8:	f43f ab69 	beq.w	4058ae <_dtoa_r+0x516>
  4061dc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4061e0:	f7ff bbf9 	b.w	4059d6 <_dtoa_r+0x63e>
  4061e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061e6:	930a      	str	r3, [sp, #40]	; 0x28
  4061e8:	e5e5      	b.n	405db6 <_dtoa_r+0xa1e>
  4061ea:	bf00      	nop

004061ec <__libc_fini_array>:
  4061ec:	b538      	push	{r3, r4, r5, lr}
  4061ee:	4c0a      	ldr	r4, [pc, #40]	; (406218 <__libc_fini_array+0x2c>)
  4061f0:	4d0a      	ldr	r5, [pc, #40]	; (40621c <__libc_fini_array+0x30>)
  4061f2:	1b64      	subs	r4, r4, r5
  4061f4:	10a4      	asrs	r4, r4, #2
  4061f6:	d00a      	beq.n	40620e <__libc_fini_array+0x22>
  4061f8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4061fc:	3b01      	subs	r3, #1
  4061fe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406202:	3c01      	subs	r4, #1
  406204:	f855 3904 	ldr.w	r3, [r5], #-4
  406208:	4798      	blx	r3
  40620a:	2c00      	cmp	r4, #0
  40620c:	d1f9      	bne.n	406202 <__libc_fini_array+0x16>
  40620e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406212:	f003 b8d3 	b.w	4093bc <_fini>
  406216:	bf00      	nop
  406218:	004093cc 	.word	0x004093cc
  40621c:	004093c8 	.word	0x004093c8

00406220 <_localeconv_r>:
  406220:	4a04      	ldr	r2, [pc, #16]	; (406234 <_localeconv_r+0x14>)
  406222:	4b05      	ldr	r3, [pc, #20]	; (406238 <_localeconv_r+0x18>)
  406224:	6812      	ldr	r2, [r2, #0]
  406226:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406228:	2800      	cmp	r0, #0
  40622a:	bf08      	it	eq
  40622c:	4618      	moveq	r0, r3
  40622e:	30f0      	adds	r0, #240	; 0xf0
  406230:	4770      	bx	lr
  406232:	bf00      	nop
  406234:	20000010 	.word	0x20000010
  406238:	20000850 	.word	0x20000850

0040623c <_malloc_r>:
  40623c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406240:	f101 060b 	add.w	r6, r1, #11
  406244:	2e16      	cmp	r6, #22
  406246:	b083      	sub	sp, #12
  406248:	4605      	mov	r5, r0
  40624a:	f240 809e 	bls.w	40638a <_malloc_r+0x14e>
  40624e:	f036 0607 	bics.w	r6, r6, #7
  406252:	f100 80bd 	bmi.w	4063d0 <_malloc_r+0x194>
  406256:	42b1      	cmp	r1, r6
  406258:	f200 80ba 	bhi.w	4063d0 <_malloc_r+0x194>
  40625c:	f000 fbba 	bl	4069d4 <__malloc_lock>
  406260:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406264:	f0c0 8293 	bcc.w	40678e <_malloc_r+0x552>
  406268:	0a73      	lsrs	r3, r6, #9
  40626a:	f000 80b8 	beq.w	4063de <_malloc_r+0x1a2>
  40626e:	2b04      	cmp	r3, #4
  406270:	f200 8179 	bhi.w	406566 <_malloc_r+0x32a>
  406274:	09b3      	lsrs	r3, r6, #6
  406276:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40627a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40627e:	00c3      	lsls	r3, r0, #3
  406280:	4fbf      	ldr	r7, [pc, #764]	; (406580 <_malloc_r+0x344>)
  406282:	443b      	add	r3, r7
  406284:	f1a3 0108 	sub.w	r1, r3, #8
  406288:	685c      	ldr	r4, [r3, #4]
  40628a:	42a1      	cmp	r1, r4
  40628c:	d106      	bne.n	40629c <_malloc_r+0x60>
  40628e:	e00c      	b.n	4062aa <_malloc_r+0x6e>
  406290:	2a00      	cmp	r2, #0
  406292:	f280 80aa 	bge.w	4063ea <_malloc_r+0x1ae>
  406296:	68e4      	ldr	r4, [r4, #12]
  406298:	42a1      	cmp	r1, r4
  40629a:	d006      	beq.n	4062aa <_malloc_r+0x6e>
  40629c:	6863      	ldr	r3, [r4, #4]
  40629e:	f023 0303 	bic.w	r3, r3, #3
  4062a2:	1b9a      	subs	r2, r3, r6
  4062a4:	2a0f      	cmp	r2, #15
  4062a6:	ddf3      	ble.n	406290 <_malloc_r+0x54>
  4062a8:	4670      	mov	r0, lr
  4062aa:	693c      	ldr	r4, [r7, #16]
  4062ac:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406594 <_malloc_r+0x358>
  4062b0:	4574      	cmp	r4, lr
  4062b2:	f000 81ab 	beq.w	40660c <_malloc_r+0x3d0>
  4062b6:	6863      	ldr	r3, [r4, #4]
  4062b8:	f023 0303 	bic.w	r3, r3, #3
  4062bc:	1b9a      	subs	r2, r3, r6
  4062be:	2a0f      	cmp	r2, #15
  4062c0:	f300 8190 	bgt.w	4065e4 <_malloc_r+0x3a8>
  4062c4:	2a00      	cmp	r2, #0
  4062c6:	f8c7 e014 	str.w	lr, [r7, #20]
  4062ca:	f8c7 e010 	str.w	lr, [r7, #16]
  4062ce:	f280 809d 	bge.w	40640c <_malloc_r+0x1d0>
  4062d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4062d6:	f080 8161 	bcs.w	40659c <_malloc_r+0x360>
  4062da:	08db      	lsrs	r3, r3, #3
  4062dc:	f103 0c01 	add.w	ip, r3, #1
  4062e0:	1099      	asrs	r1, r3, #2
  4062e2:	687a      	ldr	r2, [r7, #4]
  4062e4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4062e8:	f8c4 8008 	str.w	r8, [r4, #8]
  4062ec:	2301      	movs	r3, #1
  4062ee:	408b      	lsls	r3, r1
  4062f0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4062f4:	4313      	orrs	r3, r2
  4062f6:	3908      	subs	r1, #8
  4062f8:	60e1      	str	r1, [r4, #12]
  4062fa:	607b      	str	r3, [r7, #4]
  4062fc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406300:	f8c8 400c 	str.w	r4, [r8, #12]
  406304:	1082      	asrs	r2, r0, #2
  406306:	2401      	movs	r4, #1
  406308:	4094      	lsls	r4, r2
  40630a:	429c      	cmp	r4, r3
  40630c:	f200 808b 	bhi.w	406426 <_malloc_r+0x1ea>
  406310:	421c      	tst	r4, r3
  406312:	d106      	bne.n	406322 <_malloc_r+0xe6>
  406314:	f020 0003 	bic.w	r0, r0, #3
  406318:	0064      	lsls	r4, r4, #1
  40631a:	421c      	tst	r4, r3
  40631c:	f100 0004 	add.w	r0, r0, #4
  406320:	d0fa      	beq.n	406318 <_malloc_r+0xdc>
  406322:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406326:	46cc      	mov	ip, r9
  406328:	4680      	mov	r8, r0
  40632a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40632e:	459c      	cmp	ip, r3
  406330:	d107      	bne.n	406342 <_malloc_r+0x106>
  406332:	e16d      	b.n	406610 <_malloc_r+0x3d4>
  406334:	2a00      	cmp	r2, #0
  406336:	f280 817b 	bge.w	406630 <_malloc_r+0x3f4>
  40633a:	68db      	ldr	r3, [r3, #12]
  40633c:	459c      	cmp	ip, r3
  40633e:	f000 8167 	beq.w	406610 <_malloc_r+0x3d4>
  406342:	6859      	ldr	r1, [r3, #4]
  406344:	f021 0103 	bic.w	r1, r1, #3
  406348:	1b8a      	subs	r2, r1, r6
  40634a:	2a0f      	cmp	r2, #15
  40634c:	ddf2      	ble.n	406334 <_malloc_r+0xf8>
  40634e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406352:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406356:	9300      	str	r3, [sp, #0]
  406358:	199c      	adds	r4, r3, r6
  40635a:	4628      	mov	r0, r5
  40635c:	f046 0601 	orr.w	r6, r6, #1
  406360:	f042 0501 	orr.w	r5, r2, #1
  406364:	605e      	str	r6, [r3, #4]
  406366:	f8c8 c00c 	str.w	ip, [r8, #12]
  40636a:	f8cc 8008 	str.w	r8, [ip, #8]
  40636e:	617c      	str	r4, [r7, #20]
  406370:	613c      	str	r4, [r7, #16]
  406372:	f8c4 e00c 	str.w	lr, [r4, #12]
  406376:	f8c4 e008 	str.w	lr, [r4, #8]
  40637a:	6065      	str	r5, [r4, #4]
  40637c:	505a      	str	r2, [r3, r1]
  40637e:	f000 fb2b 	bl	4069d8 <__malloc_unlock>
  406382:	9b00      	ldr	r3, [sp, #0]
  406384:	f103 0408 	add.w	r4, r3, #8
  406388:	e01e      	b.n	4063c8 <_malloc_r+0x18c>
  40638a:	2910      	cmp	r1, #16
  40638c:	d820      	bhi.n	4063d0 <_malloc_r+0x194>
  40638e:	f000 fb21 	bl	4069d4 <__malloc_lock>
  406392:	2610      	movs	r6, #16
  406394:	2318      	movs	r3, #24
  406396:	2002      	movs	r0, #2
  406398:	4f79      	ldr	r7, [pc, #484]	; (406580 <_malloc_r+0x344>)
  40639a:	443b      	add	r3, r7
  40639c:	f1a3 0208 	sub.w	r2, r3, #8
  4063a0:	685c      	ldr	r4, [r3, #4]
  4063a2:	4294      	cmp	r4, r2
  4063a4:	f000 813d 	beq.w	406622 <_malloc_r+0x3e6>
  4063a8:	6863      	ldr	r3, [r4, #4]
  4063aa:	68e1      	ldr	r1, [r4, #12]
  4063ac:	68a6      	ldr	r6, [r4, #8]
  4063ae:	f023 0303 	bic.w	r3, r3, #3
  4063b2:	4423      	add	r3, r4
  4063b4:	4628      	mov	r0, r5
  4063b6:	685a      	ldr	r2, [r3, #4]
  4063b8:	60f1      	str	r1, [r6, #12]
  4063ba:	f042 0201 	orr.w	r2, r2, #1
  4063be:	608e      	str	r6, [r1, #8]
  4063c0:	605a      	str	r2, [r3, #4]
  4063c2:	f000 fb09 	bl	4069d8 <__malloc_unlock>
  4063c6:	3408      	adds	r4, #8
  4063c8:	4620      	mov	r0, r4
  4063ca:	b003      	add	sp, #12
  4063cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063d0:	2400      	movs	r4, #0
  4063d2:	230c      	movs	r3, #12
  4063d4:	4620      	mov	r0, r4
  4063d6:	602b      	str	r3, [r5, #0]
  4063d8:	b003      	add	sp, #12
  4063da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063de:	2040      	movs	r0, #64	; 0x40
  4063e0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4063e4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4063e8:	e74a      	b.n	406280 <_malloc_r+0x44>
  4063ea:	4423      	add	r3, r4
  4063ec:	68e1      	ldr	r1, [r4, #12]
  4063ee:	685a      	ldr	r2, [r3, #4]
  4063f0:	68a6      	ldr	r6, [r4, #8]
  4063f2:	f042 0201 	orr.w	r2, r2, #1
  4063f6:	60f1      	str	r1, [r6, #12]
  4063f8:	4628      	mov	r0, r5
  4063fa:	608e      	str	r6, [r1, #8]
  4063fc:	605a      	str	r2, [r3, #4]
  4063fe:	f000 faeb 	bl	4069d8 <__malloc_unlock>
  406402:	3408      	adds	r4, #8
  406404:	4620      	mov	r0, r4
  406406:	b003      	add	sp, #12
  406408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40640c:	4423      	add	r3, r4
  40640e:	4628      	mov	r0, r5
  406410:	685a      	ldr	r2, [r3, #4]
  406412:	f042 0201 	orr.w	r2, r2, #1
  406416:	605a      	str	r2, [r3, #4]
  406418:	f000 fade 	bl	4069d8 <__malloc_unlock>
  40641c:	3408      	adds	r4, #8
  40641e:	4620      	mov	r0, r4
  406420:	b003      	add	sp, #12
  406422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406426:	68bc      	ldr	r4, [r7, #8]
  406428:	6863      	ldr	r3, [r4, #4]
  40642a:	f023 0803 	bic.w	r8, r3, #3
  40642e:	45b0      	cmp	r8, r6
  406430:	d304      	bcc.n	40643c <_malloc_r+0x200>
  406432:	eba8 0306 	sub.w	r3, r8, r6
  406436:	2b0f      	cmp	r3, #15
  406438:	f300 8085 	bgt.w	406546 <_malloc_r+0x30a>
  40643c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406598 <_malloc_r+0x35c>
  406440:	4b50      	ldr	r3, [pc, #320]	; (406584 <_malloc_r+0x348>)
  406442:	f8d9 2000 	ldr.w	r2, [r9]
  406446:	681b      	ldr	r3, [r3, #0]
  406448:	3201      	adds	r2, #1
  40644a:	4433      	add	r3, r6
  40644c:	eb04 0a08 	add.w	sl, r4, r8
  406450:	f000 8155 	beq.w	4066fe <_malloc_r+0x4c2>
  406454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406458:	330f      	adds	r3, #15
  40645a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40645e:	f02b 0b0f 	bic.w	fp, fp, #15
  406462:	4659      	mov	r1, fp
  406464:	4628      	mov	r0, r5
  406466:	f000 fdb3 	bl	406fd0 <_sbrk_r>
  40646a:	1c41      	adds	r1, r0, #1
  40646c:	4602      	mov	r2, r0
  40646e:	f000 80fc 	beq.w	40666a <_malloc_r+0x42e>
  406472:	4582      	cmp	sl, r0
  406474:	f200 80f7 	bhi.w	406666 <_malloc_r+0x42a>
  406478:	4b43      	ldr	r3, [pc, #268]	; (406588 <_malloc_r+0x34c>)
  40647a:	6819      	ldr	r1, [r3, #0]
  40647c:	4459      	add	r1, fp
  40647e:	6019      	str	r1, [r3, #0]
  406480:	f000 814d 	beq.w	40671e <_malloc_r+0x4e2>
  406484:	f8d9 0000 	ldr.w	r0, [r9]
  406488:	3001      	adds	r0, #1
  40648a:	bf1b      	ittet	ne
  40648c:	eba2 0a0a 	subne.w	sl, r2, sl
  406490:	4451      	addne	r1, sl
  406492:	f8c9 2000 	streq.w	r2, [r9]
  406496:	6019      	strne	r1, [r3, #0]
  406498:	f012 0107 	ands.w	r1, r2, #7
  40649c:	f000 8115 	beq.w	4066ca <_malloc_r+0x48e>
  4064a0:	f1c1 0008 	rsb	r0, r1, #8
  4064a4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4064a8:	4402      	add	r2, r0
  4064aa:	3108      	adds	r1, #8
  4064ac:	eb02 090b 	add.w	r9, r2, fp
  4064b0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4064b4:	eba1 0909 	sub.w	r9, r1, r9
  4064b8:	4649      	mov	r1, r9
  4064ba:	4628      	mov	r0, r5
  4064bc:	9301      	str	r3, [sp, #4]
  4064be:	9200      	str	r2, [sp, #0]
  4064c0:	f000 fd86 	bl	406fd0 <_sbrk_r>
  4064c4:	1c43      	adds	r3, r0, #1
  4064c6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4064ca:	f000 8143 	beq.w	406754 <_malloc_r+0x518>
  4064ce:	1a80      	subs	r0, r0, r2
  4064d0:	4448      	add	r0, r9
  4064d2:	f040 0001 	orr.w	r0, r0, #1
  4064d6:	6819      	ldr	r1, [r3, #0]
  4064d8:	60ba      	str	r2, [r7, #8]
  4064da:	4449      	add	r1, r9
  4064dc:	42bc      	cmp	r4, r7
  4064de:	6050      	str	r0, [r2, #4]
  4064e0:	6019      	str	r1, [r3, #0]
  4064e2:	d017      	beq.n	406514 <_malloc_r+0x2d8>
  4064e4:	f1b8 0f0f 	cmp.w	r8, #15
  4064e8:	f240 80fb 	bls.w	4066e2 <_malloc_r+0x4a6>
  4064ec:	6860      	ldr	r0, [r4, #4]
  4064ee:	f1a8 020c 	sub.w	r2, r8, #12
  4064f2:	f022 0207 	bic.w	r2, r2, #7
  4064f6:	eb04 0e02 	add.w	lr, r4, r2
  4064fa:	f000 0001 	and.w	r0, r0, #1
  4064fe:	f04f 0c05 	mov.w	ip, #5
  406502:	4310      	orrs	r0, r2
  406504:	2a0f      	cmp	r2, #15
  406506:	6060      	str	r0, [r4, #4]
  406508:	f8ce c004 	str.w	ip, [lr, #4]
  40650c:	f8ce c008 	str.w	ip, [lr, #8]
  406510:	f200 8117 	bhi.w	406742 <_malloc_r+0x506>
  406514:	4b1d      	ldr	r3, [pc, #116]	; (40658c <_malloc_r+0x350>)
  406516:	68bc      	ldr	r4, [r7, #8]
  406518:	681a      	ldr	r2, [r3, #0]
  40651a:	4291      	cmp	r1, r2
  40651c:	bf88      	it	hi
  40651e:	6019      	strhi	r1, [r3, #0]
  406520:	4b1b      	ldr	r3, [pc, #108]	; (406590 <_malloc_r+0x354>)
  406522:	681a      	ldr	r2, [r3, #0]
  406524:	4291      	cmp	r1, r2
  406526:	6862      	ldr	r2, [r4, #4]
  406528:	bf88      	it	hi
  40652a:	6019      	strhi	r1, [r3, #0]
  40652c:	f022 0203 	bic.w	r2, r2, #3
  406530:	4296      	cmp	r6, r2
  406532:	eba2 0306 	sub.w	r3, r2, r6
  406536:	d801      	bhi.n	40653c <_malloc_r+0x300>
  406538:	2b0f      	cmp	r3, #15
  40653a:	dc04      	bgt.n	406546 <_malloc_r+0x30a>
  40653c:	4628      	mov	r0, r5
  40653e:	f000 fa4b 	bl	4069d8 <__malloc_unlock>
  406542:	2400      	movs	r4, #0
  406544:	e740      	b.n	4063c8 <_malloc_r+0x18c>
  406546:	19a2      	adds	r2, r4, r6
  406548:	f043 0301 	orr.w	r3, r3, #1
  40654c:	f046 0601 	orr.w	r6, r6, #1
  406550:	6066      	str	r6, [r4, #4]
  406552:	4628      	mov	r0, r5
  406554:	60ba      	str	r2, [r7, #8]
  406556:	6053      	str	r3, [r2, #4]
  406558:	f000 fa3e 	bl	4069d8 <__malloc_unlock>
  40655c:	3408      	adds	r4, #8
  40655e:	4620      	mov	r0, r4
  406560:	b003      	add	sp, #12
  406562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406566:	2b14      	cmp	r3, #20
  406568:	d971      	bls.n	40664e <_malloc_r+0x412>
  40656a:	2b54      	cmp	r3, #84	; 0x54
  40656c:	f200 80a3 	bhi.w	4066b6 <_malloc_r+0x47a>
  406570:	0b33      	lsrs	r3, r6, #12
  406572:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406576:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40657a:	00c3      	lsls	r3, r0, #3
  40657c:	e680      	b.n	406280 <_malloc_r+0x44>
  40657e:	bf00      	nop
  406580:	20000440 	.word	0x20000440
  406584:	20000ab0 	.word	0x20000ab0
  406588:	20000a80 	.word	0x20000a80
  40658c:	20000aa8 	.word	0x20000aa8
  406590:	20000aac 	.word	0x20000aac
  406594:	20000448 	.word	0x20000448
  406598:	20000848 	.word	0x20000848
  40659c:	0a5a      	lsrs	r2, r3, #9
  40659e:	2a04      	cmp	r2, #4
  4065a0:	d95b      	bls.n	40665a <_malloc_r+0x41e>
  4065a2:	2a14      	cmp	r2, #20
  4065a4:	f200 80ae 	bhi.w	406704 <_malloc_r+0x4c8>
  4065a8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4065ac:	00c9      	lsls	r1, r1, #3
  4065ae:	325b      	adds	r2, #91	; 0x5b
  4065b0:	eb07 0c01 	add.w	ip, r7, r1
  4065b4:	5879      	ldr	r1, [r7, r1]
  4065b6:	f1ac 0c08 	sub.w	ip, ip, #8
  4065ba:	458c      	cmp	ip, r1
  4065bc:	f000 8088 	beq.w	4066d0 <_malloc_r+0x494>
  4065c0:	684a      	ldr	r2, [r1, #4]
  4065c2:	f022 0203 	bic.w	r2, r2, #3
  4065c6:	4293      	cmp	r3, r2
  4065c8:	d273      	bcs.n	4066b2 <_malloc_r+0x476>
  4065ca:	6889      	ldr	r1, [r1, #8]
  4065cc:	458c      	cmp	ip, r1
  4065ce:	d1f7      	bne.n	4065c0 <_malloc_r+0x384>
  4065d0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4065d4:	687b      	ldr	r3, [r7, #4]
  4065d6:	60e2      	str	r2, [r4, #12]
  4065d8:	f8c4 c008 	str.w	ip, [r4, #8]
  4065dc:	6094      	str	r4, [r2, #8]
  4065de:	f8cc 400c 	str.w	r4, [ip, #12]
  4065e2:	e68f      	b.n	406304 <_malloc_r+0xc8>
  4065e4:	19a1      	adds	r1, r4, r6
  4065e6:	f046 0c01 	orr.w	ip, r6, #1
  4065ea:	f042 0601 	orr.w	r6, r2, #1
  4065ee:	f8c4 c004 	str.w	ip, [r4, #4]
  4065f2:	4628      	mov	r0, r5
  4065f4:	6179      	str	r1, [r7, #20]
  4065f6:	6139      	str	r1, [r7, #16]
  4065f8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4065fc:	f8c1 e008 	str.w	lr, [r1, #8]
  406600:	604e      	str	r6, [r1, #4]
  406602:	50e2      	str	r2, [r4, r3]
  406604:	f000 f9e8 	bl	4069d8 <__malloc_unlock>
  406608:	3408      	adds	r4, #8
  40660a:	e6dd      	b.n	4063c8 <_malloc_r+0x18c>
  40660c:	687b      	ldr	r3, [r7, #4]
  40660e:	e679      	b.n	406304 <_malloc_r+0xc8>
  406610:	f108 0801 	add.w	r8, r8, #1
  406614:	f018 0f03 	tst.w	r8, #3
  406618:	f10c 0c08 	add.w	ip, ip, #8
  40661c:	f47f ae85 	bne.w	40632a <_malloc_r+0xee>
  406620:	e02d      	b.n	40667e <_malloc_r+0x442>
  406622:	68dc      	ldr	r4, [r3, #12]
  406624:	42a3      	cmp	r3, r4
  406626:	bf08      	it	eq
  406628:	3002      	addeq	r0, #2
  40662a:	f43f ae3e 	beq.w	4062aa <_malloc_r+0x6e>
  40662e:	e6bb      	b.n	4063a8 <_malloc_r+0x16c>
  406630:	4419      	add	r1, r3
  406632:	461c      	mov	r4, r3
  406634:	684a      	ldr	r2, [r1, #4]
  406636:	68db      	ldr	r3, [r3, #12]
  406638:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40663c:	f042 0201 	orr.w	r2, r2, #1
  406640:	604a      	str	r2, [r1, #4]
  406642:	4628      	mov	r0, r5
  406644:	60f3      	str	r3, [r6, #12]
  406646:	609e      	str	r6, [r3, #8]
  406648:	f000 f9c6 	bl	4069d8 <__malloc_unlock>
  40664c:	e6bc      	b.n	4063c8 <_malloc_r+0x18c>
  40664e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406652:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406656:	00c3      	lsls	r3, r0, #3
  406658:	e612      	b.n	406280 <_malloc_r+0x44>
  40665a:	099a      	lsrs	r2, r3, #6
  40665c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406660:	00c9      	lsls	r1, r1, #3
  406662:	3238      	adds	r2, #56	; 0x38
  406664:	e7a4      	b.n	4065b0 <_malloc_r+0x374>
  406666:	42bc      	cmp	r4, r7
  406668:	d054      	beq.n	406714 <_malloc_r+0x4d8>
  40666a:	68bc      	ldr	r4, [r7, #8]
  40666c:	6862      	ldr	r2, [r4, #4]
  40666e:	f022 0203 	bic.w	r2, r2, #3
  406672:	e75d      	b.n	406530 <_malloc_r+0x2f4>
  406674:	f859 3908 	ldr.w	r3, [r9], #-8
  406678:	4599      	cmp	r9, r3
  40667a:	f040 8086 	bne.w	40678a <_malloc_r+0x54e>
  40667e:	f010 0f03 	tst.w	r0, #3
  406682:	f100 30ff 	add.w	r0, r0, #4294967295
  406686:	d1f5      	bne.n	406674 <_malloc_r+0x438>
  406688:	687b      	ldr	r3, [r7, #4]
  40668a:	ea23 0304 	bic.w	r3, r3, r4
  40668e:	607b      	str	r3, [r7, #4]
  406690:	0064      	lsls	r4, r4, #1
  406692:	429c      	cmp	r4, r3
  406694:	f63f aec7 	bhi.w	406426 <_malloc_r+0x1ea>
  406698:	2c00      	cmp	r4, #0
  40669a:	f43f aec4 	beq.w	406426 <_malloc_r+0x1ea>
  40669e:	421c      	tst	r4, r3
  4066a0:	4640      	mov	r0, r8
  4066a2:	f47f ae3e 	bne.w	406322 <_malloc_r+0xe6>
  4066a6:	0064      	lsls	r4, r4, #1
  4066a8:	421c      	tst	r4, r3
  4066aa:	f100 0004 	add.w	r0, r0, #4
  4066ae:	d0fa      	beq.n	4066a6 <_malloc_r+0x46a>
  4066b0:	e637      	b.n	406322 <_malloc_r+0xe6>
  4066b2:	468c      	mov	ip, r1
  4066b4:	e78c      	b.n	4065d0 <_malloc_r+0x394>
  4066b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4066ba:	d815      	bhi.n	4066e8 <_malloc_r+0x4ac>
  4066bc:	0bf3      	lsrs	r3, r6, #15
  4066be:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4066c2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4066c6:	00c3      	lsls	r3, r0, #3
  4066c8:	e5da      	b.n	406280 <_malloc_r+0x44>
  4066ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4066ce:	e6ed      	b.n	4064ac <_malloc_r+0x270>
  4066d0:	687b      	ldr	r3, [r7, #4]
  4066d2:	1092      	asrs	r2, r2, #2
  4066d4:	2101      	movs	r1, #1
  4066d6:	fa01 f202 	lsl.w	r2, r1, r2
  4066da:	4313      	orrs	r3, r2
  4066dc:	607b      	str	r3, [r7, #4]
  4066de:	4662      	mov	r2, ip
  4066e0:	e779      	b.n	4065d6 <_malloc_r+0x39a>
  4066e2:	2301      	movs	r3, #1
  4066e4:	6053      	str	r3, [r2, #4]
  4066e6:	e729      	b.n	40653c <_malloc_r+0x300>
  4066e8:	f240 5254 	movw	r2, #1364	; 0x554
  4066ec:	4293      	cmp	r3, r2
  4066ee:	d822      	bhi.n	406736 <_malloc_r+0x4fa>
  4066f0:	0cb3      	lsrs	r3, r6, #18
  4066f2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4066f6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4066fa:	00c3      	lsls	r3, r0, #3
  4066fc:	e5c0      	b.n	406280 <_malloc_r+0x44>
  4066fe:	f103 0b10 	add.w	fp, r3, #16
  406702:	e6ae      	b.n	406462 <_malloc_r+0x226>
  406704:	2a54      	cmp	r2, #84	; 0x54
  406706:	d829      	bhi.n	40675c <_malloc_r+0x520>
  406708:	0b1a      	lsrs	r2, r3, #12
  40670a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40670e:	00c9      	lsls	r1, r1, #3
  406710:	326e      	adds	r2, #110	; 0x6e
  406712:	e74d      	b.n	4065b0 <_malloc_r+0x374>
  406714:	4b20      	ldr	r3, [pc, #128]	; (406798 <_malloc_r+0x55c>)
  406716:	6819      	ldr	r1, [r3, #0]
  406718:	4459      	add	r1, fp
  40671a:	6019      	str	r1, [r3, #0]
  40671c:	e6b2      	b.n	406484 <_malloc_r+0x248>
  40671e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406722:	2800      	cmp	r0, #0
  406724:	f47f aeae 	bne.w	406484 <_malloc_r+0x248>
  406728:	eb08 030b 	add.w	r3, r8, fp
  40672c:	68ba      	ldr	r2, [r7, #8]
  40672e:	f043 0301 	orr.w	r3, r3, #1
  406732:	6053      	str	r3, [r2, #4]
  406734:	e6ee      	b.n	406514 <_malloc_r+0x2d8>
  406736:	207f      	movs	r0, #127	; 0x7f
  406738:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40673c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406740:	e59e      	b.n	406280 <_malloc_r+0x44>
  406742:	f104 0108 	add.w	r1, r4, #8
  406746:	4628      	mov	r0, r5
  406748:	9300      	str	r3, [sp, #0]
  40674a:	f000 fe97 	bl	40747c <_free_r>
  40674e:	9b00      	ldr	r3, [sp, #0]
  406750:	6819      	ldr	r1, [r3, #0]
  406752:	e6df      	b.n	406514 <_malloc_r+0x2d8>
  406754:	2001      	movs	r0, #1
  406756:	f04f 0900 	mov.w	r9, #0
  40675a:	e6bc      	b.n	4064d6 <_malloc_r+0x29a>
  40675c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406760:	d805      	bhi.n	40676e <_malloc_r+0x532>
  406762:	0bda      	lsrs	r2, r3, #15
  406764:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406768:	00c9      	lsls	r1, r1, #3
  40676a:	3277      	adds	r2, #119	; 0x77
  40676c:	e720      	b.n	4065b0 <_malloc_r+0x374>
  40676e:	f240 5154 	movw	r1, #1364	; 0x554
  406772:	428a      	cmp	r2, r1
  406774:	d805      	bhi.n	406782 <_malloc_r+0x546>
  406776:	0c9a      	lsrs	r2, r3, #18
  406778:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40677c:	00c9      	lsls	r1, r1, #3
  40677e:	327c      	adds	r2, #124	; 0x7c
  406780:	e716      	b.n	4065b0 <_malloc_r+0x374>
  406782:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406786:	227e      	movs	r2, #126	; 0x7e
  406788:	e712      	b.n	4065b0 <_malloc_r+0x374>
  40678a:	687b      	ldr	r3, [r7, #4]
  40678c:	e780      	b.n	406690 <_malloc_r+0x454>
  40678e:	08f0      	lsrs	r0, r6, #3
  406790:	f106 0308 	add.w	r3, r6, #8
  406794:	e600      	b.n	406398 <_malloc_r+0x15c>
  406796:	bf00      	nop
  406798:	20000a80 	.word	0x20000a80
  40679c:	00000000 	.word	0x00000000

004067a0 <memchr>:
  4067a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4067a4:	2a10      	cmp	r2, #16
  4067a6:	db2b      	blt.n	406800 <memchr+0x60>
  4067a8:	f010 0f07 	tst.w	r0, #7
  4067ac:	d008      	beq.n	4067c0 <memchr+0x20>
  4067ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4067b2:	3a01      	subs	r2, #1
  4067b4:	428b      	cmp	r3, r1
  4067b6:	d02d      	beq.n	406814 <memchr+0x74>
  4067b8:	f010 0f07 	tst.w	r0, #7
  4067bc:	b342      	cbz	r2, 406810 <memchr+0x70>
  4067be:	d1f6      	bne.n	4067ae <memchr+0xe>
  4067c0:	b4f0      	push	{r4, r5, r6, r7}
  4067c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4067c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4067ca:	f022 0407 	bic.w	r4, r2, #7
  4067ce:	f07f 0700 	mvns.w	r7, #0
  4067d2:	2300      	movs	r3, #0
  4067d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4067d8:	3c08      	subs	r4, #8
  4067da:	ea85 0501 	eor.w	r5, r5, r1
  4067de:	ea86 0601 	eor.w	r6, r6, r1
  4067e2:	fa85 f547 	uadd8	r5, r5, r7
  4067e6:	faa3 f587 	sel	r5, r3, r7
  4067ea:	fa86 f647 	uadd8	r6, r6, r7
  4067ee:	faa5 f687 	sel	r6, r5, r7
  4067f2:	b98e      	cbnz	r6, 406818 <memchr+0x78>
  4067f4:	d1ee      	bne.n	4067d4 <memchr+0x34>
  4067f6:	bcf0      	pop	{r4, r5, r6, r7}
  4067f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4067fc:	f002 0207 	and.w	r2, r2, #7
  406800:	b132      	cbz	r2, 406810 <memchr+0x70>
  406802:	f810 3b01 	ldrb.w	r3, [r0], #1
  406806:	3a01      	subs	r2, #1
  406808:	ea83 0301 	eor.w	r3, r3, r1
  40680c:	b113      	cbz	r3, 406814 <memchr+0x74>
  40680e:	d1f8      	bne.n	406802 <memchr+0x62>
  406810:	2000      	movs	r0, #0
  406812:	4770      	bx	lr
  406814:	3801      	subs	r0, #1
  406816:	4770      	bx	lr
  406818:	2d00      	cmp	r5, #0
  40681a:	bf06      	itte	eq
  40681c:	4635      	moveq	r5, r6
  40681e:	3803      	subeq	r0, #3
  406820:	3807      	subne	r0, #7
  406822:	f015 0f01 	tst.w	r5, #1
  406826:	d107      	bne.n	406838 <memchr+0x98>
  406828:	3001      	adds	r0, #1
  40682a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40682e:	bf02      	ittt	eq
  406830:	3001      	addeq	r0, #1
  406832:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406836:	3001      	addeq	r0, #1
  406838:	bcf0      	pop	{r4, r5, r6, r7}
  40683a:	3801      	subs	r0, #1
  40683c:	4770      	bx	lr
  40683e:	bf00      	nop

00406840 <memcmp>:
  406840:	2a03      	cmp	r2, #3
  406842:	b470      	push	{r4, r5, r6}
  406844:	d922      	bls.n	40688c <memcmp+0x4c>
  406846:	ea40 0301 	orr.w	r3, r0, r1
  40684a:	079b      	lsls	r3, r3, #30
  40684c:	d011      	beq.n	406872 <memcmp+0x32>
  40684e:	7803      	ldrb	r3, [r0, #0]
  406850:	780c      	ldrb	r4, [r1, #0]
  406852:	42a3      	cmp	r3, r4
  406854:	d11d      	bne.n	406892 <memcmp+0x52>
  406856:	440a      	add	r2, r1
  406858:	3101      	adds	r1, #1
  40685a:	e005      	b.n	406868 <memcmp+0x28>
  40685c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406860:	f811 4b01 	ldrb.w	r4, [r1], #1
  406864:	42a3      	cmp	r3, r4
  406866:	d114      	bne.n	406892 <memcmp+0x52>
  406868:	4291      	cmp	r1, r2
  40686a:	d1f7      	bne.n	40685c <memcmp+0x1c>
  40686c:	2000      	movs	r0, #0
  40686e:	bc70      	pop	{r4, r5, r6}
  406870:	4770      	bx	lr
  406872:	680d      	ldr	r5, [r1, #0]
  406874:	6806      	ldr	r6, [r0, #0]
  406876:	42ae      	cmp	r6, r5
  406878:	460c      	mov	r4, r1
  40687a:	4603      	mov	r3, r0
  40687c:	f101 0104 	add.w	r1, r1, #4
  406880:	f100 0004 	add.w	r0, r0, #4
  406884:	d108      	bne.n	406898 <memcmp+0x58>
  406886:	3a04      	subs	r2, #4
  406888:	2a03      	cmp	r2, #3
  40688a:	d8f2      	bhi.n	406872 <memcmp+0x32>
  40688c:	2a00      	cmp	r2, #0
  40688e:	d1de      	bne.n	40684e <memcmp+0xe>
  406890:	e7ec      	b.n	40686c <memcmp+0x2c>
  406892:	1b18      	subs	r0, r3, r4
  406894:	bc70      	pop	{r4, r5, r6}
  406896:	4770      	bx	lr
  406898:	4621      	mov	r1, r4
  40689a:	4618      	mov	r0, r3
  40689c:	e7d7      	b.n	40684e <memcmp+0xe>
  40689e:	bf00      	nop

004068a0 <memcpy>:
  4068a0:	4684      	mov	ip, r0
  4068a2:	ea41 0300 	orr.w	r3, r1, r0
  4068a6:	f013 0303 	ands.w	r3, r3, #3
  4068aa:	d16d      	bne.n	406988 <memcpy+0xe8>
  4068ac:	3a40      	subs	r2, #64	; 0x40
  4068ae:	d341      	bcc.n	406934 <memcpy+0x94>
  4068b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068b4:	f840 3b04 	str.w	r3, [r0], #4
  4068b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068bc:	f840 3b04 	str.w	r3, [r0], #4
  4068c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068c4:	f840 3b04 	str.w	r3, [r0], #4
  4068c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068cc:	f840 3b04 	str.w	r3, [r0], #4
  4068d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068d4:	f840 3b04 	str.w	r3, [r0], #4
  4068d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068dc:	f840 3b04 	str.w	r3, [r0], #4
  4068e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068e4:	f840 3b04 	str.w	r3, [r0], #4
  4068e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068ec:	f840 3b04 	str.w	r3, [r0], #4
  4068f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068f4:	f840 3b04 	str.w	r3, [r0], #4
  4068f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068fc:	f840 3b04 	str.w	r3, [r0], #4
  406900:	f851 3b04 	ldr.w	r3, [r1], #4
  406904:	f840 3b04 	str.w	r3, [r0], #4
  406908:	f851 3b04 	ldr.w	r3, [r1], #4
  40690c:	f840 3b04 	str.w	r3, [r0], #4
  406910:	f851 3b04 	ldr.w	r3, [r1], #4
  406914:	f840 3b04 	str.w	r3, [r0], #4
  406918:	f851 3b04 	ldr.w	r3, [r1], #4
  40691c:	f840 3b04 	str.w	r3, [r0], #4
  406920:	f851 3b04 	ldr.w	r3, [r1], #4
  406924:	f840 3b04 	str.w	r3, [r0], #4
  406928:	f851 3b04 	ldr.w	r3, [r1], #4
  40692c:	f840 3b04 	str.w	r3, [r0], #4
  406930:	3a40      	subs	r2, #64	; 0x40
  406932:	d2bd      	bcs.n	4068b0 <memcpy+0x10>
  406934:	3230      	adds	r2, #48	; 0x30
  406936:	d311      	bcc.n	40695c <memcpy+0xbc>
  406938:	f851 3b04 	ldr.w	r3, [r1], #4
  40693c:	f840 3b04 	str.w	r3, [r0], #4
  406940:	f851 3b04 	ldr.w	r3, [r1], #4
  406944:	f840 3b04 	str.w	r3, [r0], #4
  406948:	f851 3b04 	ldr.w	r3, [r1], #4
  40694c:	f840 3b04 	str.w	r3, [r0], #4
  406950:	f851 3b04 	ldr.w	r3, [r1], #4
  406954:	f840 3b04 	str.w	r3, [r0], #4
  406958:	3a10      	subs	r2, #16
  40695a:	d2ed      	bcs.n	406938 <memcpy+0x98>
  40695c:	320c      	adds	r2, #12
  40695e:	d305      	bcc.n	40696c <memcpy+0xcc>
  406960:	f851 3b04 	ldr.w	r3, [r1], #4
  406964:	f840 3b04 	str.w	r3, [r0], #4
  406968:	3a04      	subs	r2, #4
  40696a:	d2f9      	bcs.n	406960 <memcpy+0xc0>
  40696c:	3204      	adds	r2, #4
  40696e:	d008      	beq.n	406982 <memcpy+0xe2>
  406970:	07d2      	lsls	r2, r2, #31
  406972:	bf1c      	itt	ne
  406974:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406978:	f800 3b01 	strbne.w	r3, [r0], #1
  40697c:	d301      	bcc.n	406982 <memcpy+0xe2>
  40697e:	880b      	ldrh	r3, [r1, #0]
  406980:	8003      	strh	r3, [r0, #0]
  406982:	4660      	mov	r0, ip
  406984:	4770      	bx	lr
  406986:	bf00      	nop
  406988:	2a08      	cmp	r2, #8
  40698a:	d313      	bcc.n	4069b4 <memcpy+0x114>
  40698c:	078b      	lsls	r3, r1, #30
  40698e:	d08d      	beq.n	4068ac <memcpy+0xc>
  406990:	f010 0303 	ands.w	r3, r0, #3
  406994:	d08a      	beq.n	4068ac <memcpy+0xc>
  406996:	f1c3 0304 	rsb	r3, r3, #4
  40699a:	1ad2      	subs	r2, r2, r3
  40699c:	07db      	lsls	r3, r3, #31
  40699e:	bf1c      	itt	ne
  4069a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4069a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4069a8:	d380      	bcc.n	4068ac <memcpy+0xc>
  4069aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4069ae:	f820 3b02 	strh.w	r3, [r0], #2
  4069b2:	e77b      	b.n	4068ac <memcpy+0xc>
  4069b4:	3a04      	subs	r2, #4
  4069b6:	d3d9      	bcc.n	40696c <memcpy+0xcc>
  4069b8:	3a01      	subs	r2, #1
  4069ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4069be:	f800 3b01 	strb.w	r3, [r0], #1
  4069c2:	d2f9      	bcs.n	4069b8 <memcpy+0x118>
  4069c4:	780b      	ldrb	r3, [r1, #0]
  4069c6:	7003      	strb	r3, [r0, #0]
  4069c8:	784b      	ldrb	r3, [r1, #1]
  4069ca:	7043      	strb	r3, [r0, #1]
  4069cc:	788b      	ldrb	r3, [r1, #2]
  4069ce:	7083      	strb	r3, [r0, #2]
  4069d0:	4660      	mov	r0, ip
  4069d2:	4770      	bx	lr

004069d4 <__malloc_lock>:
  4069d4:	4770      	bx	lr
  4069d6:	bf00      	nop

004069d8 <__malloc_unlock>:
  4069d8:	4770      	bx	lr
  4069da:	bf00      	nop

004069dc <_Balloc>:
  4069dc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4069de:	b570      	push	{r4, r5, r6, lr}
  4069e0:	4605      	mov	r5, r0
  4069e2:	460c      	mov	r4, r1
  4069e4:	b14b      	cbz	r3, 4069fa <_Balloc+0x1e>
  4069e6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4069ea:	b180      	cbz	r0, 406a0e <_Balloc+0x32>
  4069ec:	6802      	ldr	r2, [r0, #0]
  4069ee:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4069f2:	2300      	movs	r3, #0
  4069f4:	6103      	str	r3, [r0, #16]
  4069f6:	60c3      	str	r3, [r0, #12]
  4069f8:	bd70      	pop	{r4, r5, r6, pc}
  4069fa:	2221      	movs	r2, #33	; 0x21
  4069fc:	2104      	movs	r1, #4
  4069fe:	f000 fcbd 	bl	40737c <_calloc_r>
  406a02:	64e8      	str	r0, [r5, #76]	; 0x4c
  406a04:	4603      	mov	r3, r0
  406a06:	2800      	cmp	r0, #0
  406a08:	d1ed      	bne.n	4069e6 <_Balloc+0xa>
  406a0a:	2000      	movs	r0, #0
  406a0c:	bd70      	pop	{r4, r5, r6, pc}
  406a0e:	2101      	movs	r1, #1
  406a10:	fa01 f604 	lsl.w	r6, r1, r4
  406a14:	1d72      	adds	r2, r6, #5
  406a16:	4628      	mov	r0, r5
  406a18:	0092      	lsls	r2, r2, #2
  406a1a:	f000 fcaf 	bl	40737c <_calloc_r>
  406a1e:	2800      	cmp	r0, #0
  406a20:	d0f3      	beq.n	406a0a <_Balloc+0x2e>
  406a22:	6044      	str	r4, [r0, #4]
  406a24:	6086      	str	r6, [r0, #8]
  406a26:	e7e4      	b.n	4069f2 <_Balloc+0x16>

00406a28 <_Bfree>:
  406a28:	b131      	cbz	r1, 406a38 <_Bfree+0x10>
  406a2a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406a2c:	684a      	ldr	r2, [r1, #4]
  406a2e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406a32:	6008      	str	r0, [r1, #0]
  406a34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406a38:	4770      	bx	lr
  406a3a:	bf00      	nop

00406a3c <__multadd>:
  406a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a3e:	690c      	ldr	r4, [r1, #16]
  406a40:	b083      	sub	sp, #12
  406a42:	460d      	mov	r5, r1
  406a44:	4606      	mov	r6, r0
  406a46:	f101 0e14 	add.w	lr, r1, #20
  406a4a:	2700      	movs	r7, #0
  406a4c:	f8de 0000 	ldr.w	r0, [lr]
  406a50:	b281      	uxth	r1, r0
  406a52:	fb02 3301 	mla	r3, r2, r1, r3
  406a56:	0c01      	lsrs	r1, r0, #16
  406a58:	0c18      	lsrs	r0, r3, #16
  406a5a:	fb02 0101 	mla	r1, r2, r1, r0
  406a5e:	b29b      	uxth	r3, r3
  406a60:	3701      	adds	r7, #1
  406a62:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406a66:	42bc      	cmp	r4, r7
  406a68:	f84e 3b04 	str.w	r3, [lr], #4
  406a6c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406a70:	dcec      	bgt.n	406a4c <__multadd+0x10>
  406a72:	b13b      	cbz	r3, 406a84 <__multadd+0x48>
  406a74:	68aa      	ldr	r2, [r5, #8]
  406a76:	4294      	cmp	r4, r2
  406a78:	da07      	bge.n	406a8a <__multadd+0x4e>
  406a7a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406a7e:	3401      	adds	r4, #1
  406a80:	6153      	str	r3, [r2, #20]
  406a82:	612c      	str	r4, [r5, #16]
  406a84:	4628      	mov	r0, r5
  406a86:	b003      	add	sp, #12
  406a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a8a:	6869      	ldr	r1, [r5, #4]
  406a8c:	9301      	str	r3, [sp, #4]
  406a8e:	3101      	adds	r1, #1
  406a90:	4630      	mov	r0, r6
  406a92:	f7ff ffa3 	bl	4069dc <_Balloc>
  406a96:	692a      	ldr	r2, [r5, #16]
  406a98:	3202      	adds	r2, #2
  406a9a:	f105 010c 	add.w	r1, r5, #12
  406a9e:	4607      	mov	r7, r0
  406aa0:	0092      	lsls	r2, r2, #2
  406aa2:	300c      	adds	r0, #12
  406aa4:	f7ff fefc 	bl	4068a0 <memcpy>
  406aa8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406aaa:	6869      	ldr	r1, [r5, #4]
  406aac:	9b01      	ldr	r3, [sp, #4]
  406aae:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406ab2:	6028      	str	r0, [r5, #0]
  406ab4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406ab8:	463d      	mov	r5, r7
  406aba:	e7de      	b.n	406a7a <__multadd+0x3e>

00406abc <__hi0bits>:
  406abc:	0c02      	lsrs	r2, r0, #16
  406abe:	0412      	lsls	r2, r2, #16
  406ac0:	4603      	mov	r3, r0
  406ac2:	b9b2      	cbnz	r2, 406af2 <__hi0bits+0x36>
  406ac4:	0403      	lsls	r3, r0, #16
  406ac6:	2010      	movs	r0, #16
  406ac8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406acc:	bf04      	itt	eq
  406ace:	021b      	lsleq	r3, r3, #8
  406ad0:	3008      	addeq	r0, #8
  406ad2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406ad6:	bf04      	itt	eq
  406ad8:	011b      	lsleq	r3, r3, #4
  406ada:	3004      	addeq	r0, #4
  406adc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406ae0:	bf04      	itt	eq
  406ae2:	009b      	lsleq	r3, r3, #2
  406ae4:	3002      	addeq	r0, #2
  406ae6:	2b00      	cmp	r3, #0
  406ae8:	db02      	blt.n	406af0 <__hi0bits+0x34>
  406aea:	005b      	lsls	r3, r3, #1
  406aec:	d403      	bmi.n	406af6 <__hi0bits+0x3a>
  406aee:	2020      	movs	r0, #32
  406af0:	4770      	bx	lr
  406af2:	2000      	movs	r0, #0
  406af4:	e7e8      	b.n	406ac8 <__hi0bits+0xc>
  406af6:	3001      	adds	r0, #1
  406af8:	4770      	bx	lr
  406afa:	bf00      	nop

00406afc <__lo0bits>:
  406afc:	6803      	ldr	r3, [r0, #0]
  406afe:	f013 0207 	ands.w	r2, r3, #7
  406b02:	4601      	mov	r1, r0
  406b04:	d007      	beq.n	406b16 <__lo0bits+0x1a>
  406b06:	07da      	lsls	r2, r3, #31
  406b08:	d421      	bmi.n	406b4e <__lo0bits+0x52>
  406b0a:	0798      	lsls	r0, r3, #30
  406b0c:	d421      	bmi.n	406b52 <__lo0bits+0x56>
  406b0e:	089b      	lsrs	r3, r3, #2
  406b10:	600b      	str	r3, [r1, #0]
  406b12:	2002      	movs	r0, #2
  406b14:	4770      	bx	lr
  406b16:	b298      	uxth	r0, r3
  406b18:	b198      	cbz	r0, 406b42 <__lo0bits+0x46>
  406b1a:	4610      	mov	r0, r2
  406b1c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406b20:	bf04      	itt	eq
  406b22:	0a1b      	lsreq	r3, r3, #8
  406b24:	3008      	addeq	r0, #8
  406b26:	071a      	lsls	r2, r3, #28
  406b28:	bf04      	itt	eq
  406b2a:	091b      	lsreq	r3, r3, #4
  406b2c:	3004      	addeq	r0, #4
  406b2e:	079a      	lsls	r2, r3, #30
  406b30:	bf04      	itt	eq
  406b32:	089b      	lsreq	r3, r3, #2
  406b34:	3002      	addeq	r0, #2
  406b36:	07da      	lsls	r2, r3, #31
  406b38:	d407      	bmi.n	406b4a <__lo0bits+0x4e>
  406b3a:	085b      	lsrs	r3, r3, #1
  406b3c:	d104      	bne.n	406b48 <__lo0bits+0x4c>
  406b3e:	2020      	movs	r0, #32
  406b40:	4770      	bx	lr
  406b42:	0c1b      	lsrs	r3, r3, #16
  406b44:	2010      	movs	r0, #16
  406b46:	e7e9      	b.n	406b1c <__lo0bits+0x20>
  406b48:	3001      	adds	r0, #1
  406b4a:	600b      	str	r3, [r1, #0]
  406b4c:	4770      	bx	lr
  406b4e:	2000      	movs	r0, #0
  406b50:	4770      	bx	lr
  406b52:	085b      	lsrs	r3, r3, #1
  406b54:	600b      	str	r3, [r1, #0]
  406b56:	2001      	movs	r0, #1
  406b58:	4770      	bx	lr
  406b5a:	bf00      	nop

00406b5c <__i2b>:
  406b5c:	b510      	push	{r4, lr}
  406b5e:	460c      	mov	r4, r1
  406b60:	2101      	movs	r1, #1
  406b62:	f7ff ff3b 	bl	4069dc <_Balloc>
  406b66:	2201      	movs	r2, #1
  406b68:	6144      	str	r4, [r0, #20]
  406b6a:	6102      	str	r2, [r0, #16]
  406b6c:	bd10      	pop	{r4, pc}
  406b6e:	bf00      	nop

00406b70 <__multiply>:
  406b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b74:	690c      	ldr	r4, [r1, #16]
  406b76:	6915      	ldr	r5, [r2, #16]
  406b78:	42ac      	cmp	r4, r5
  406b7a:	b083      	sub	sp, #12
  406b7c:	468b      	mov	fp, r1
  406b7e:	4616      	mov	r6, r2
  406b80:	da04      	bge.n	406b8c <__multiply+0x1c>
  406b82:	4622      	mov	r2, r4
  406b84:	46b3      	mov	fp, r6
  406b86:	462c      	mov	r4, r5
  406b88:	460e      	mov	r6, r1
  406b8a:	4615      	mov	r5, r2
  406b8c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406b90:	f8db 1004 	ldr.w	r1, [fp, #4]
  406b94:	eb04 0805 	add.w	r8, r4, r5
  406b98:	4598      	cmp	r8, r3
  406b9a:	bfc8      	it	gt
  406b9c:	3101      	addgt	r1, #1
  406b9e:	f7ff ff1d 	bl	4069dc <_Balloc>
  406ba2:	f100 0914 	add.w	r9, r0, #20
  406ba6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406baa:	45d1      	cmp	r9, sl
  406bac:	9000      	str	r0, [sp, #0]
  406bae:	d205      	bcs.n	406bbc <__multiply+0x4c>
  406bb0:	464b      	mov	r3, r9
  406bb2:	2100      	movs	r1, #0
  406bb4:	f843 1b04 	str.w	r1, [r3], #4
  406bb8:	459a      	cmp	sl, r3
  406bba:	d8fb      	bhi.n	406bb4 <__multiply+0x44>
  406bbc:	f106 0c14 	add.w	ip, r6, #20
  406bc0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406bc4:	f10b 0b14 	add.w	fp, fp, #20
  406bc8:	459c      	cmp	ip, r3
  406bca:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406bce:	d24c      	bcs.n	406c6a <__multiply+0xfa>
  406bd0:	f8cd a004 	str.w	sl, [sp, #4]
  406bd4:	469a      	mov	sl, r3
  406bd6:	f8dc 5000 	ldr.w	r5, [ip]
  406bda:	b2af      	uxth	r7, r5
  406bdc:	b1ef      	cbz	r7, 406c1a <__multiply+0xaa>
  406bde:	2100      	movs	r1, #0
  406be0:	464d      	mov	r5, r9
  406be2:	465e      	mov	r6, fp
  406be4:	460c      	mov	r4, r1
  406be6:	f856 2b04 	ldr.w	r2, [r6], #4
  406bea:	6828      	ldr	r0, [r5, #0]
  406bec:	b293      	uxth	r3, r2
  406bee:	b281      	uxth	r1, r0
  406bf0:	fb07 1303 	mla	r3, r7, r3, r1
  406bf4:	0c12      	lsrs	r2, r2, #16
  406bf6:	0c01      	lsrs	r1, r0, #16
  406bf8:	4423      	add	r3, r4
  406bfa:	fb07 1102 	mla	r1, r7, r2, r1
  406bfe:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406c02:	b29b      	uxth	r3, r3
  406c04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406c08:	45b6      	cmp	lr, r6
  406c0a:	f845 3b04 	str.w	r3, [r5], #4
  406c0e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406c12:	d8e8      	bhi.n	406be6 <__multiply+0x76>
  406c14:	602c      	str	r4, [r5, #0]
  406c16:	f8dc 5000 	ldr.w	r5, [ip]
  406c1a:	0c2d      	lsrs	r5, r5, #16
  406c1c:	d01d      	beq.n	406c5a <__multiply+0xea>
  406c1e:	f8d9 3000 	ldr.w	r3, [r9]
  406c22:	4648      	mov	r0, r9
  406c24:	461c      	mov	r4, r3
  406c26:	4659      	mov	r1, fp
  406c28:	2200      	movs	r2, #0
  406c2a:	880e      	ldrh	r6, [r1, #0]
  406c2c:	0c24      	lsrs	r4, r4, #16
  406c2e:	fb05 4406 	mla	r4, r5, r6, r4
  406c32:	4422      	add	r2, r4
  406c34:	b29b      	uxth	r3, r3
  406c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406c3a:	f840 3b04 	str.w	r3, [r0], #4
  406c3e:	f851 3b04 	ldr.w	r3, [r1], #4
  406c42:	6804      	ldr	r4, [r0, #0]
  406c44:	0c1b      	lsrs	r3, r3, #16
  406c46:	b2a6      	uxth	r6, r4
  406c48:	fb05 6303 	mla	r3, r5, r3, r6
  406c4c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406c50:	458e      	cmp	lr, r1
  406c52:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406c56:	d8e8      	bhi.n	406c2a <__multiply+0xba>
  406c58:	6003      	str	r3, [r0, #0]
  406c5a:	f10c 0c04 	add.w	ip, ip, #4
  406c5e:	45e2      	cmp	sl, ip
  406c60:	f109 0904 	add.w	r9, r9, #4
  406c64:	d8b7      	bhi.n	406bd6 <__multiply+0x66>
  406c66:	f8dd a004 	ldr.w	sl, [sp, #4]
  406c6a:	f1b8 0f00 	cmp.w	r8, #0
  406c6e:	dd0b      	ble.n	406c88 <__multiply+0x118>
  406c70:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406c74:	f1aa 0a04 	sub.w	sl, sl, #4
  406c78:	b11b      	cbz	r3, 406c82 <__multiply+0x112>
  406c7a:	e005      	b.n	406c88 <__multiply+0x118>
  406c7c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406c80:	b913      	cbnz	r3, 406c88 <__multiply+0x118>
  406c82:	f1b8 0801 	subs.w	r8, r8, #1
  406c86:	d1f9      	bne.n	406c7c <__multiply+0x10c>
  406c88:	9800      	ldr	r0, [sp, #0]
  406c8a:	f8c0 8010 	str.w	r8, [r0, #16]
  406c8e:	b003      	add	sp, #12
  406c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406c94 <__pow5mult>:
  406c94:	f012 0303 	ands.w	r3, r2, #3
  406c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c9c:	4614      	mov	r4, r2
  406c9e:	4607      	mov	r7, r0
  406ca0:	d12e      	bne.n	406d00 <__pow5mult+0x6c>
  406ca2:	460d      	mov	r5, r1
  406ca4:	10a4      	asrs	r4, r4, #2
  406ca6:	d01c      	beq.n	406ce2 <__pow5mult+0x4e>
  406ca8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406caa:	b396      	cbz	r6, 406d12 <__pow5mult+0x7e>
  406cac:	07e3      	lsls	r3, r4, #31
  406cae:	f04f 0800 	mov.w	r8, #0
  406cb2:	d406      	bmi.n	406cc2 <__pow5mult+0x2e>
  406cb4:	1064      	asrs	r4, r4, #1
  406cb6:	d014      	beq.n	406ce2 <__pow5mult+0x4e>
  406cb8:	6830      	ldr	r0, [r6, #0]
  406cba:	b1a8      	cbz	r0, 406ce8 <__pow5mult+0x54>
  406cbc:	4606      	mov	r6, r0
  406cbe:	07e3      	lsls	r3, r4, #31
  406cc0:	d5f8      	bpl.n	406cb4 <__pow5mult+0x20>
  406cc2:	4632      	mov	r2, r6
  406cc4:	4629      	mov	r1, r5
  406cc6:	4638      	mov	r0, r7
  406cc8:	f7ff ff52 	bl	406b70 <__multiply>
  406ccc:	b1b5      	cbz	r5, 406cfc <__pow5mult+0x68>
  406cce:	686a      	ldr	r2, [r5, #4]
  406cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406cd2:	1064      	asrs	r4, r4, #1
  406cd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406cd8:	6029      	str	r1, [r5, #0]
  406cda:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406cde:	4605      	mov	r5, r0
  406ce0:	d1ea      	bne.n	406cb8 <__pow5mult+0x24>
  406ce2:	4628      	mov	r0, r5
  406ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ce8:	4632      	mov	r2, r6
  406cea:	4631      	mov	r1, r6
  406cec:	4638      	mov	r0, r7
  406cee:	f7ff ff3f 	bl	406b70 <__multiply>
  406cf2:	6030      	str	r0, [r6, #0]
  406cf4:	f8c0 8000 	str.w	r8, [r0]
  406cf8:	4606      	mov	r6, r0
  406cfa:	e7e0      	b.n	406cbe <__pow5mult+0x2a>
  406cfc:	4605      	mov	r5, r0
  406cfe:	e7d9      	b.n	406cb4 <__pow5mult+0x20>
  406d00:	1e5a      	subs	r2, r3, #1
  406d02:	4d0b      	ldr	r5, [pc, #44]	; (406d30 <__pow5mult+0x9c>)
  406d04:	2300      	movs	r3, #0
  406d06:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406d0a:	f7ff fe97 	bl	406a3c <__multadd>
  406d0e:	4605      	mov	r5, r0
  406d10:	e7c8      	b.n	406ca4 <__pow5mult+0x10>
  406d12:	2101      	movs	r1, #1
  406d14:	4638      	mov	r0, r7
  406d16:	f7ff fe61 	bl	4069dc <_Balloc>
  406d1a:	f240 2171 	movw	r1, #625	; 0x271
  406d1e:	2201      	movs	r2, #1
  406d20:	2300      	movs	r3, #0
  406d22:	6141      	str	r1, [r0, #20]
  406d24:	6102      	str	r2, [r0, #16]
  406d26:	4606      	mov	r6, r0
  406d28:	64b8      	str	r0, [r7, #72]	; 0x48
  406d2a:	6003      	str	r3, [r0, #0]
  406d2c:	e7be      	b.n	406cac <__pow5mult+0x18>
  406d2e:	bf00      	nop
  406d30:	00409288 	.word	0x00409288

00406d34 <__lshift>:
  406d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406d38:	4691      	mov	r9, r2
  406d3a:	690a      	ldr	r2, [r1, #16]
  406d3c:	688b      	ldr	r3, [r1, #8]
  406d3e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406d42:	eb04 0802 	add.w	r8, r4, r2
  406d46:	f108 0501 	add.w	r5, r8, #1
  406d4a:	429d      	cmp	r5, r3
  406d4c:	460e      	mov	r6, r1
  406d4e:	4607      	mov	r7, r0
  406d50:	6849      	ldr	r1, [r1, #4]
  406d52:	dd04      	ble.n	406d5e <__lshift+0x2a>
  406d54:	005b      	lsls	r3, r3, #1
  406d56:	429d      	cmp	r5, r3
  406d58:	f101 0101 	add.w	r1, r1, #1
  406d5c:	dcfa      	bgt.n	406d54 <__lshift+0x20>
  406d5e:	4638      	mov	r0, r7
  406d60:	f7ff fe3c 	bl	4069dc <_Balloc>
  406d64:	2c00      	cmp	r4, #0
  406d66:	f100 0314 	add.w	r3, r0, #20
  406d6a:	dd06      	ble.n	406d7a <__lshift+0x46>
  406d6c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406d70:	2100      	movs	r1, #0
  406d72:	f843 1b04 	str.w	r1, [r3], #4
  406d76:	429a      	cmp	r2, r3
  406d78:	d1fb      	bne.n	406d72 <__lshift+0x3e>
  406d7a:	6934      	ldr	r4, [r6, #16]
  406d7c:	f106 0114 	add.w	r1, r6, #20
  406d80:	f019 091f 	ands.w	r9, r9, #31
  406d84:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406d88:	d01d      	beq.n	406dc6 <__lshift+0x92>
  406d8a:	f1c9 0c20 	rsb	ip, r9, #32
  406d8e:	2200      	movs	r2, #0
  406d90:	680c      	ldr	r4, [r1, #0]
  406d92:	fa04 f409 	lsl.w	r4, r4, r9
  406d96:	4314      	orrs	r4, r2
  406d98:	f843 4b04 	str.w	r4, [r3], #4
  406d9c:	f851 2b04 	ldr.w	r2, [r1], #4
  406da0:	458e      	cmp	lr, r1
  406da2:	fa22 f20c 	lsr.w	r2, r2, ip
  406da6:	d8f3      	bhi.n	406d90 <__lshift+0x5c>
  406da8:	601a      	str	r2, [r3, #0]
  406daa:	b10a      	cbz	r2, 406db0 <__lshift+0x7c>
  406dac:	f108 0502 	add.w	r5, r8, #2
  406db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406db2:	6872      	ldr	r2, [r6, #4]
  406db4:	3d01      	subs	r5, #1
  406db6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406dba:	6105      	str	r5, [r0, #16]
  406dbc:	6031      	str	r1, [r6, #0]
  406dbe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406dc6:	3b04      	subs	r3, #4
  406dc8:	f851 2b04 	ldr.w	r2, [r1], #4
  406dcc:	f843 2f04 	str.w	r2, [r3, #4]!
  406dd0:	458e      	cmp	lr, r1
  406dd2:	d8f9      	bhi.n	406dc8 <__lshift+0x94>
  406dd4:	e7ec      	b.n	406db0 <__lshift+0x7c>
  406dd6:	bf00      	nop

00406dd8 <__mcmp>:
  406dd8:	b430      	push	{r4, r5}
  406dda:	690b      	ldr	r3, [r1, #16]
  406ddc:	4605      	mov	r5, r0
  406dde:	6900      	ldr	r0, [r0, #16]
  406de0:	1ac0      	subs	r0, r0, r3
  406de2:	d10f      	bne.n	406e04 <__mcmp+0x2c>
  406de4:	009b      	lsls	r3, r3, #2
  406de6:	3514      	adds	r5, #20
  406de8:	3114      	adds	r1, #20
  406dea:	4419      	add	r1, r3
  406dec:	442b      	add	r3, r5
  406dee:	e001      	b.n	406df4 <__mcmp+0x1c>
  406df0:	429d      	cmp	r5, r3
  406df2:	d207      	bcs.n	406e04 <__mcmp+0x2c>
  406df4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406df8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406dfc:	4294      	cmp	r4, r2
  406dfe:	d0f7      	beq.n	406df0 <__mcmp+0x18>
  406e00:	d302      	bcc.n	406e08 <__mcmp+0x30>
  406e02:	2001      	movs	r0, #1
  406e04:	bc30      	pop	{r4, r5}
  406e06:	4770      	bx	lr
  406e08:	f04f 30ff 	mov.w	r0, #4294967295
  406e0c:	e7fa      	b.n	406e04 <__mcmp+0x2c>
  406e0e:	bf00      	nop

00406e10 <__mdiff>:
  406e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e14:	690f      	ldr	r7, [r1, #16]
  406e16:	460e      	mov	r6, r1
  406e18:	6911      	ldr	r1, [r2, #16]
  406e1a:	1a7f      	subs	r7, r7, r1
  406e1c:	2f00      	cmp	r7, #0
  406e1e:	4690      	mov	r8, r2
  406e20:	d117      	bne.n	406e52 <__mdiff+0x42>
  406e22:	0089      	lsls	r1, r1, #2
  406e24:	f106 0514 	add.w	r5, r6, #20
  406e28:	f102 0e14 	add.w	lr, r2, #20
  406e2c:	186b      	adds	r3, r5, r1
  406e2e:	4471      	add	r1, lr
  406e30:	e001      	b.n	406e36 <__mdiff+0x26>
  406e32:	429d      	cmp	r5, r3
  406e34:	d25c      	bcs.n	406ef0 <__mdiff+0xe0>
  406e36:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406e3a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406e3e:	42a2      	cmp	r2, r4
  406e40:	d0f7      	beq.n	406e32 <__mdiff+0x22>
  406e42:	d25e      	bcs.n	406f02 <__mdiff+0xf2>
  406e44:	4633      	mov	r3, r6
  406e46:	462c      	mov	r4, r5
  406e48:	4646      	mov	r6, r8
  406e4a:	4675      	mov	r5, lr
  406e4c:	4698      	mov	r8, r3
  406e4e:	2701      	movs	r7, #1
  406e50:	e005      	b.n	406e5e <__mdiff+0x4e>
  406e52:	db58      	blt.n	406f06 <__mdiff+0xf6>
  406e54:	f106 0514 	add.w	r5, r6, #20
  406e58:	f108 0414 	add.w	r4, r8, #20
  406e5c:	2700      	movs	r7, #0
  406e5e:	6871      	ldr	r1, [r6, #4]
  406e60:	f7ff fdbc 	bl	4069dc <_Balloc>
  406e64:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406e68:	6936      	ldr	r6, [r6, #16]
  406e6a:	60c7      	str	r7, [r0, #12]
  406e6c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406e70:	46a6      	mov	lr, r4
  406e72:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406e76:	f100 0414 	add.w	r4, r0, #20
  406e7a:	2300      	movs	r3, #0
  406e7c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406e80:	f855 8b04 	ldr.w	r8, [r5], #4
  406e84:	b28a      	uxth	r2, r1
  406e86:	fa13 f388 	uxtah	r3, r3, r8
  406e8a:	0c09      	lsrs	r1, r1, #16
  406e8c:	1a9a      	subs	r2, r3, r2
  406e8e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406e92:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406e96:	b292      	uxth	r2, r2
  406e98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406e9c:	45f4      	cmp	ip, lr
  406e9e:	f844 2b04 	str.w	r2, [r4], #4
  406ea2:	ea4f 4323 	mov.w	r3, r3, asr #16
  406ea6:	d8e9      	bhi.n	406e7c <__mdiff+0x6c>
  406ea8:	42af      	cmp	r7, r5
  406eaa:	d917      	bls.n	406edc <__mdiff+0xcc>
  406eac:	46a4      	mov	ip, r4
  406eae:	46ae      	mov	lr, r5
  406eb0:	f85e 2b04 	ldr.w	r2, [lr], #4
  406eb4:	fa13 f382 	uxtah	r3, r3, r2
  406eb8:	1419      	asrs	r1, r3, #16
  406eba:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406ebe:	b29b      	uxth	r3, r3
  406ec0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406ec4:	4577      	cmp	r7, lr
  406ec6:	f84c 2b04 	str.w	r2, [ip], #4
  406eca:	ea4f 4321 	mov.w	r3, r1, asr #16
  406ece:	d8ef      	bhi.n	406eb0 <__mdiff+0xa0>
  406ed0:	43ed      	mvns	r5, r5
  406ed2:	442f      	add	r7, r5
  406ed4:	f027 0703 	bic.w	r7, r7, #3
  406ed8:	3704      	adds	r7, #4
  406eda:	443c      	add	r4, r7
  406edc:	3c04      	subs	r4, #4
  406ede:	b922      	cbnz	r2, 406eea <__mdiff+0xda>
  406ee0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406ee4:	3e01      	subs	r6, #1
  406ee6:	2b00      	cmp	r3, #0
  406ee8:	d0fa      	beq.n	406ee0 <__mdiff+0xd0>
  406eea:	6106      	str	r6, [r0, #16]
  406eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ef0:	2100      	movs	r1, #0
  406ef2:	f7ff fd73 	bl	4069dc <_Balloc>
  406ef6:	2201      	movs	r2, #1
  406ef8:	2300      	movs	r3, #0
  406efa:	6102      	str	r2, [r0, #16]
  406efc:	6143      	str	r3, [r0, #20]
  406efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f02:	4674      	mov	r4, lr
  406f04:	e7ab      	b.n	406e5e <__mdiff+0x4e>
  406f06:	4633      	mov	r3, r6
  406f08:	f106 0414 	add.w	r4, r6, #20
  406f0c:	f102 0514 	add.w	r5, r2, #20
  406f10:	4616      	mov	r6, r2
  406f12:	2701      	movs	r7, #1
  406f14:	4698      	mov	r8, r3
  406f16:	e7a2      	b.n	406e5e <__mdiff+0x4e>

00406f18 <__d2b>:
  406f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f1c:	b082      	sub	sp, #8
  406f1e:	2101      	movs	r1, #1
  406f20:	461c      	mov	r4, r3
  406f22:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406f26:	4615      	mov	r5, r2
  406f28:	9e08      	ldr	r6, [sp, #32]
  406f2a:	f7ff fd57 	bl	4069dc <_Balloc>
  406f2e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406f32:	4680      	mov	r8, r0
  406f34:	b10f      	cbz	r7, 406f3a <__d2b+0x22>
  406f36:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406f3a:	9401      	str	r4, [sp, #4]
  406f3c:	b31d      	cbz	r5, 406f86 <__d2b+0x6e>
  406f3e:	a802      	add	r0, sp, #8
  406f40:	f840 5d08 	str.w	r5, [r0, #-8]!
  406f44:	f7ff fdda 	bl	406afc <__lo0bits>
  406f48:	2800      	cmp	r0, #0
  406f4a:	d134      	bne.n	406fb6 <__d2b+0x9e>
  406f4c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406f50:	f8c8 2014 	str.w	r2, [r8, #20]
  406f54:	2b00      	cmp	r3, #0
  406f56:	bf0c      	ite	eq
  406f58:	2101      	moveq	r1, #1
  406f5a:	2102      	movne	r1, #2
  406f5c:	f8c8 3018 	str.w	r3, [r8, #24]
  406f60:	f8c8 1010 	str.w	r1, [r8, #16]
  406f64:	b9df      	cbnz	r7, 406f9e <__d2b+0x86>
  406f66:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406f6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406f6e:	6030      	str	r0, [r6, #0]
  406f70:	6918      	ldr	r0, [r3, #16]
  406f72:	f7ff fda3 	bl	406abc <__hi0bits>
  406f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406f78:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406f7c:	6018      	str	r0, [r3, #0]
  406f7e:	4640      	mov	r0, r8
  406f80:	b002      	add	sp, #8
  406f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f86:	a801      	add	r0, sp, #4
  406f88:	f7ff fdb8 	bl	406afc <__lo0bits>
  406f8c:	9b01      	ldr	r3, [sp, #4]
  406f8e:	f8c8 3014 	str.w	r3, [r8, #20]
  406f92:	2101      	movs	r1, #1
  406f94:	3020      	adds	r0, #32
  406f96:	f8c8 1010 	str.w	r1, [r8, #16]
  406f9a:	2f00      	cmp	r7, #0
  406f9c:	d0e3      	beq.n	406f66 <__d2b+0x4e>
  406f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406fa0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406fa4:	4407      	add	r7, r0
  406fa6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406faa:	6037      	str	r7, [r6, #0]
  406fac:	6018      	str	r0, [r3, #0]
  406fae:	4640      	mov	r0, r8
  406fb0:	b002      	add	sp, #8
  406fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fb6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406fba:	f1c0 0220 	rsb	r2, r0, #32
  406fbe:	fa03 f202 	lsl.w	r2, r3, r2
  406fc2:	430a      	orrs	r2, r1
  406fc4:	40c3      	lsrs	r3, r0
  406fc6:	9301      	str	r3, [sp, #4]
  406fc8:	f8c8 2014 	str.w	r2, [r8, #20]
  406fcc:	e7c2      	b.n	406f54 <__d2b+0x3c>
  406fce:	bf00      	nop

00406fd0 <_sbrk_r>:
  406fd0:	b538      	push	{r3, r4, r5, lr}
  406fd2:	4c07      	ldr	r4, [pc, #28]	; (406ff0 <_sbrk_r+0x20>)
  406fd4:	2300      	movs	r3, #0
  406fd6:	4605      	mov	r5, r0
  406fd8:	4608      	mov	r0, r1
  406fda:	6023      	str	r3, [r4, #0]
  406fdc:	f7fb ff42 	bl	402e64 <_sbrk>
  406fe0:	1c43      	adds	r3, r0, #1
  406fe2:	d000      	beq.n	406fe6 <_sbrk_r+0x16>
  406fe4:	bd38      	pop	{r3, r4, r5, pc}
  406fe6:	6823      	ldr	r3, [r4, #0]
  406fe8:	2b00      	cmp	r3, #0
  406fea:	d0fb      	beq.n	406fe4 <_sbrk_r+0x14>
  406fec:	602b      	str	r3, [r5, #0]
  406fee:	bd38      	pop	{r3, r4, r5, pc}
  406ff0:	2000d1fc 	.word	0x2000d1fc

00406ff4 <strchr>:
  406ff4:	b2c9      	uxtb	r1, r1
  406ff6:	2900      	cmp	r1, #0
  406ff8:	d041      	beq.n	40707e <strchr+0x8a>
  406ffa:	0782      	lsls	r2, r0, #30
  406ffc:	b4f0      	push	{r4, r5, r6, r7}
  406ffe:	d067      	beq.n	4070d0 <strchr+0xdc>
  407000:	7803      	ldrb	r3, [r0, #0]
  407002:	2b00      	cmp	r3, #0
  407004:	d068      	beq.n	4070d8 <strchr+0xe4>
  407006:	4299      	cmp	r1, r3
  407008:	d037      	beq.n	40707a <strchr+0x86>
  40700a:	1c43      	adds	r3, r0, #1
  40700c:	e004      	b.n	407018 <strchr+0x24>
  40700e:	f813 0b01 	ldrb.w	r0, [r3], #1
  407012:	b390      	cbz	r0, 40707a <strchr+0x86>
  407014:	4281      	cmp	r1, r0
  407016:	d02f      	beq.n	407078 <strchr+0x84>
  407018:	079a      	lsls	r2, r3, #30
  40701a:	461c      	mov	r4, r3
  40701c:	d1f7      	bne.n	40700e <strchr+0x1a>
  40701e:	6825      	ldr	r5, [r4, #0]
  407020:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  407024:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  407028:	ea83 0605 	eor.w	r6, r3, r5
  40702c:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  407030:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  407034:	ea20 0006 	bic.w	r0, r0, r6
  407038:	ea22 0205 	bic.w	r2, r2, r5
  40703c:	4302      	orrs	r2, r0
  40703e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407042:	d111      	bne.n	407068 <strchr+0x74>
  407044:	4620      	mov	r0, r4
  407046:	f850 6f04 	ldr.w	r6, [r0, #4]!
  40704a:	ea83 0706 	eor.w	r7, r3, r6
  40704e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  407052:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  407056:	ea25 0507 	bic.w	r5, r5, r7
  40705a:	ea22 0206 	bic.w	r2, r2, r6
  40705e:	432a      	orrs	r2, r5
  407060:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407064:	d0ef      	beq.n	407046 <strchr+0x52>
  407066:	4604      	mov	r4, r0
  407068:	7820      	ldrb	r0, [r4, #0]
  40706a:	b918      	cbnz	r0, 407074 <strchr+0x80>
  40706c:	e005      	b.n	40707a <strchr+0x86>
  40706e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  407072:	b110      	cbz	r0, 40707a <strchr+0x86>
  407074:	4281      	cmp	r1, r0
  407076:	d1fa      	bne.n	40706e <strchr+0x7a>
  407078:	4620      	mov	r0, r4
  40707a:	bcf0      	pop	{r4, r5, r6, r7}
  40707c:	4770      	bx	lr
  40707e:	0783      	lsls	r3, r0, #30
  407080:	d024      	beq.n	4070cc <strchr+0xd8>
  407082:	7803      	ldrb	r3, [r0, #0]
  407084:	2b00      	cmp	r3, #0
  407086:	d0f9      	beq.n	40707c <strchr+0x88>
  407088:	1c43      	adds	r3, r0, #1
  40708a:	e003      	b.n	407094 <strchr+0xa0>
  40708c:	7802      	ldrb	r2, [r0, #0]
  40708e:	3301      	adds	r3, #1
  407090:	2a00      	cmp	r2, #0
  407092:	d0f3      	beq.n	40707c <strchr+0x88>
  407094:	0799      	lsls	r1, r3, #30
  407096:	4618      	mov	r0, r3
  407098:	d1f8      	bne.n	40708c <strchr+0x98>
  40709a:	6819      	ldr	r1, [r3, #0]
  40709c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4070a0:	ea22 0201 	bic.w	r2, r2, r1
  4070a4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4070a8:	d108      	bne.n	4070bc <strchr+0xc8>
  4070aa:	f853 1f04 	ldr.w	r1, [r3, #4]!
  4070ae:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4070b2:	ea22 0201 	bic.w	r2, r2, r1
  4070b6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4070ba:	d0f6      	beq.n	4070aa <strchr+0xb6>
  4070bc:	781a      	ldrb	r2, [r3, #0]
  4070be:	4618      	mov	r0, r3
  4070c0:	b142      	cbz	r2, 4070d4 <strchr+0xe0>
  4070c2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4070c6:	2b00      	cmp	r3, #0
  4070c8:	d1fb      	bne.n	4070c2 <strchr+0xce>
  4070ca:	4770      	bx	lr
  4070cc:	4603      	mov	r3, r0
  4070ce:	e7e4      	b.n	40709a <strchr+0xa6>
  4070d0:	4604      	mov	r4, r0
  4070d2:	e7a4      	b.n	40701e <strchr+0x2a>
  4070d4:	4618      	mov	r0, r3
  4070d6:	4770      	bx	lr
  4070d8:	4618      	mov	r0, r3
  4070da:	e7ce      	b.n	40707a <strchr+0x86>
	...

00407100 <strlen>:
  407100:	f890 f000 	pld	[r0]
  407104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407108:	f020 0107 	bic.w	r1, r0, #7
  40710c:	f06f 0c00 	mvn.w	ip, #0
  407110:	f010 0407 	ands.w	r4, r0, #7
  407114:	f891 f020 	pld	[r1, #32]
  407118:	f040 8049 	bne.w	4071ae <strlen+0xae>
  40711c:	f04f 0400 	mov.w	r4, #0
  407120:	f06f 0007 	mvn.w	r0, #7
  407124:	e9d1 2300 	ldrd	r2, r3, [r1]
  407128:	f891 f040 	pld	[r1, #64]	; 0x40
  40712c:	f100 0008 	add.w	r0, r0, #8
  407130:	fa82 f24c 	uadd8	r2, r2, ip
  407134:	faa4 f28c 	sel	r2, r4, ip
  407138:	fa83 f34c 	uadd8	r3, r3, ip
  40713c:	faa2 f38c 	sel	r3, r2, ip
  407140:	bb4b      	cbnz	r3, 407196 <strlen+0x96>
  407142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407146:	fa82 f24c 	uadd8	r2, r2, ip
  40714a:	f100 0008 	add.w	r0, r0, #8
  40714e:	faa4 f28c 	sel	r2, r4, ip
  407152:	fa83 f34c 	uadd8	r3, r3, ip
  407156:	faa2 f38c 	sel	r3, r2, ip
  40715a:	b9e3      	cbnz	r3, 407196 <strlen+0x96>
  40715c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407160:	fa82 f24c 	uadd8	r2, r2, ip
  407164:	f100 0008 	add.w	r0, r0, #8
  407168:	faa4 f28c 	sel	r2, r4, ip
  40716c:	fa83 f34c 	uadd8	r3, r3, ip
  407170:	faa2 f38c 	sel	r3, r2, ip
  407174:	b97b      	cbnz	r3, 407196 <strlen+0x96>
  407176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40717a:	f101 0120 	add.w	r1, r1, #32
  40717e:	fa82 f24c 	uadd8	r2, r2, ip
  407182:	f100 0008 	add.w	r0, r0, #8
  407186:	faa4 f28c 	sel	r2, r4, ip
  40718a:	fa83 f34c 	uadd8	r3, r3, ip
  40718e:	faa2 f38c 	sel	r3, r2, ip
  407192:	2b00      	cmp	r3, #0
  407194:	d0c6      	beq.n	407124 <strlen+0x24>
  407196:	2a00      	cmp	r2, #0
  407198:	bf04      	itt	eq
  40719a:	3004      	addeq	r0, #4
  40719c:	461a      	moveq	r2, r3
  40719e:	ba12      	rev	r2, r2
  4071a0:	fab2 f282 	clz	r2, r2
  4071a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4071a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4071ac:	4770      	bx	lr
  4071ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4071b2:	f004 0503 	and.w	r5, r4, #3
  4071b6:	f1c4 0000 	rsb	r0, r4, #0
  4071ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4071be:	f014 0f04 	tst.w	r4, #4
  4071c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4071c6:	fa0c f505 	lsl.w	r5, ip, r5
  4071ca:	ea62 0205 	orn	r2, r2, r5
  4071ce:	bf1c      	itt	ne
  4071d0:	ea63 0305 	ornne	r3, r3, r5
  4071d4:	4662      	movne	r2, ip
  4071d6:	f04f 0400 	mov.w	r4, #0
  4071da:	e7a9      	b.n	407130 <strlen+0x30>

004071dc <__ssprint_r>:
  4071dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071e0:	6893      	ldr	r3, [r2, #8]
  4071e2:	b083      	sub	sp, #12
  4071e4:	4690      	mov	r8, r2
  4071e6:	2b00      	cmp	r3, #0
  4071e8:	d070      	beq.n	4072cc <__ssprint_r+0xf0>
  4071ea:	4682      	mov	sl, r0
  4071ec:	460c      	mov	r4, r1
  4071ee:	6817      	ldr	r7, [r2, #0]
  4071f0:	688d      	ldr	r5, [r1, #8]
  4071f2:	6808      	ldr	r0, [r1, #0]
  4071f4:	e042      	b.n	40727c <__ssprint_r+0xa0>
  4071f6:	89a3      	ldrh	r3, [r4, #12]
  4071f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4071fc:	d02e      	beq.n	40725c <__ssprint_r+0x80>
  4071fe:	6965      	ldr	r5, [r4, #20]
  407200:	6921      	ldr	r1, [r4, #16]
  407202:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407206:	eba0 0b01 	sub.w	fp, r0, r1
  40720a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40720e:	f10b 0001 	add.w	r0, fp, #1
  407212:	106d      	asrs	r5, r5, #1
  407214:	4430      	add	r0, r6
  407216:	42a8      	cmp	r0, r5
  407218:	462a      	mov	r2, r5
  40721a:	bf84      	itt	hi
  40721c:	4605      	movhi	r5, r0
  40721e:	462a      	movhi	r2, r5
  407220:	055b      	lsls	r3, r3, #21
  407222:	d538      	bpl.n	407296 <__ssprint_r+0xba>
  407224:	4611      	mov	r1, r2
  407226:	4650      	mov	r0, sl
  407228:	f7ff f808 	bl	40623c <_malloc_r>
  40722c:	2800      	cmp	r0, #0
  40722e:	d03c      	beq.n	4072aa <__ssprint_r+0xce>
  407230:	465a      	mov	r2, fp
  407232:	6921      	ldr	r1, [r4, #16]
  407234:	9001      	str	r0, [sp, #4]
  407236:	f7ff fb33 	bl	4068a0 <memcpy>
  40723a:	89a2      	ldrh	r2, [r4, #12]
  40723c:	9b01      	ldr	r3, [sp, #4]
  40723e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407246:	81a2      	strh	r2, [r4, #12]
  407248:	eba5 020b 	sub.w	r2, r5, fp
  40724c:	eb03 000b 	add.w	r0, r3, fp
  407250:	6165      	str	r5, [r4, #20]
  407252:	6123      	str	r3, [r4, #16]
  407254:	6020      	str	r0, [r4, #0]
  407256:	60a2      	str	r2, [r4, #8]
  407258:	4635      	mov	r5, r6
  40725a:	46b3      	mov	fp, r6
  40725c:	465a      	mov	r2, fp
  40725e:	4649      	mov	r1, r9
  407260:	f000 fa08 	bl	407674 <memmove>
  407264:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407268:	68a2      	ldr	r2, [r4, #8]
  40726a:	6820      	ldr	r0, [r4, #0]
  40726c:	1b55      	subs	r5, r2, r5
  40726e:	4458      	add	r0, fp
  407270:	1b9e      	subs	r6, r3, r6
  407272:	60a5      	str	r5, [r4, #8]
  407274:	6020      	str	r0, [r4, #0]
  407276:	f8c8 6008 	str.w	r6, [r8, #8]
  40727a:	b33e      	cbz	r6, 4072cc <__ssprint_r+0xf0>
  40727c:	687e      	ldr	r6, [r7, #4]
  40727e:	463b      	mov	r3, r7
  407280:	3708      	adds	r7, #8
  407282:	2e00      	cmp	r6, #0
  407284:	d0fa      	beq.n	40727c <__ssprint_r+0xa0>
  407286:	42ae      	cmp	r6, r5
  407288:	f8d3 9000 	ldr.w	r9, [r3]
  40728c:	46ab      	mov	fp, r5
  40728e:	d2b2      	bcs.n	4071f6 <__ssprint_r+0x1a>
  407290:	4635      	mov	r5, r6
  407292:	46b3      	mov	fp, r6
  407294:	e7e2      	b.n	40725c <__ssprint_r+0x80>
  407296:	4650      	mov	r0, sl
  407298:	f000 fa50 	bl	40773c <_realloc_r>
  40729c:	4603      	mov	r3, r0
  40729e:	2800      	cmp	r0, #0
  4072a0:	d1d2      	bne.n	407248 <__ssprint_r+0x6c>
  4072a2:	6921      	ldr	r1, [r4, #16]
  4072a4:	4650      	mov	r0, sl
  4072a6:	f000 f8e9 	bl	40747c <_free_r>
  4072aa:	230c      	movs	r3, #12
  4072ac:	f8ca 3000 	str.w	r3, [sl]
  4072b0:	89a3      	ldrh	r3, [r4, #12]
  4072b2:	2200      	movs	r2, #0
  4072b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4072b8:	f04f 30ff 	mov.w	r0, #4294967295
  4072bc:	81a3      	strh	r3, [r4, #12]
  4072be:	f8c8 2008 	str.w	r2, [r8, #8]
  4072c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4072c6:	b003      	add	sp, #12
  4072c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072cc:	2000      	movs	r0, #0
  4072ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4072d2:	b003      	add	sp, #12
  4072d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004072d8 <__register_exitproc>:
  4072d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4072dc:	4c25      	ldr	r4, [pc, #148]	; (407374 <__register_exitproc+0x9c>)
  4072de:	6825      	ldr	r5, [r4, #0]
  4072e0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4072e4:	4606      	mov	r6, r0
  4072e6:	4688      	mov	r8, r1
  4072e8:	4692      	mov	sl, r2
  4072ea:	4699      	mov	r9, r3
  4072ec:	b3c4      	cbz	r4, 407360 <__register_exitproc+0x88>
  4072ee:	6860      	ldr	r0, [r4, #4]
  4072f0:	281f      	cmp	r0, #31
  4072f2:	dc17      	bgt.n	407324 <__register_exitproc+0x4c>
  4072f4:	1c43      	adds	r3, r0, #1
  4072f6:	b176      	cbz	r6, 407316 <__register_exitproc+0x3e>
  4072f8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4072fc:	2201      	movs	r2, #1
  4072fe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407302:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407306:	4082      	lsls	r2, r0
  407308:	4311      	orrs	r1, r2
  40730a:	2e02      	cmp	r6, #2
  40730c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407310:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407314:	d01e      	beq.n	407354 <__register_exitproc+0x7c>
  407316:	3002      	adds	r0, #2
  407318:	6063      	str	r3, [r4, #4]
  40731a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40731e:	2000      	movs	r0, #0
  407320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407324:	4b14      	ldr	r3, [pc, #80]	; (407378 <__register_exitproc+0xa0>)
  407326:	b303      	cbz	r3, 40736a <__register_exitproc+0x92>
  407328:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40732c:	f3af 8000 	nop.w
  407330:	4604      	mov	r4, r0
  407332:	b1d0      	cbz	r0, 40736a <__register_exitproc+0x92>
  407334:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407338:	2700      	movs	r7, #0
  40733a:	e880 0088 	stmia.w	r0, {r3, r7}
  40733e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407342:	4638      	mov	r0, r7
  407344:	2301      	movs	r3, #1
  407346:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40734a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40734e:	2e00      	cmp	r6, #0
  407350:	d0e1      	beq.n	407316 <__register_exitproc+0x3e>
  407352:	e7d1      	b.n	4072f8 <__register_exitproc+0x20>
  407354:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407358:	430a      	orrs	r2, r1
  40735a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40735e:	e7da      	b.n	407316 <__register_exitproc+0x3e>
  407360:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  407364:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407368:	e7c1      	b.n	4072ee <__register_exitproc+0x16>
  40736a:	f04f 30ff 	mov.w	r0, #4294967295
  40736e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407372:	bf00      	nop
  407374:	00409120 	.word	0x00409120
  407378:	00000000 	.word	0x00000000

0040737c <_calloc_r>:
  40737c:	b510      	push	{r4, lr}
  40737e:	fb02 f101 	mul.w	r1, r2, r1
  407382:	f7fe ff5b 	bl	40623c <_malloc_r>
  407386:	4604      	mov	r4, r0
  407388:	b1d8      	cbz	r0, 4073c2 <_calloc_r+0x46>
  40738a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40738e:	f022 0203 	bic.w	r2, r2, #3
  407392:	3a04      	subs	r2, #4
  407394:	2a24      	cmp	r2, #36	; 0x24
  407396:	d818      	bhi.n	4073ca <_calloc_r+0x4e>
  407398:	2a13      	cmp	r2, #19
  40739a:	d914      	bls.n	4073c6 <_calloc_r+0x4a>
  40739c:	2300      	movs	r3, #0
  40739e:	2a1b      	cmp	r2, #27
  4073a0:	6003      	str	r3, [r0, #0]
  4073a2:	6043      	str	r3, [r0, #4]
  4073a4:	d916      	bls.n	4073d4 <_calloc_r+0x58>
  4073a6:	2a24      	cmp	r2, #36	; 0x24
  4073a8:	6083      	str	r3, [r0, #8]
  4073aa:	60c3      	str	r3, [r0, #12]
  4073ac:	bf11      	iteee	ne
  4073ae:	f100 0210 	addne.w	r2, r0, #16
  4073b2:	6103      	streq	r3, [r0, #16]
  4073b4:	6143      	streq	r3, [r0, #20]
  4073b6:	f100 0218 	addeq.w	r2, r0, #24
  4073ba:	2300      	movs	r3, #0
  4073bc:	6013      	str	r3, [r2, #0]
  4073be:	6053      	str	r3, [r2, #4]
  4073c0:	6093      	str	r3, [r2, #8]
  4073c2:	4620      	mov	r0, r4
  4073c4:	bd10      	pop	{r4, pc}
  4073c6:	4602      	mov	r2, r0
  4073c8:	e7f7      	b.n	4073ba <_calloc_r+0x3e>
  4073ca:	2100      	movs	r1, #0
  4073cc:	f7fc fa40 	bl	403850 <memset>
  4073d0:	4620      	mov	r0, r4
  4073d2:	bd10      	pop	{r4, pc}
  4073d4:	f100 0208 	add.w	r2, r0, #8
  4073d8:	e7ef      	b.n	4073ba <_calloc_r+0x3e>
  4073da:	bf00      	nop

004073dc <_malloc_trim_r>:
  4073dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4073de:	4f24      	ldr	r7, [pc, #144]	; (407470 <_malloc_trim_r+0x94>)
  4073e0:	460c      	mov	r4, r1
  4073e2:	4606      	mov	r6, r0
  4073e4:	f7ff faf6 	bl	4069d4 <__malloc_lock>
  4073e8:	68bb      	ldr	r3, [r7, #8]
  4073ea:	685d      	ldr	r5, [r3, #4]
  4073ec:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4073f0:	310f      	adds	r1, #15
  4073f2:	f025 0503 	bic.w	r5, r5, #3
  4073f6:	4429      	add	r1, r5
  4073f8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4073fc:	f021 010f 	bic.w	r1, r1, #15
  407400:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407404:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407408:	db07      	blt.n	40741a <_malloc_trim_r+0x3e>
  40740a:	2100      	movs	r1, #0
  40740c:	4630      	mov	r0, r6
  40740e:	f7ff fddf 	bl	406fd0 <_sbrk_r>
  407412:	68bb      	ldr	r3, [r7, #8]
  407414:	442b      	add	r3, r5
  407416:	4298      	cmp	r0, r3
  407418:	d004      	beq.n	407424 <_malloc_trim_r+0x48>
  40741a:	4630      	mov	r0, r6
  40741c:	f7ff fadc 	bl	4069d8 <__malloc_unlock>
  407420:	2000      	movs	r0, #0
  407422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407424:	4261      	negs	r1, r4
  407426:	4630      	mov	r0, r6
  407428:	f7ff fdd2 	bl	406fd0 <_sbrk_r>
  40742c:	3001      	adds	r0, #1
  40742e:	d00d      	beq.n	40744c <_malloc_trim_r+0x70>
  407430:	4b10      	ldr	r3, [pc, #64]	; (407474 <_malloc_trim_r+0x98>)
  407432:	68ba      	ldr	r2, [r7, #8]
  407434:	6819      	ldr	r1, [r3, #0]
  407436:	1b2d      	subs	r5, r5, r4
  407438:	f045 0501 	orr.w	r5, r5, #1
  40743c:	4630      	mov	r0, r6
  40743e:	1b09      	subs	r1, r1, r4
  407440:	6055      	str	r5, [r2, #4]
  407442:	6019      	str	r1, [r3, #0]
  407444:	f7ff fac8 	bl	4069d8 <__malloc_unlock>
  407448:	2001      	movs	r0, #1
  40744a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40744c:	2100      	movs	r1, #0
  40744e:	4630      	mov	r0, r6
  407450:	f7ff fdbe 	bl	406fd0 <_sbrk_r>
  407454:	68ba      	ldr	r2, [r7, #8]
  407456:	1a83      	subs	r3, r0, r2
  407458:	2b0f      	cmp	r3, #15
  40745a:	ddde      	ble.n	40741a <_malloc_trim_r+0x3e>
  40745c:	4c06      	ldr	r4, [pc, #24]	; (407478 <_malloc_trim_r+0x9c>)
  40745e:	4905      	ldr	r1, [pc, #20]	; (407474 <_malloc_trim_r+0x98>)
  407460:	6824      	ldr	r4, [r4, #0]
  407462:	f043 0301 	orr.w	r3, r3, #1
  407466:	1b00      	subs	r0, r0, r4
  407468:	6053      	str	r3, [r2, #4]
  40746a:	6008      	str	r0, [r1, #0]
  40746c:	e7d5      	b.n	40741a <_malloc_trim_r+0x3e>
  40746e:	bf00      	nop
  407470:	20000440 	.word	0x20000440
  407474:	20000a80 	.word	0x20000a80
  407478:	20000848 	.word	0x20000848

0040747c <_free_r>:
  40747c:	2900      	cmp	r1, #0
  40747e:	d044      	beq.n	40750a <_free_r+0x8e>
  407480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407484:	460d      	mov	r5, r1
  407486:	4680      	mov	r8, r0
  407488:	f7ff faa4 	bl	4069d4 <__malloc_lock>
  40748c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407490:	4969      	ldr	r1, [pc, #420]	; (407638 <_free_r+0x1bc>)
  407492:	f027 0301 	bic.w	r3, r7, #1
  407496:	f1a5 0408 	sub.w	r4, r5, #8
  40749a:	18e2      	adds	r2, r4, r3
  40749c:	688e      	ldr	r6, [r1, #8]
  40749e:	6850      	ldr	r0, [r2, #4]
  4074a0:	42b2      	cmp	r2, r6
  4074a2:	f020 0003 	bic.w	r0, r0, #3
  4074a6:	d05e      	beq.n	407566 <_free_r+0xea>
  4074a8:	07fe      	lsls	r6, r7, #31
  4074aa:	6050      	str	r0, [r2, #4]
  4074ac:	d40b      	bmi.n	4074c6 <_free_r+0x4a>
  4074ae:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4074b2:	1be4      	subs	r4, r4, r7
  4074b4:	f101 0e08 	add.w	lr, r1, #8
  4074b8:	68a5      	ldr	r5, [r4, #8]
  4074ba:	4575      	cmp	r5, lr
  4074bc:	443b      	add	r3, r7
  4074be:	d06d      	beq.n	40759c <_free_r+0x120>
  4074c0:	68e7      	ldr	r7, [r4, #12]
  4074c2:	60ef      	str	r7, [r5, #12]
  4074c4:	60bd      	str	r5, [r7, #8]
  4074c6:	1815      	adds	r5, r2, r0
  4074c8:	686d      	ldr	r5, [r5, #4]
  4074ca:	07ed      	lsls	r5, r5, #31
  4074cc:	d53e      	bpl.n	40754c <_free_r+0xd0>
  4074ce:	f043 0201 	orr.w	r2, r3, #1
  4074d2:	6062      	str	r2, [r4, #4]
  4074d4:	50e3      	str	r3, [r4, r3]
  4074d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4074da:	d217      	bcs.n	40750c <_free_r+0x90>
  4074dc:	08db      	lsrs	r3, r3, #3
  4074de:	1c58      	adds	r0, r3, #1
  4074e0:	109a      	asrs	r2, r3, #2
  4074e2:	684d      	ldr	r5, [r1, #4]
  4074e4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4074e8:	60a7      	str	r7, [r4, #8]
  4074ea:	2301      	movs	r3, #1
  4074ec:	4093      	lsls	r3, r2
  4074ee:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4074f2:	432b      	orrs	r3, r5
  4074f4:	3a08      	subs	r2, #8
  4074f6:	60e2      	str	r2, [r4, #12]
  4074f8:	604b      	str	r3, [r1, #4]
  4074fa:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4074fe:	60fc      	str	r4, [r7, #12]
  407500:	4640      	mov	r0, r8
  407502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407506:	f7ff ba67 	b.w	4069d8 <__malloc_unlock>
  40750a:	4770      	bx	lr
  40750c:	0a5a      	lsrs	r2, r3, #9
  40750e:	2a04      	cmp	r2, #4
  407510:	d852      	bhi.n	4075b8 <_free_r+0x13c>
  407512:	099a      	lsrs	r2, r3, #6
  407514:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407518:	00ff      	lsls	r7, r7, #3
  40751a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40751e:	19c8      	adds	r0, r1, r7
  407520:	59ca      	ldr	r2, [r1, r7]
  407522:	3808      	subs	r0, #8
  407524:	4290      	cmp	r0, r2
  407526:	d04f      	beq.n	4075c8 <_free_r+0x14c>
  407528:	6851      	ldr	r1, [r2, #4]
  40752a:	f021 0103 	bic.w	r1, r1, #3
  40752e:	428b      	cmp	r3, r1
  407530:	d232      	bcs.n	407598 <_free_r+0x11c>
  407532:	6892      	ldr	r2, [r2, #8]
  407534:	4290      	cmp	r0, r2
  407536:	d1f7      	bne.n	407528 <_free_r+0xac>
  407538:	68c3      	ldr	r3, [r0, #12]
  40753a:	60a0      	str	r0, [r4, #8]
  40753c:	60e3      	str	r3, [r4, #12]
  40753e:	609c      	str	r4, [r3, #8]
  407540:	60c4      	str	r4, [r0, #12]
  407542:	4640      	mov	r0, r8
  407544:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407548:	f7ff ba46 	b.w	4069d8 <__malloc_unlock>
  40754c:	6895      	ldr	r5, [r2, #8]
  40754e:	4f3b      	ldr	r7, [pc, #236]	; (40763c <_free_r+0x1c0>)
  407550:	42bd      	cmp	r5, r7
  407552:	4403      	add	r3, r0
  407554:	d040      	beq.n	4075d8 <_free_r+0x15c>
  407556:	68d0      	ldr	r0, [r2, #12]
  407558:	60e8      	str	r0, [r5, #12]
  40755a:	f043 0201 	orr.w	r2, r3, #1
  40755e:	6085      	str	r5, [r0, #8]
  407560:	6062      	str	r2, [r4, #4]
  407562:	50e3      	str	r3, [r4, r3]
  407564:	e7b7      	b.n	4074d6 <_free_r+0x5a>
  407566:	07ff      	lsls	r7, r7, #31
  407568:	4403      	add	r3, r0
  40756a:	d407      	bmi.n	40757c <_free_r+0x100>
  40756c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407570:	1aa4      	subs	r4, r4, r2
  407572:	4413      	add	r3, r2
  407574:	68a0      	ldr	r0, [r4, #8]
  407576:	68e2      	ldr	r2, [r4, #12]
  407578:	60c2      	str	r2, [r0, #12]
  40757a:	6090      	str	r0, [r2, #8]
  40757c:	4a30      	ldr	r2, [pc, #192]	; (407640 <_free_r+0x1c4>)
  40757e:	6812      	ldr	r2, [r2, #0]
  407580:	f043 0001 	orr.w	r0, r3, #1
  407584:	4293      	cmp	r3, r2
  407586:	6060      	str	r0, [r4, #4]
  407588:	608c      	str	r4, [r1, #8]
  40758a:	d3b9      	bcc.n	407500 <_free_r+0x84>
  40758c:	4b2d      	ldr	r3, [pc, #180]	; (407644 <_free_r+0x1c8>)
  40758e:	4640      	mov	r0, r8
  407590:	6819      	ldr	r1, [r3, #0]
  407592:	f7ff ff23 	bl	4073dc <_malloc_trim_r>
  407596:	e7b3      	b.n	407500 <_free_r+0x84>
  407598:	4610      	mov	r0, r2
  40759a:	e7cd      	b.n	407538 <_free_r+0xbc>
  40759c:	1811      	adds	r1, r2, r0
  40759e:	6849      	ldr	r1, [r1, #4]
  4075a0:	07c9      	lsls	r1, r1, #31
  4075a2:	d444      	bmi.n	40762e <_free_r+0x1b2>
  4075a4:	6891      	ldr	r1, [r2, #8]
  4075a6:	68d2      	ldr	r2, [r2, #12]
  4075a8:	60ca      	str	r2, [r1, #12]
  4075aa:	4403      	add	r3, r0
  4075ac:	f043 0001 	orr.w	r0, r3, #1
  4075b0:	6091      	str	r1, [r2, #8]
  4075b2:	6060      	str	r0, [r4, #4]
  4075b4:	50e3      	str	r3, [r4, r3]
  4075b6:	e7a3      	b.n	407500 <_free_r+0x84>
  4075b8:	2a14      	cmp	r2, #20
  4075ba:	d816      	bhi.n	4075ea <_free_r+0x16e>
  4075bc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4075c0:	00ff      	lsls	r7, r7, #3
  4075c2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4075c6:	e7aa      	b.n	40751e <_free_r+0xa2>
  4075c8:	10aa      	asrs	r2, r5, #2
  4075ca:	2301      	movs	r3, #1
  4075cc:	684d      	ldr	r5, [r1, #4]
  4075ce:	4093      	lsls	r3, r2
  4075d0:	432b      	orrs	r3, r5
  4075d2:	604b      	str	r3, [r1, #4]
  4075d4:	4603      	mov	r3, r0
  4075d6:	e7b0      	b.n	40753a <_free_r+0xbe>
  4075d8:	f043 0201 	orr.w	r2, r3, #1
  4075dc:	614c      	str	r4, [r1, #20]
  4075de:	610c      	str	r4, [r1, #16]
  4075e0:	60e5      	str	r5, [r4, #12]
  4075e2:	60a5      	str	r5, [r4, #8]
  4075e4:	6062      	str	r2, [r4, #4]
  4075e6:	50e3      	str	r3, [r4, r3]
  4075e8:	e78a      	b.n	407500 <_free_r+0x84>
  4075ea:	2a54      	cmp	r2, #84	; 0x54
  4075ec:	d806      	bhi.n	4075fc <_free_r+0x180>
  4075ee:	0b1a      	lsrs	r2, r3, #12
  4075f0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4075f4:	00ff      	lsls	r7, r7, #3
  4075f6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4075fa:	e790      	b.n	40751e <_free_r+0xa2>
  4075fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407600:	d806      	bhi.n	407610 <_free_r+0x194>
  407602:	0bda      	lsrs	r2, r3, #15
  407604:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407608:	00ff      	lsls	r7, r7, #3
  40760a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40760e:	e786      	b.n	40751e <_free_r+0xa2>
  407610:	f240 5054 	movw	r0, #1364	; 0x554
  407614:	4282      	cmp	r2, r0
  407616:	d806      	bhi.n	407626 <_free_r+0x1aa>
  407618:	0c9a      	lsrs	r2, r3, #18
  40761a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40761e:	00ff      	lsls	r7, r7, #3
  407620:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407624:	e77b      	b.n	40751e <_free_r+0xa2>
  407626:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40762a:	257e      	movs	r5, #126	; 0x7e
  40762c:	e777      	b.n	40751e <_free_r+0xa2>
  40762e:	f043 0101 	orr.w	r1, r3, #1
  407632:	6061      	str	r1, [r4, #4]
  407634:	6013      	str	r3, [r2, #0]
  407636:	e763      	b.n	407500 <_free_r+0x84>
  407638:	20000440 	.word	0x20000440
  40763c:	20000448 	.word	0x20000448
  407640:	2000084c 	.word	0x2000084c
  407644:	20000ab0 	.word	0x20000ab0

00407648 <__ascii_mbtowc>:
  407648:	b082      	sub	sp, #8
  40764a:	b149      	cbz	r1, 407660 <__ascii_mbtowc+0x18>
  40764c:	b15a      	cbz	r2, 407666 <__ascii_mbtowc+0x1e>
  40764e:	b16b      	cbz	r3, 40766c <__ascii_mbtowc+0x24>
  407650:	7813      	ldrb	r3, [r2, #0]
  407652:	600b      	str	r3, [r1, #0]
  407654:	7812      	ldrb	r2, [r2, #0]
  407656:	1c10      	adds	r0, r2, #0
  407658:	bf18      	it	ne
  40765a:	2001      	movne	r0, #1
  40765c:	b002      	add	sp, #8
  40765e:	4770      	bx	lr
  407660:	a901      	add	r1, sp, #4
  407662:	2a00      	cmp	r2, #0
  407664:	d1f3      	bne.n	40764e <__ascii_mbtowc+0x6>
  407666:	4610      	mov	r0, r2
  407668:	b002      	add	sp, #8
  40766a:	4770      	bx	lr
  40766c:	f06f 0001 	mvn.w	r0, #1
  407670:	e7f4      	b.n	40765c <__ascii_mbtowc+0x14>
  407672:	bf00      	nop

00407674 <memmove>:
  407674:	4288      	cmp	r0, r1
  407676:	b5f0      	push	{r4, r5, r6, r7, lr}
  407678:	d90d      	bls.n	407696 <memmove+0x22>
  40767a:	188b      	adds	r3, r1, r2
  40767c:	4298      	cmp	r0, r3
  40767e:	d20a      	bcs.n	407696 <memmove+0x22>
  407680:	1884      	adds	r4, r0, r2
  407682:	2a00      	cmp	r2, #0
  407684:	d051      	beq.n	40772a <memmove+0xb6>
  407686:	4622      	mov	r2, r4
  407688:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40768c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407690:	4299      	cmp	r1, r3
  407692:	d1f9      	bne.n	407688 <memmove+0x14>
  407694:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407696:	2a0f      	cmp	r2, #15
  407698:	d948      	bls.n	40772c <memmove+0xb8>
  40769a:	ea41 0300 	orr.w	r3, r1, r0
  40769e:	079b      	lsls	r3, r3, #30
  4076a0:	d146      	bne.n	407730 <memmove+0xbc>
  4076a2:	f100 0410 	add.w	r4, r0, #16
  4076a6:	f101 0310 	add.w	r3, r1, #16
  4076aa:	4615      	mov	r5, r2
  4076ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4076b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4076b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4076b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4076bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4076c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4076c4:	3d10      	subs	r5, #16
  4076c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4076ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4076ce:	2d0f      	cmp	r5, #15
  4076d0:	f103 0310 	add.w	r3, r3, #16
  4076d4:	f104 0410 	add.w	r4, r4, #16
  4076d8:	d8e8      	bhi.n	4076ac <memmove+0x38>
  4076da:	f1a2 0310 	sub.w	r3, r2, #16
  4076de:	f023 030f 	bic.w	r3, r3, #15
  4076e2:	f002 0e0f 	and.w	lr, r2, #15
  4076e6:	3310      	adds	r3, #16
  4076e8:	f1be 0f03 	cmp.w	lr, #3
  4076ec:	4419      	add	r1, r3
  4076ee:	4403      	add	r3, r0
  4076f0:	d921      	bls.n	407736 <memmove+0xc2>
  4076f2:	1f1e      	subs	r6, r3, #4
  4076f4:	460d      	mov	r5, r1
  4076f6:	4674      	mov	r4, lr
  4076f8:	3c04      	subs	r4, #4
  4076fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4076fe:	f846 7f04 	str.w	r7, [r6, #4]!
  407702:	2c03      	cmp	r4, #3
  407704:	d8f8      	bhi.n	4076f8 <memmove+0x84>
  407706:	f1ae 0404 	sub.w	r4, lr, #4
  40770a:	f024 0403 	bic.w	r4, r4, #3
  40770e:	3404      	adds	r4, #4
  407710:	4421      	add	r1, r4
  407712:	4423      	add	r3, r4
  407714:	f002 0203 	and.w	r2, r2, #3
  407718:	b162      	cbz	r2, 407734 <memmove+0xc0>
  40771a:	3b01      	subs	r3, #1
  40771c:	440a      	add	r2, r1
  40771e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407722:	f803 4f01 	strb.w	r4, [r3, #1]!
  407726:	428a      	cmp	r2, r1
  407728:	d1f9      	bne.n	40771e <memmove+0xaa>
  40772a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40772c:	4603      	mov	r3, r0
  40772e:	e7f3      	b.n	407718 <memmove+0xa4>
  407730:	4603      	mov	r3, r0
  407732:	e7f2      	b.n	40771a <memmove+0xa6>
  407734:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407736:	4672      	mov	r2, lr
  407738:	e7ee      	b.n	407718 <memmove+0xa4>
  40773a:	bf00      	nop

0040773c <_realloc_r>:
  40773c:	2900      	cmp	r1, #0
  40773e:	f000 8095 	beq.w	40786c <_realloc_r+0x130>
  407742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407746:	460d      	mov	r5, r1
  407748:	4616      	mov	r6, r2
  40774a:	b083      	sub	sp, #12
  40774c:	4680      	mov	r8, r0
  40774e:	f106 070b 	add.w	r7, r6, #11
  407752:	f7ff f93f 	bl	4069d4 <__malloc_lock>
  407756:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40775a:	2f16      	cmp	r7, #22
  40775c:	f02e 0403 	bic.w	r4, lr, #3
  407760:	f1a5 0908 	sub.w	r9, r5, #8
  407764:	d83c      	bhi.n	4077e0 <_realloc_r+0xa4>
  407766:	2210      	movs	r2, #16
  407768:	4617      	mov	r7, r2
  40776a:	42be      	cmp	r6, r7
  40776c:	d83d      	bhi.n	4077ea <_realloc_r+0xae>
  40776e:	4294      	cmp	r4, r2
  407770:	da43      	bge.n	4077fa <_realloc_r+0xbe>
  407772:	4bc4      	ldr	r3, [pc, #784]	; (407a84 <_realloc_r+0x348>)
  407774:	6899      	ldr	r1, [r3, #8]
  407776:	eb09 0004 	add.w	r0, r9, r4
  40777a:	4288      	cmp	r0, r1
  40777c:	f000 80b4 	beq.w	4078e8 <_realloc_r+0x1ac>
  407780:	6843      	ldr	r3, [r0, #4]
  407782:	f023 0101 	bic.w	r1, r3, #1
  407786:	4401      	add	r1, r0
  407788:	6849      	ldr	r1, [r1, #4]
  40778a:	07c9      	lsls	r1, r1, #31
  40778c:	d54c      	bpl.n	407828 <_realloc_r+0xec>
  40778e:	f01e 0f01 	tst.w	lr, #1
  407792:	f000 809b 	beq.w	4078cc <_realloc_r+0x190>
  407796:	4631      	mov	r1, r6
  407798:	4640      	mov	r0, r8
  40779a:	f7fe fd4f 	bl	40623c <_malloc_r>
  40779e:	4606      	mov	r6, r0
  4077a0:	2800      	cmp	r0, #0
  4077a2:	d03a      	beq.n	40781a <_realloc_r+0xde>
  4077a4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4077a8:	f023 0301 	bic.w	r3, r3, #1
  4077ac:	444b      	add	r3, r9
  4077ae:	f1a0 0208 	sub.w	r2, r0, #8
  4077b2:	429a      	cmp	r2, r3
  4077b4:	f000 8121 	beq.w	4079fa <_realloc_r+0x2be>
  4077b8:	1f22      	subs	r2, r4, #4
  4077ba:	2a24      	cmp	r2, #36	; 0x24
  4077bc:	f200 8107 	bhi.w	4079ce <_realloc_r+0x292>
  4077c0:	2a13      	cmp	r2, #19
  4077c2:	f200 80db 	bhi.w	40797c <_realloc_r+0x240>
  4077c6:	4603      	mov	r3, r0
  4077c8:	462a      	mov	r2, r5
  4077ca:	6811      	ldr	r1, [r2, #0]
  4077cc:	6019      	str	r1, [r3, #0]
  4077ce:	6851      	ldr	r1, [r2, #4]
  4077d0:	6059      	str	r1, [r3, #4]
  4077d2:	6892      	ldr	r2, [r2, #8]
  4077d4:	609a      	str	r2, [r3, #8]
  4077d6:	4629      	mov	r1, r5
  4077d8:	4640      	mov	r0, r8
  4077da:	f7ff fe4f 	bl	40747c <_free_r>
  4077de:	e01c      	b.n	40781a <_realloc_r+0xde>
  4077e0:	f027 0707 	bic.w	r7, r7, #7
  4077e4:	2f00      	cmp	r7, #0
  4077e6:	463a      	mov	r2, r7
  4077e8:	dabf      	bge.n	40776a <_realloc_r+0x2e>
  4077ea:	2600      	movs	r6, #0
  4077ec:	230c      	movs	r3, #12
  4077ee:	4630      	mov	r0, r6
  4077f0:	f8c8 3000 	str.w	r3, [r8]
  4077f4:	b003      	add	sp, #12
  4077f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4077fa:	462e      	mov	r6, r5
  4077fc:	1be3      	subs	r3, r4, r7
  4077fe:	2b0f      	cmp	r3, #15
  407800:	d81e      	bhi.n	407840 <_realloc_r+0x104>
  407802:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407806:	f003 0301 	and.w	r3, r3, #1
  40780a:	4323      	orrs	r3, r4
  40780c:	444c      	add	r4, r9
  40780e:	f8c9 3004 	str.w	r3, [r9, #4]
  407812:	6863      	ldr	r3, [r4, #4]
  407814:	f043 0301 	orr.w	r3, r3, #1
  407818:	6063      	str	r3, [r4, #4]
  40781a:	4640      	mov	r0, r8
  40781c:	f7ff f8dc 	bl	4069d8 <__malloc_unlock>
  407820:	4630      	mov	r0, r6
  407822:	b003      	add	sp, #12
  407824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407828:	f023 0303 	bic.w	r3, r3, #3
  40782c:	18e1      	adds	r1, r4, r3
  40782e:	4291      	cmp	r1, r2
  407830:	db1f      	blt.n	407872 <_realloc_r+0x136>
  407832:	68c3      	ldr	r3, [r0, #12]
  407834:	6882      	ldr	r2, [r0, #8]
  407836:	462e      	mov	r6, r5
  407838:	60d3      	str	r3, [r2, #12]
  40783a:	460c      	mov	r4, r1
  40783c:	609a      	str	r2, [r3, #8]
  40783e:	e7dd      	b.n	4077fc <_realloc_r+0xc0>
  407840:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407844:	eb09 0107 	add.w	r1, r9, r7
  407848:	f002 0201 	and.w	r2, r2, #1
  40784c:	444c      	add	r4, r9
  40784e:	f043 0301 	orr.w	r3, r3, #1
  407852:	4317      	orrs	r7, r2
  407854:	f8c9 7004 	str.w	r7, [r9, #4]
  407858:	604b      	str	r3, [r1, #4]
  40785a:	6863      	ldr	r3, [r4, #4]
  40785c:	f043 0301 	orr.w	r3, r3, #1
  407860:	3108      	adds	r1, #8
  407862:	6063      	str	r3, [r4, #4]
  407864:	4640      	mov	r0, r8
  407866:	f7ff fe09 	bl	40747c <_free_r>
  40786a:	e7d6      	b.n	40781a <_realloc_r+0xde>
  40786c:	4611      	mov	r1, r2
  40786e:	f7fe bce5 	b.w	40623c <_malloc_r>
  407872:	f01e 0f01 	tst.w	lr, #1
  407876:	d18e      	bne.n	407796 <_realloc_r+0x5a>
  407878:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40787c:	eba9 0a01 	sub.w	sl, r9, r1
  407880:	f8da 1004 	ldr.w	r1, [sl, #4]
  407884:	f021 0103 	bic.w	r1, r1, #3
  407888:	440b      	add	r3, r1
  40788a:	4423      	add	r3, r4
  40788c:	4293      	cmp	r3, r2
  40788e:	db25      	blt.n	4078dc <_realloc_r+0x1a0>
  407890:	68c2      	ldr	r2, [r0, #12]
  407892:	6881      	ldr	r1, [r0, #8]
  407894:	4656      	mov	r6, sl
  407896:	60ca      	str	r2, [r1, #12]
  407898:	6091      	str	r1, [r2, #8]
  40789a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40789e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4078a2:	1f22      	subs	r2, r4, #4
  4078a4:	2a24      	cmp	r2, #36	; 0x24
  4078a6:	60c1      	str	r1, [r0, #12]
  4078a8:	6088      	str	r0, [r1, #8]
  4078aa:	f200 8094 	bhi.w	4079d6 <_realloc_r+0x29a>
  4078ae:	2a13      	cmp	r2, #19
  4078b0:	d96f      	bls.n	407992 <_realloc_r+0x256>
  4078b2:	6829      	ldr	r1, [r5, #0]
  4078b4:	f8ca 1008 	str.w	r1, [sl, #8]
  4078b8:	6869      	ldr	r1, [r5, #4]
  4078ba:	f8ca 100c 	str.w	r1, [sl, #12]
  4078be:	2a1b      	cmp	r2, #27
  4078c0:	f200 80a2 	bhi.w	407a08 <_realloc_r+0x2cc>
  4078c4:	3508      	adds	r5, #8
  4078c6:	f10a 0210 	add.w	r2, sl, #16
  4078ca:	e063      	b.n	407994 <_realloc_r+0x258>
  4078cc:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4078d0:	eba9 0a03 	sub.w	sl, r9, r3
  4078d4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4078d8:	f021 0103 	bic.w	r1, r1, #3
  4078dc:	1863      	adds	r3, r4, r1
  4078de:	4293      	cmp	r3, r2
  4078e0:	f6ff af59 	blt.w	407796 <_realloc_r+0x5a>
  4078e4:	4656      	mov	r6, sl
  4078e6:	e7d8      	b.n	40789a <_realloc_r+0x15e>
  4078e8:	6841      	ldr	r1, [r0, #4]
  4078ea:	f021 0b03 	bic.w	fp, r1, #3
  4078ee:	44a3      	add	fp, r4
  4078f0:	f107 0010 	add.w	r0, r7, #16
  4078f4:	4583      	cmp	fp, r0
  4078f6:	da56      	bge.n	4079a6 <_realloc_r+0x26a>
  4078f8:	f01e 0f01 	tst.w	lr, #1
  4078fc:	f47f af4b 	bne.w	407796 <_realloc_r+0x5a>
  407900:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407904:	eba9 0a01 	sub.w	sl, r9, r1
  407908:	f8da 1004 	ldr.w	r1, [sl, #4]
  40790c:	f021 0103 	bic.w	r1, r1, #3
  407910:	448b      	add	fp, r1
  407912:	4558      	cmp	r0, fp
  407914:	dce2      	bgt.n	4078dc <_realloc_r+0x1a0>
  407916:	4656      	mov	r6, sl
  407918:	f8da 100c 	ldr.w	r1, [sl, #12]
  40791c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407920:	1f22      	subs	r2, r4, #4
  407922:	2a24      	cmp	r2, #36	; 0x24
  407924:	60c1      	str	r1, [r0, #12]
  407926:	6088      	str	r0, [r1, #8]
  407928:	f200 808f 	bhi.w	407a4a <_realloc_r+0x30e>
  40792c:	2a13      	cmp	r2, #19
  40792e:	f240 808a 	bls.w	407a46 <_realloc_r+0x30a>
  407932:	6829      	ldr	r1, [r5, #0]
  407934:	f8ca 1008 	str.w	r1, [sl, #8]
  407938:	6869      	ldr	r1, [r5, #4]
  40793a:	f8ca 100c 	str.w	r1, [sl, #12]
  40793e:	2a1b      	cmp	r2, #27
  407940:	f200 808a 	bhi.w	407a58 <_realloc_r+0x31c>
  407944:	3508      	adds	r5, #8
  407946:	f10a 0210 	add.w	r2, sl, #16
  40794a:	6829      	ldr	r1, [r5, #0]
  40794c:	6011      	str	r1, [r2, #0]
  40794e:	6869      	ldr	r1, [r5, #4]
  407950:	6051      	str	r1, [r2, #4]
  407952:	68a9      	ldr	r1, [r5, #8]
  407954:	6091      	str	r1, [r2, #8]
  407956:	eb0a 0107 	add.w	r1, sl, r7
  40795a:	ebab 0207 	sub.w	r2, fp, r7
  40795e:	f042 0201 	orr.w	r2, r2, #1
  407962:	6099      	str	r1, [r3, #8]
  407964:	604a      	str	r2, [r1, #4]
  407966:	f8da 3004 	ldr.w	r3, [sl, #4]
  40796a:	f003 0301 	and.w	r3, r3, #1
  40796e:	431f      	orrs	r7, r3
  407970:	4640      	mov	r0, r8
  407972:	f8ca 7004 	str.w	r7, [sl, #4]
  407976:	f7ff f82f 	bl	4069d8 <__malloc_unlock>
  40797a:	e751      	b.n	407820 <_realloc_r+0xe4>
  40797c:	682b      	ldr	r3, [r5, #0]
  40797e:	6003      	str	r3, [r0, #0]
  407980:	686b      	ldr	r3, [r5, #4]
  407982:	6043      	str	r3, [r0, #4]
  407984:	2a1b      	cmp	r2, #27
  407986:	d82d      	bhi.n	4079e4 <_realloc_r+0x2a8>
  407988:	f100 0308 	add.w	r3, r0, #8
  40798c:	f105 0208 	add.w	r2, r5, #8
  407990:	e71b      	b.n	4077ca <_realloc_r+0x8e>
  407992:	4632      	mov	r2, r6
  407994:	6829      	ldr	r1, [r5, #0]
  407996:	6011      	str	r1, [r2, #0]
  407998:	6869      	ldr	r1, [r5, #4]
  40799a:	6051      	str	r1, [r2, #4]
  40799c:	68a9      	ldr	r1, [r5, #8]
  40799e:	6091      	str	r1, [r2, #8]
  4079a0:	461c      	mov	r4, r3
  4079a2:	46d1      	mov	r9, sl
  4079a4:	e72a      	b.n	4077fc <_realloc_r+0xc0>
  4079a6:	eb09 0107 	add.w	r1, r9, r7
  4079aa:	ebab 0b07 	sub.w	fp, fp, r7
  4079ae:	f04b 0201 	orr.w	r2, fp, #1
  4079b2:	6099      	str	r1, [r3, #8]
  4079b4:	604a      	str	r2, [r1, #4]
  4079b6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4079ba:	f003 0301 	and.w	r3, r3, #1
  4079be:	431f      	orrs	r7, r3
  4079c0:	4640      	mov	r0, r8
  4079c2:	f845 7c04 	str.w	r7, [r5, #-4]
  4079c6:	f7ff f807 	bl	4069d8 <__malloc_unlock>
  4079ca:	462e      	mov	r6, r5
  4079cc:	e728      	b.n	407820 <_realloc_r+0xe4>
  4079ce:	4629      	mov	r1, r5
  4079d0:	f7ff fe50 	bl	407674 <memmove>
  4079d4:	e6ff      	b.n	4077d6 <_realloc_r+0x9a>
  4079d6:	4629      	mov	r1, r5
  4079d8:	4630      	mov	r0, r6
  4079da:	461c      	mov	r4, r3
  4079dc:	46d1      	mov	r9, sl
  4079de:	f7ff fe49 	bl	407674 <memmove>
  4079e2:	e70b      	b.n	4077fc <_realloc_r+0xc0>
  4079e4:	68ab      	ldr	r3, [r5, #8]
  4079e6:	6083      	str	r3, [r0, #8]
  4079e8:	68eb      	ldr	r3, [r5, #12]
  4079ea:	60c3      	str	r3, [r0, #12]
  4079ec:	2a24      	cmp	r2, #36	; 0x24
  4079ee:	d017      	beq.n	407a20 <_realloc_r+0x2e4>
  4079f0:	f100 0310 	add.w	r3, r0, #16
  4079f4:	f105 0210 	add.w	r2, r5, #16
  4079f8:	e6e7      	b.n	4077ca <_realloc_r+0x8e>
  4079fa:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4079fe:	f023 0303 	bic.w	r3, r3, #3
  407a02:	441c      	add	r4, r3
  407a04:	462e      	mov	r6, r5
  407a06:	e6f9      	b.n	4077fc <_realloc_r+0xc0>
  407a08:	68a9      	ldr	r1, [r5, #8]
  407a0a:	f8ca 1010 	str.w	r1, [sl, #16]
  407a0e:	68e9      	ldr	r1, [r5, #12]
  407a10:	f8ca 1014 	str.w	r1, [sl, #20]
  407a14:	2a24      	cmp	r2, #36	; 0x24
  407a16:	d00c      	beq.n	407a32 <_realloc_r+0x2f6>
  407a18:	3510      	adds	r5, #16
  407a1a:	f10a 0218 	add.w	r2, sl, #24
  407a1e:	e7b9      	b.n	407994 <_realloc_r+0x258>
  407a20:	692b      	ldr	r3, [r5, #16]
  407a22:	6103      	str	r3, [r0, #16]
  407a24:	696b      	ldr	r3, [r5, #20]
  407a26:	6143      	str	r3, [r0, #20]
  407a28:	f105 0218 	add.w	r2, r5, #24
  407a2c:	f100 0318 	add.w	r3, r0, #24
  407a30:	e6cb      	b.n	4077ca <_realloc_r+0x8e>
  407a32:	692a      	ldr	r2, [r5, #16]
  407a34:	f8ca 2018 	str.w	r2, [sl, #24]
  407a38:	696a      	ldr	r2, [r5, #20]
  407a3a:	f8ca 201c 	str.w	r2, [sl, #28]
  407a3e:	3518      	adds	r5, #24
  407a40:	f10a 0220 	add.w	r2, sl, #32
  407a44:	e7a6      	b.n	407994 <_realloc_r+0x258>
  407a46:	4632      	mov	r2, r6
  407a48:	e77f      	b.n	40794a <_realloc_r+0x20e>
  407a4a:	4629      	mov	r1, r5
  407a4c:	4630      	mov	r0, r6
  407a4e:	9301      	str	r3, [sp, #4]
  407a50:	f7ff fe10 	bl	407674 <memmove>
  407a54:	9b01      	ldr	r3, [sp, #4]
  407a56:	e77e      	b.n	407956 <_realloc_r+0x21a>
  407a58:	68a9      	ldr	r1, [r5, #8]
  407a5a:	f8ca 1010 	str.w	r1, [sl, #16]
  407a5e:	68e9      	ldr	r1, [r5, #12]
  407a60:	f8ca 1014 	str.w	r1, [sl, #20]
  407a64:	2a24      	cmp	r2, #36	; 0x24
  407a66:	d003      	beq.n	407a70 <_realloc_r+0x334>
  407a68:	3510      	adds	r5, #16
  407a6a:	f10a 0218 	add.w	r2, sl, #24
  407a6e:	e76c      	b.n	40794a <_realloc_r+0x20e>
  407a70:	692a      	ldr	r2, [r5, #16]
  407a72:	f8ca 2018 	str.w	r2, [sl, #24]
  407a76:	696a      	ldr	r2, [r5, #20]
  407a78:	f8ca 201c 	str.w	r2, [sl, #28]
  407a7c:	3518      	adds	r5, #24
  407a7e:	f10a 0220 	add.w	r2, sl, #32
  407a82:	e762      	b.n	40794a <_realloc_r+0x20e>
  407a84:	20000440 	.word	0x20000440

00407a88 <__ascii_wctomb>:
  407a88:	b121      	cbz	r1, 407a94 <__ascii_wctomb+0xc>
  407a8a:	2aff      	cmp	r2, #255	; 0xff
  407a8c:	d804      	bhi.n	407a98 <__ascii_wctomb+0x10>
  407a8e:	700a      	strb	r2, [r1, #0]
  407a90:	2001      	movs	r0, #1
  407a92:	4770      	bx	lr
  407a94:	4608      	mov	r0, r1
  407a96:	4770      	bx	lr
  407a98:	238a      	movs	r3, #138	; 0x8a
  407a9a:	6003      	str	r3, [r0, #0]
  407a9c:	f04f 30ff 	mov.w	r0, #4294967295
  407aa0:	4770      	bx	lr
  407aa2:	bf00      	nop

00407aa4 <__aeabi_drsub>:
  407aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407aa8:	e002      	b.n	407ab0 <__adddf3>
  407aaa:	bf00      	nop

00407aac <__aeabi_dsub>:
  407aac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407ab0 <__adddf3>:
  407ab0:	b530      	push	{r4, r5, lr}
  407ab2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407ab6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407aba:	ea94 0f05 	teq	r4, r5
  407abe:	bf08      	it	eq
  407ac0:	ea90 0f02 	teqeq	r0, r2
  407ac4:	bf1f      	itttt	ne
  407ac6:	ea54 0c00 	orrsne.w	ip, r4, r0
  407aca:	ea55 0c02 	orrsne.w	ip, r5, r2
  407ace:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407ad2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407ad6:	f000 80e2 	beq.w	407c9e <__adddf3+0x1ee>
  407ada:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407ade:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407ae2:	bfb8      	it	lt
  407ae4:	426d      	neglt	r5, r5
  407ae6:	dd0c      	ble.n	407b02 <__adddf3+0x52>
  407ae8:	442c      	add	r4, r5
  407aea:	ea80 0202 	eor.w	r2, r0, r2
  407aee:	ea81 0303 	eor.w	r3, r1, r3
  407af2:	ea82 0000 	eor.w	r0, r2, r0
  407af6:	ea83 0101 	eor.w	r1, r3, r1
  407afa:	ea80 0202 	eor.w	r2, r0, r2
  407afe:	ea81 0303 	eor.w	r3, r1, r3
  407b02:	2d36      	cmp	r5, #54	; 0x36
  407b04:	bf88      	it	hi
  407b06:	bd30      	pophi	{r4, r5, pc}
  407b08:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407b0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407b10:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407b14:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407b18:	d002      	beq.n	407b20 <__adddf3+0x70>
  407b1a:	4240      	negs	r0, r0
  407b1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407b20:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407b24:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407b28:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407b2c:	d002      	beq.n	407b34 <__adddf3+0x84>
  407b2e:	4252      	negs	r2, r2
  407b30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407b34:	ea94 0f05 	teq	r4, r5
  407b38:	f000 80a7 	beq.w	407c8a <__adddf3+0x1da>
  407b3c:	f1a4 0401 	sub.w	r4, r4, #1
  407b40:	f1d5 0e20 	rsbs	lr, r5, #32
  407b44:	db0d      	blt.n	407b62 <__adddf3+0xb2>
  407b46:	fa02 fc0e 	lsl.w	ip, r2, lr
  407b4a:	fa22 f205 	lsr.w	r2, r2, r5
  407b4e:	1880      	adds	r0, r0, r2
  407b50:	f141 0100 	adc.w	r1, r1, #0
  407b54:	fa03 f20e 	lsl.w	r2, r3, lr
  407b58:	1880      	adds	r0, r0, r2
  407b5a:	fa43 f305 	asr.w	r3, r3, r5
  407b5e:	4159      	adcs	r1, r3
  407b60:	e00e      	b.n	407b80 <__adddf3+0xd0>
  407b62:	f1a5 0520 	sub.w	r5, r5, #32
  407b66:	f10e 0e20 	add.w	lr, lr, #32
  407b6a:	2a01      	cmp	r2, #1
  407b6c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407b70:	bf28      	it	cs
  407b72:	f04c 0c02 	orrcs.w	ip, ip, #2
  407b76:	fa43 f305 	asr.w	r3, r3, r5
  407b7a:	18c0      	adds	r0, r0, r3
  407b7c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407b80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407b84:	d507      	bpl.n	407b96 <__adddf3+0xe6>
  407b86:	f04f 0e00 	mov.w	lr, #0
  407b8a:	f1dc 0c00 	rsbs	ip, ip, #0
  407b8e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407b92:	eb6e 0101 	sbc.w	r1, lr, r1
  407b96:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407b9a:	d31b      	bcc.n	407bd4 <__adddf3+0x124>
  407b9c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407ba0:	d30c      	bcc.n	407bbc <__adddf3+0x10c>
  407ba2:	0849      	lsrs	r1, r1, #1
  407ba4:	ea5f 0030 	movs.w	r0, r0, rrx
  407ba8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407bac:	f104 0401 	add.w	r4, r4, #1
  407bb0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407bb4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407bb8:	f080 809a 	bcs.w	407cf0 <__adddf3+0x240>
  407bbc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407bc0:	bf08      	it	eq
  407bc2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407bc6:	f150 0000 	adcs.w	r0, r0, #0
  407bca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407bce:	ea41 0105 	orr.w	r1, r1, r5
  407bd2:	bd30      	pop	{r4, r5, pc}
  407bd4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407bd8:	4140      	adcs	r0, r0
  407bda:	eb41 0101 	adc.w	r1, r1, r1
  407bde:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407be2:	f1a4 0401 	sub.w	r4, r4, #1
  407be6:	d1e9      	bne.n	407bbc <__adddf3+0x10c>
  407be8:	f091 0f00 	teq	r1, #0
  407bec:	bf04      	itt	eq
  407bee:	4601      	moveq	r1, r0
  407bf0:	2000      	moveq	r0, #0
  407bf2:	fab1 f381 	clz	r3, r1
  407bf6:	bf08      	it	eq
  407bf8:	3320      	addeq	r3, #32
  407bfa:	f1a3 030b 	sub.w	r3, r3, #11
  407bfe:	f1b3 0220 	subs.w	r2, r3, #32
  407c02:	da0c      	bge.n	407c1e <__adddf3+0x16e>
  407c04:	320c      	adds	r2, #12
  407c06:	dd08      	ble.n	407c1a <__adddf3+0x16a>
  407c08:	f102 0c14 	add.w	ip, r2, #20
  407c0c:	f1c2 020c 	rsb	r2, r2, #12
  407c10:	fa01 f00c 	lsl.w	r0, r1, ip
  407c14:	fa21 f102 	lsr.w	r1, r1, r2
  407c18:	e00c      	b.n	407c34 <__adddf3+0x184>
  407c1a:	f102 0214 	add.w	r2, r2, #20
  407c1e:	bfd8      	it	le
  407c20:	f1c2 0c20 	rsble	ip, r2, #32
  407c24:	fa01 f102 	lsl.w	r1, r1, r2
  407c28:	fa20 fc0c 	lsr.w	ip, r0, ip
  407c2c:	bfdc      	itt	le
  407c2e:	ea41 010c 	orrle.w	r1, r1, ip
  407c32:	4090      	lslle	r0, r2
  407c34:	1ae4      	subs	r4, r4, r3
  407c36:	bfa2      	ittt	ge
  407c38:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407c3c:	4329      	orrge	r1, r5
  407c3e:	bd30      	popge	{r4, r5, pc}
  407c40:	ea6f 0404 	mvn.w	r4, r4
  407c44:	3c1f      	subs	r4, #31
  407c46:	da1c      	bge.n	407c82 <__adddf3+0x1d2>
  407c48:	340c      	adds	r4, #12
  407c4a:	dc0e      	bgt.n	407c6a <__adddf3+0x1ba>
  407c4c:	f104 0414 	add.w	r4, r4, #20
  407c50:	f1c4 0220 	rsb	r2, r4, #32
  407c54:	fa20 f004 	lsr.w	r0, r0, r4
  407c58:	fa01 f302 	lsl.w	r3, r1, r2
  407c5c:	ea40 0003 	orr.w	r0, r0, r3
  407c60:	fa21 f304 	lsr.w	r3, r1, r4
  407c64:	ea45 0103 	orr.w	r1, r5, r3
  407c68:	bd30      	pop	{r4, r5, pc}
  407c6a:	f1c4 040c 	rsb	r4, r4, #12
  407c6e:	f1c4 0220 	rsb	r2, r4, #32
  407c72:	fa20 f002 	lsr.w	r0, r0, r2
  407c76:	fa01 f304 	lsl.w	r3, r1, r4
  407c7a:	ea40 0003 	orr.w	r0, r0, r3
  407c7e:	4629      	mov	r1, r5
  407c80:	bd30      	pop	{r4, r5, pc}
  407c82:	fa21 f004 	lsr.w	r0, r1, r4
  407c86:	4629      	mov	r1, r5
  407c88:	bd30      	pop	{r4, r5, pc}
  407c8a:	f094 0f00 	teq	r4, #0
  407c8e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407c92:	bf06      	itte	eq
  407c94:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407c98:	3401      	addeq	r4, #1
  407c9a:	3d01      	subne	r5, #1
  407c9c:	e74e      	b.n	407b3c <__adddf3+0x8c>
  407c9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407ca2:	bf18      	it	ne
  407ca4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407ca8:	d029      	beq.n	407cfe <__adddf3+0x24e>
  407caa:	ea94 0f05 	teq	r4, r5
  407cae:	bf08      	it	eq
  407cb0:	ea90 0f02 	teqeq	r0, r2
  407cb4:	d005      	beq.n	407cc2 <__adddf3+0x212>
  407cb6:	ea54 0c00 	orrs.w	ip, r4, r0
  407cba:	bf04      	itt	eq
  407cbc:	4619      	moveq	r1, r3
  407cbe:	4610      	moveq	r0, r2
  407cc0:	bd30      	pop	{r4, r5, pc}
  407cc2:	ea91 0f03 	teq	r1, r3
  407cc6:	bf1e      	ittt	ne
  407cc8:	2100      	movne	r1, #0
  407cca:	2000      	movne	r0, #0
  407ccc:	bd30      	popne	{r4, r5, pc}
  407cce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407cd2:	d105      	bne.n	407ce0 <__adddf3+0x230>
  407cd4:	0040      	lsls	r0, r0, #1
  407cd6:	4149      	adcs	r1, r1
  407cd8:	bf28      	it	cs
  407cda:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407cde:	bd30      	pop	{r4, r5, pc}
  407ce0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407ce4:	bf3c      	itt	cc
  407ce6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407cea:	bd30      	popcc	{r4, r5, pc}
  407cec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407cf0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407cf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407cf8:	f04f 0000 	mov.w	r0, #0
  407cfc:	bd30      	pop	{r4, r5, pc}
  407cfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407d02:	bf1a      	itte	ne
  407d04:	4619      	movne	r1, r3
  407d06:	4610      	movne	r0, r2
  407d08:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407d0c:	bf1c      	itt	ne
  407d0e:	460b      	movne	r3, r1
  407d10:	4602      	movne	r2, r0
  407d12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407d16:	bf06      	itte	eq
  407d18:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407d1c:	ea91 0f03 	teqeq	r1, r3
  407d20:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407d24:	bd30      	pop	{r4, r5, pc}
  407d26:	bf00      	nop

00407d28 <__aeabi_ui2d>:
  407d28:	f090 0f00 	teq	r0, #0
  407d2c:	bf04      	itt	eq
  407d2e:	2100      	moveq	r1, #0
  407d30:	4770      	bxeq	lr
  407d32:	b530      	push	{r4, r5, lr}
  407d34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407d38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407d3c:	f04f 0500 	mov.w	r5, #0
  407d40:	f04f 0100 	mov.w	r1, #0
  407d44:	e750      	b.n	407be8 <__adddf3+0x138>
  407d46:	bf00      	nop

00407d48 <__aeabi_i2d>:
  407d48:	f090 0f00 	teq	r0, #0
  407d4c:	bf04      	itt	eq
  407d4e:	2100      	moveq	r1, #0
  407d50:	4770      	bxeq	lr
  407d52:	b530      	push	{r4, r5, lr}
  407d54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407d58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407d5c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407d60:	bf48      	it	mi
  407d62:	4240      	negmi	r0, r0
  407d64:	f04f 0100 	mov.w	r1, #0
  407d68:	e73e      	b.n	407be8 <__adddf3+0x138>
  407d6a:	bf00      	nop

00407d6c <__aeabi_f2d>:
  407d6c:	0042      	lsls	r2, r0, #1
  407d6e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407d72:	ea4f 0131 	mov.w	r1, r1, rrx
  407d76:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407d7a:	bf1f      	itttt	ne
  407d7c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407d80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407d84:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407d88:	4770      	bxne	lr
  407d8a:	f092 0f00 	teq	r2, #0
  407d8e:	bf14      	ite	ne
  407d90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407d94:	4770      	bxeq	lr
  407d96:	b530      	push	{r4, r5, lr}
  407d98:	f44f 7460 	mov.w	r4, #896	; 0x380
  407d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407da0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407da4:	e720      	b.n	407be8 <__adddf3+0x138>
  407da6:	bf00      	nop

00407da8 <__aeabi_ul2d>:
  407da8:	ea50 0201 	orrs.w	r2, r0, r1
  407dac:	bf08      	it	eq
  407dae:	4770      	bxeq	lr
  407db0:	b530      	push	{r4, r5, lr}
  407db2:	f04f 0500 	mov.w	r5, #0
  407db6:	e00a      	b.n	407dce <__aeabi_l2d+0x16>

00407db8 <__aeabi_l2d>:
  407db8:	ea50 0201 	orrs.w	r2, r0, r1
  407dbc:	bf08      	it	eq
  407dbe:	4770      	bxeq	lr
  407dc0:	b530      	push	{r4, r5, lr}
  407dc2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407dc6:	d502      	bpl.n	407dce <__aeabi_l2d+0x16>
  407dc8:	4240      	negs	r0, r0
  407dca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407dce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407dd2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407dd6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407dda:	f43f aedc 	beq.w	407b96 <__adddf3+0xe6>
  407dde:	f04f 0203 	mov.w	r2, #3
  407de2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407de6:	bf18      	it	ne
  407de8:	3203      	addne	r2, #3
  407dea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407dee:	bf18      	it	ne
  407df0:	3203      	addne	r2, #3
  407df2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407df6:	f1c2 0320 	rsb	r3, r2, #32
  407dfa:	fa00 fc03 	lsl.w	ip, r0, r3
  407dfe:	fa20 f002 	lsr.w	r0, r0, r2
  407e02:	fa01 fe03 	lsl.w	lr, r1, r3
  407e06:	ea40 000e 	orr.w	r0, r0, lr
  407e0a:	fa21 f102 	lsr.w	r1, r1, r2
  407e0e:	4414      	add	r4, r2
  407e10:	e6c1      	b.n	407b96 <__adddf3+0xe6>
  407e12:	bf00      	nop

00407e14 <__aeabi_dmul>:
  407e14:	b570      	push	{r4, r5, r6, lr}
  407e16:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407e1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407e1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407e22:	bf1d      	ittte	ne
  407e24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407e28:	ea94 0f0c 	teqne	r4, ip
  407e2c:	ea95 0f0c 	teqne	r5, ip
  407e30:	f000 f8de 	bleq	407ff0 <__aeabi_dmul+0x1dc>
  407e34:	442c      	add	r4, r5
  407e36:	ea81 0603 	eor.w	r6, r1, r3
  407e3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407e3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407e42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407e46:	bf18      	it	ne
  407e48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407e4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407e50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407e54:	d038      	beq.n	407ec8 <__aeabi_dmul+0xb4>
  407e56:	fba0 ce02 	umull	ip, lr, r0, r2
  407e5a:	f04f 0500 	mov.w	r5, #0
  407e5e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407e62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407e66:	fbe0 e503 	umlal	lr, r5, r0, r3
  407e6a:	f04f 0600 	mov.w	r6, #0
  407e6e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407e72:	f09c 0f00 	teq	ip, #0
  407e76:	bf18      	it	ne
  407e78:	f04e 0e01 	orrne.w	lr, lr, #1
  407e7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407e80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407e84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407e88:	d204      	bcs.n	407e94 <__aeabi_dmul+0x80>
  407e8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407e8e:	416d      	adcs	r5, r5
  407e90:	eb46 0606 	adc.w	r6, r6, r6
  407e94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407e98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407e9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407ea0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407ea4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407ea8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407eac:	bf88      	it	hi
  407eae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407eb2:	d81e      	bhi.n	407ef2 <__aeabi_dmul+0xde>
  407eb4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407eb8:	bf08      	it	eq
  407eba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407ebe:	f150 0000 	adcs.w	r0, r0, #0
  407ec2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407ec6:	bd70      	pop	{r4, r5, r6, pc}
  407ec8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407ecc:	ea46 0101 	orr.w	r1, r6, r1
  407ed0:	ea40 0002 	orr.w	r0, r0, r2
  407ed4:	ea81 0103 	eor.w	r1, r1, r3
  407ed8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407edc:	bfc2      	ittt	gt
  407ede:	ebd4 050c 	rsbsgt	r5, r4, ip
  407ee2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407ee6:	bd70      	popgt	{r4, r5, r6, pc}
  407ee8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407eec:	f04f 0e00 	mov.w	lr, #0
  407ef0:	3c01      	subs	r4, #1
  407ef2:	f300 80ab 	bgt.w	40804c <__aeabi_dmul+0x238>
  407ef6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407efa:	bfde      	ittt	le
  407efc:	2000      	movle	r0, #0
  407efe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407f02:	bd70      	pople	{r4, r5, r6, pc}
  407f04:	f1c4 0400 	rsb	r4, r4, #0
  407f08:	3c20      	subs	r4, #32
  407f0a:	da35      	bge.n	407f78 <__aeabi_dmul+0x164>
  407f0c:	340c      	adds	r4, #12
  407f0e:	dc1b      	bgt.n	407f48 <__aeabi_dmul+0x134>
  407f10:	f104 0414 	add.w	r4, r4, #20
  407f14:	f1c4 0520 	rsb	r5, r4, #32
  407f18:	fa00 f305 	lsl.w	r3, r0, r5
  407f1c:	fa20 f004 	lsr.w	r0, r0, r4
  407f20:	fa01 f205 	lsl.w	r2, r1, r5
  407f24:	ea40 0002 	orr.w	r0, r0, r2
  407f28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407f2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407f30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407f34:	fa21 f604 	lsr.w	r6, r1, r4
  407f38:	eb42 0106 	adc.w	r1, r2, r6
  407f3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407f40:	bf08      	it	eq
  407f42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407f46:	bd70      	pop	{r4, r5, r6, pc}
  407f48:	f1c4 040c 	rsb	r4, r4, #12
  407f4c:	f1c4 0520 	rsb	r5, r4, #32
  407f50:	fa00 f304 	lsl.w	r3, r0, r4
  407f54:	fa20 f005 	lsr.w	r0, r0, r5
  407f58:	fa01 f204 	lsl.w	r2, r1, r4
  407f5c:	ea40 0002 	orr.w	r0, r0, r2
  407f60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407f68:	f141 0100 	adc.w	r1, r1, #0
  407f6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407f70:	bf08      	it	eq
  407f72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407f76:	bd70      	pop	{r4, r5, r6, pc}
  407f78:	f1c4 0520 	rsb	r5, r4, #32
  407f7c:	fa00 f205 	lsl.w	r2, r0, r5
  407f80:	ea4e 0e02 	orr.w	lr, lr, r2
  407f84:	fa20 f304 	lsr.w	r3, r0, r4
  407f88:	fa01 f205 	lsl.w	r2, r1, r5
  407f8c:	ea43 0302 	orr.w	r3, r3, r2
  407f90:	fa21 f004 	lsr.w	r0, r1, r4
  407f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f98:	fa21 f204 	lsr.w	r2, r1, r4
  407f9c:	ea20 0002 	bic.w	r0, r0, r2
  407fa0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407fa4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407fa8:	bf08      	it	eq
  407faa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407fae:	bd70      	pop	{r4, r5, r6, pc}
  407fb0:	f094 0f00 	teq	r4, #0
  407fb4:	d10f      	bne.n	407fd6 <__aeabi_dmul+0x1c2>
  407fb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407fba:	0040      	lsls	r0, r0, #1
  407fbc:	eb41 0101 	adc.w	r1, r1, r1
  407fc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407fc4:	bf08      	it	eq
  407fc6:	3c01      	subeq	r4, #1
  407fc8:	d0f7      	beq.n	407fba <__aeabi_dmul+0x1a6>
  407fca:	ea41 0106 	orr.w	r1, r1, r6
  407fce:	f095 0f00 	teq	r5, #0
  407fd2:	bf18      	it	ne
  407fd4:	4770      	bxne	lr
  407fd6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407fda:	0052      	lsls	r2, r2, #1
  407fdc:	eb43 0303 	adc.w	r3, r3, r3
  407fe0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407fe4:	bf08      	it	eq
  407fe6:	3d01      	subeq	r5, #1
  407fe8:	d0f7      	beq.n	407fda <__aeabi_dmul+0x1c6>
  407fea:	ea43 0306 	orr.w	r3, r3, r6
  407fee:	4770      	bx	lr
  407ff0:	ea94 0f0c 	teq	r4, ip
  407ff4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407ff8:	bf18      	it	ne
  407ffa:	ea95 0f0c 	teqne	r5, ip
  407ffe:	d00c      	beq.n	40801a <__aeabi_dmul+0x206>
  408000:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408004:	bf18      	it	ne
  408006:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40800a:	d1d1      	bne.n	407fb0 <__aeabi_dmul+0x19c>
  40800c:	ea81 0103 	eor.w	r1, r1, r3
  408010:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408014:	f04f 0000 	mov.w	r0, #0
  408018:	bd70      	pop	{r4, r5, r6, pc}
  40801a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40801e:	bf06      	itte	eq
  408020:	4610      	moveq	r0, r2
  408022:	4619      	moveq	r1, r3
  408024:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408028:	d019      	beq.n	40805e <__aeabi_dmul+0x24a>
  40802a:	ea94 0f0c 	teq	r4, ip
  40802e:	d102      	bne.n	408036 <__aeabi_dmul+0x222>
  408030:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408034:	d113      	bne.n	40805e <__aeabi_dmul+0x24a>
  408036:	ea95 0f0c 	teq	r5, ip
  40803a:	d105      	bne.n	408048 <__aeabi_dmul+0x234>
  40803c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408040:	bf1c      	itt	ne
  408042:	4610      	movne	r0, r2
  408044:	4619      	movne	r1, r3
  408046:	d10a      	bne.n	40805e <__aeabi_dmul+0x24a>
  408048:	ea81 0103 	eor.w	r1, r1, r3
  40804c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408050:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408054:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408058:	f04f 0000 	mov.w	r0, #0
  40805c:	bd70      	pop	{r4, r5, r6, pc}
  40805e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408062:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408066:	bd70      	pop	{r4, r5, r6, pc}

00408068 <__aeabi_ddiv>:
  408068:	b570      	push	{r4, r5, r6, lr}
  40806a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40806e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408072:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408076:	bf1d      	ittte	ne
  408078:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40807c:	ea94 0f0c 	teqne	r4, ip
  408080:	ea95 0f0c 	teqne	r5, ip
  408084:	f000 f8a7 	bleq	4081d6 <__aeabi_ddiv+0x16e>
  408088:	eba4 0405 	sub.w	r4, r4, r5
  40808c:	ea81 0e03 	eor.w	lr, r1, r3
  408090:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408094:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408098:	f000 8088 	beq.w	4081ac <__aeabi_ddiv+0x144>
  40809c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4080a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4080a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4080a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4080ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4080b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4080b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4080b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4080bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4080c0:	429d      	cmp	r5, r3
  4080c2:	bf08      	it	eq
  4080c4:	4296      	cmpeq	r6, r2
  4080c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4080ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4080ce:	d202      	bcs.n	4080d6 <__aeabi_ddiv+0x6e>
  4080d0:	085b      	lsrs	r3, r3, #1
  4080d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4080d6:	1ab6      	subs	r6, r6, r2
  4080d8:	eb65 0503 	sbc.w	r5, r5, r3
  4080dc:	085b      	lsrs	r3, r3, #1
  4080de:	ea4f 0232 	mov.w	r2, r2, rrx
  4080e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4080e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4080ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4080ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4080f2:	bf22      	ittt	cs
  4080f4:	1ab6      	subcs	r6, r6, r2
  4080f6:	4675      	movcs	r5, lr
  4080f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4080fc:	085b      	lsrs	r3, r3, #1
  4080fe:	ea4f 0232 	mov.w	r2, r2, rrx
  408102:	ebb6 0e02 	subs.w	lr, r6, r2
  408106:	eb75 0e03 	sbcs.w	lr, r5, r3
  40810a:	bf22      	ittt	cs
  40810c:	1ab6      	subcs	r6, r6, r2
  40810e:	4675      	movcs	r5, lr
  408110:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408114:	085b      	lsrs	r3, r3, #1
  408116:	ea4f 0232 	mov.w	r2, r2, rrx
  40811a:	ebb6 0e02 	subs.w	lr, r6, r2
  40811e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408122:	bf22      	ittt	cs
  408124:	1ab6      	subcs	r6, r6, r2
  408126:	4675      	movcs	r5, lr
  408128:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40812c:	085b      	lsrs	r3, r3, #1
  40812e:	ea4f 0232 	mov.w	r2, r2, rrx
  408132:	ebb6 0e02 	subs.w	lr, r6, r2
  408136:	eb75 0e03 	sbcs.w	lr, r5, r3
  40813a:	bf22      	ittt	cs
  40813c:	1ab6      	subcs	r6, r6, r2
  40813e:	4675      	movcs	r5, lr
  408140:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408144:	ea55 0e06 	orrs.w	lr, r5, r6
  408148:	d018      	beq.n	40817c <__aeabi_ddiv+0x114>
  40814a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40814e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408152:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408156:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40815a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40815e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408162:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408166:	d1c0      	bne.n	4080ea <__aeabi_ddiv+0x82>
  408168:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40816c:	d10b      	bne.n	408186 <__aeabi_ddiv+0x11e>
  40816e:	ea41 0100 	orr.w	r1, r1, r0
  408172:	f04f 0000 	mov.w	r0, #0
  408176:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40817a:	e7b6      	b.n	4080ea <__aeabi_ddiv+0x82>
  40817c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408180:	bf04      	itt	eq
  408182:	4301      	orreq	r1, r0
  408184:	2000      	moveq	r0, #0
  408186:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40818a:	bf88      	it	hi
  40818c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408190:	f63f aeaf 	bhi.w	407ef2 <__aeabi_dmul+0xde>
  408194:	ebb5 0c03 	subs.w	ip, r5, r3
  408198:	bf04      	itt	eq
  40819a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40819e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4081a2:	f150 0000 	adcs.w	r0, r0, #0
  4081a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4081aa:	bd70      	pop	{r4, r5, r6, pc}
  4081ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4081b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4081b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4081b8:	bfc2      	ittt	gt
  4081ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4081be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4081c2:	bd70      	popgt	{r4, r5, r6, pc}
  4081c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4081c8:	f04f 0e00 	mov.w	lr, #0
  4081cc:	3c01      	subs	r4, #1
  4081ce:	e690      	b.n	407ef2 <__aeabi_dmul+0xde>
  4081d0:	ea45 0e06 	orr.w	lr, r5, r6
  4081d4:	e68d      	b.n	407ef2 <__aeabi_dmul+0xde>
  4081d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4081da:	ea94 0f0c 	teq	r4, ip
  4081de:	bf08      	it	eq
  4081e0:	ea95 0f0c 	teqeq	r5, ip
  4081e4:	f43f af3b 	beq.w	40805e <__aeabi_dmul+0x24a>
  4081e8:	ea94 0f0c 	teq	r4, ip
  4081ec:	d10a      	bne.n	408204 <__aeabi_ddiv+0x19c>
  4081ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4081f2:	f47f af34 	bne.w	40805e <__aeabi_dmul+0x24a>
  4081f6:	ea95 0f0c 	teq	r5, ip
  4081fa:	f47f af25 	bne.w	408048 <__aeabi_dmul+0x234>
  4081fe:	4610      	mov	r0, r2
  408200:	4619      	mov	r1, r3
  408202:	e72c      	b.n	40805e <__aeabi_dmul+0x24a>
  408204:	ea95 0f0c 	teq	r5, ip
  408208:	d106      	bne.n	408218 <__aeabi_ddiv+0x1b0>
  40820a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40820e:	f43f aefd 	beq.w	40800c <__aeabi_dmul+0x1f8>
  408212:	4610      	mov	r0, r2
  408214:	4619      	mov	r1, r3
  408216:	e722      	b.n	40805e <__aeabi_dmul+0x24a>
  408218:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40821c:	bf18      	it	ne
  40821e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408222:	f47f aec5 	bne.w	407fb0 <__aeabi_dmul+0x19c>
  408226:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40822a:	f47f af0d 	bne.w	408048 <__aeabi_dmul+0x234>
  40822e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408232:	f47f aeeb 	bne.w	40800c <__aeabi_dmul+0x1f8>
  408236:	e712      	b.n	40805e <__aeabi_dmul+0x24a>

00408238 <__gedf2>:
  408238:	f04f 3cff 	mov.w	ip, #4294967295
  40823c:	e006      	b.n	40824c <__cmpdf2+0x4>
  40823e:	bf00      	nop

00408240 <__ledf2>:
  408240:	f04f 0c01 	mov.w	ip, #1
  408244:	e002      	b.n	40824c <__cmpdf2+0x4>
  408246:	bf00      	nop

00408248 <__cmpdf2>:
  408248:	f04f 0c01 	mov.w	ip, #1
  40824c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408250:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408254:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408258:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40825c:	bf18      	it	ne
  40825e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408262:	d01b      	beq.n	40829c <__cmpdf2+0x54>
  408264:	b001      	add	sp, #4
  408266:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40826a:	bf0c      	ite	eq
  40826c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408270:	ea91 0f03 	teqne	r1, r3
  408274:	bf02      	ittt	eq
  408276:	ea90 0f02 	teqeq	r0, r2
  40827a:	2000      	moveq	r0, #0
  40827c:	4770      	bxeq	lr
  40827e:	f110 0f00 	cmn.w	r0, #0
  408282:	ea91 0f03 	teq	r1, r3
  408286:	bf58      	it	pl
  408288:	4299      	cmppl	r1, r3
  40828a:	bf08      	it	eq
  40828c:	4290      	cmpeq	r0, r2
  40828e:	bf2c      	ite	cs
  408290:	17d8      	asrcs	r0, r3, #31
  408292:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408296:	f040 0001 	orr.w	r0, r0, #1
  40829a:	4770      	bx	lr
  40829c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4082a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082a4:	d102      	bne.n	4082ac <__cmpdf2+0x64>
  4082a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4082aa:	d107      	bne.n	4082bc <__cmpdf2+0x74>
  4082ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4082b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082b4:	d1d6      	bne.n	408264 <__cmpdf2+0x1c>
  4082b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4082ba:	d0d3      	beq.n	408264 <__cmpdf2+0x1c>
  4082bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4082c0:	4770      	bx	lr
  4082c2:	bf00      	nop

004082c4 <__aeabi_cdrcmple>:
  4082c4:	4684      	mov	ip, r0
  4082c6:	4610      	mov	r0, r2
  4082c8:	4662      	mov	r2, ip
  4082ca:	468c      	mov	ip, r1
  4082cc:	4619      	mov	r1, r3
  4082ce:	4663      	mov	r3, ip
  4082d0:	e000      	b.n	4082d4 <__aeabi_cdcmpeq>
  4082d2:	bf00      	nop

004082d4 <__aeabi_cdcmpeq>:
  4082d4:	b501      	push	{r0, lr}
  4082d6:	f7ff ffb7 	bl	408248 <__cmpdf2>
  4082da:	2800      	cmp	r0, #0
  4082dc:	bf48      	it	mi
  4082de:	f110 0f00 	cmnmi.w	r0, #0
  4082e2:	bd01      	pop	{r0, pc}

004082e4 <__aeabi_dcmpeq>:
  4082e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082e8:	f7ff fff4 	bl	4082d4 <__aeabi_cdcmpeq>
  4082ec:	bf0c      	ite	eq
  4082ee:	2001      	moveq	r0, #1
  4082f0:	2000      	movne	r0, #0
  4082f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4082f6:	bf00      	nop

004082f8 <__aeabi_dcmplt>:
  4082f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082fc:	f7ff ffea 	bl	4082d4 <__aeabi_cdcmpeq>
  408300:	bf34      	ite	cc
  408302:	2001      	movcc	r0, #1
  408304:	2000      	movcs	r0, #0
  408306:	f85d fb08 	ldr.w	pc, [sp], #8
  40830a:	bf00      	nop

0040830c <__aeabi_dcmple>:
  40830c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408310:	f7ff ffe0 	bl	4082d4 <__aeabi_cdcmpeq>
  408314:	bf94      	ite	ls
  408316:	2001      	movls	r0, #1
  408318:	2000      	movhi	r0, #0
  40831a:	f85d fb08 	ldr.w	pc, [sp], #8
  40831e:	bf00      	nop

00408320 <__aeabi_dcmpge>:
  408320:	f84d ed08 	str.w	lr, [sp, #-8]!
  408324:	f7ff ffce 	bl	4082c4 <__aeabi_cdrcmple>
  408328:	bf94      	ite	ls
  40832a:	2001      	movls	r0, #1
  40832c:	2000      	movhi	r0, #0
  40832e:	f85d fb08 	ldr.w	pc, [sp], #8
  408332:	bf00      	nop

00408334 <__aeabi_dcmpgt>:
  408334:	f84d ed08 	str.w	lr, [sp, #-8]!
  408338:	f7ff ffc4 	bl	4082c4 <__aeabi_cdrcmple>
  40833c:	bf34      	ite	cc
  40833e:	2001      	movcc	r0, #1
  408340:	2000      	movcs	r0, #0
  408342:	f85d fb08 	ldr.w	pc, [sp], #8
  408346:	bf00      	nop

00408348 <__aeabi_dcmpun>:
  408348:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40834c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408350:	d102      	bne.n	408358 <__aeabi_dcmpun+0x10>
  408352:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408356:	d10a      	bne.n	40836e <__aeabi_dcmpun+0x26>
  408358:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40835c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408360:	d102      	bne.n	408368 <__aeabi_dcmpun+0x20>
  408362:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408366:	d102      	bne.n	40836e <__aeabi_dcmpun+0x26>
  408368:	f04f 0000 	mov.w	r0, #0
  40836c:	4770      	bx	lr
  40836e:	f04f 0001 	mov.w	r0, #1
  408372:	4770      	bx	lr

00408374 <__aeabi_d2iz>:
  408374:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408378:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40837c:	d215      	bcs.n	4083aa <__aeabi_d2iz+0x36>
  40837e:	d511      	bpl.n	4083a4 <__aeabi_d2iz+0x30>
  408380:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408384:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408388:	d912      	bls.n	4083b0 <__aeabi_d2iz+0x3c>
  40838a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40838e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408392:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408396:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40839a:	fa23 f002 	lsr.w	r0, r3, r2
  40839e:	bf18      	it	ne
  4083a0:	4240      	negne	r0, r0
  4083a2:	4770      	bx	lr
  4083a4:	f04f 0000 	mov.w	r0, #0
  4083a8:	4770      	bx	lr
  4083aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4083ae:	d105      	bne.n	4083bc <__aeabi_d2iz+0x48>
  4083b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4083b4:	bf08      	it	eq
  4083b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4083ba:	4770      	bx	lr
  4083bc:	f04f 0000 	mov.w	r0, #0
  4083c0:	4770      	bx	lr
  4083c2:	bf00      	nop

004083c4 <OV2640_JPEG_INIT>:
  4083c4:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  4083d4:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  4083e4:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  4083f4:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  408404:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  408414:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408424:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408434:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408444:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408454:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  408464:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  408474:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  408484:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  408494:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  4084a4:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  4084b4:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  4084c4:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  4084d4:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  4084e4:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  4084f4:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  408504:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  408514:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408524:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408534:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408544 <OV2640_YUV422>:
  408544:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408554:	0000 ffff                                   ....

00408558 <OV2640_JPEG>:
  408558:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  408568:	ffff 0000                                   ....

0040856c <OV2640_JPEG_320x240>:
  40856c:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  40857c:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  40858c:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  40859c:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  4085ac:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

004085bc <OV2640_JPEG_640x480>:
  4085bc:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4085cc:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4085dc:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4085ec:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  4085fc:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  40860c:	ffff 0000                                   ....

00408610 <OV2640_JPEG_800x600>:
  408610:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408620:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408630:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408640:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408650:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  408660:	ffff 0000                                   ....

00408664 <OV2640_JPEG_1024x768>:
  408664:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408674:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408684:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408694:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4086a4:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

004086b4 <OV2640_JPEG_1280x1024>:
  4086b4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4086c4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4086d4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4086e4:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4086f4:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408704:	ffff 0000                                   ....

00408708 <OV2640_JPEG_1600x1200>:
  408708:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408718:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408728:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408738:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408748:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  408758:	ffff 0000                                   ....

0040875c <OV2640_QVGA_YUV422_10FPS>:
  40875c:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  40876c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40877c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40878c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40879c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4087ac:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4087bc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4087cc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4087dc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4087ec:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4087fc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40880c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40881c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40882c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40883c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040884c <OV2640_QVGA_YUV422_15FPS>:
  40884c:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  40885c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40886c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40887c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40888c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40889c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4088ac:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4088bc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4088cc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4088dc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4088ec:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4088fc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40890c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40891c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40892c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040893c <OV2640_QVGA_YUV422_20FPS>:
  40893c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  40894c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40895c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40896c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40897c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40898c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40899c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4089ac:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4089bc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4089cc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4089dc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4089ec:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4089fc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408a0c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408a1c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408a2c <OV2640_QVGA_YUV422_30FPS>:
  408a2c:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  408a3c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408a4c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408a5c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408a6c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408a7c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408a8c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408a9c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408aac:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408abc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408acc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408adc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408aec:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408afc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408b0c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408b1c <OV2640_QVGA_RGB888>:
  408b1c:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408b2c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408b3c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408b4c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408b5c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408b6c:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408b7c:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408b8c:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408b9c:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408bac:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408bbc:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408bcc:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408bdc:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408bec:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408bfc:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408c0c:	0228 ffff                                   (...

00408c10 <OV2640_QQVGA_YUV422>:
  408c10:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408c20:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408c30:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408c40:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408c50:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408c60:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408c70:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408c80:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408c90:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408ca0:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408cb0:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408cc0:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408cd0:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408ce0:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408cf0:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408d00:	00d9 ffff                                   ....

00408d04 <OV2640_QQVGA_RGB888>:
  408d04:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408d14:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408d24:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408d34:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408d44:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408d54:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408d64:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408d74:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408d84:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408d94:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408da4:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408db4:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408dc4:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408dd4:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  408de4:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408df4:	0228 ffff                                   (...

00408df8 <OV2640_TEST_PATTERN>:
  408df8:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408e08:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408e18:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408e28:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408e38:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408e48:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408e58:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  408e68:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  408e78:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  408e88:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  408e98:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  408ea8:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  408eb8:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  408ec8:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  408ed8:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  408ee8:	0228 ffff                                   (...

00408eec <OV2640_VGA_YUV422_20FPS>:
  408eec:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408efc:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408f0c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408f1c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408f2c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408f3c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408f4c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408f5c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408f6c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408f7c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408f8c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408f9c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408fac:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408fbc:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  408fcc:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  408fdc:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...
  408ff4:	6d69 6761 5f65 7274 6e61 6673 7265 2520     image_transfer %
  409004:	0d75 000a 0000 0000 6f43 706d 656c 6574     u.......Complete
  409014:	0a0d 0000 6f4e 656e 0000 0000 6d49 6761     ....None....Imag
  409024:	0065 0000 6573 2074 6175 7472 662e 6f6c     e...set uart.flo
  409034:	2077 2030 6e6f 0d20 000a 0000 6573 2074     w 0 on .....set 
  409044:	7562 2e73 6f63 6d6d 6e61 2e64 7872 625f     bus.command.rx_b
  409054:	6675 6973 657a 3520 3030 0d30 000a 0000     ufsize 5000.....
  409064:	6573 2074 7973 6920 6720 7720 616c 206e     set sy i g wlan 
  409074:	3032 0a0d 0000 0000 6573 2074 7973 6920     20......set sy i
  409084:	6720 6e20 7465 6f77 6b72 3120 0d39 000a      g network 19...
  409094:	6573 2074 7973 6920 6720 7320 666f 6174     set sy i g softa
  4090a4:	2070 3132 0a0d 0000 6573 2074 7973 7473     p 21....set syst
  4090b4:	6d65 632e 646d 672e 6970 206f 3331 0a0d     em.cmd.gpio 13..
  4090c4:	0000 0000 6573 2074 6c77 6e20 6f20 3120     ....set wl n o 1
  4090d4:	0d34 000a 6573 2074 7973 6320 7020 6f20     4...set sy c p o
  4090e4:	6666 0a0d 0000 0000 6573 2074 7973 6320     ff......set sy c
  4090f4:	6520 6f20 6666 0a0d 0000 0000 6173 6576      e off......save
  409104:	0a0d 0000 6573 7574 2070 6577 0d62 000a     ....setup web...
  409114:	6f70 6c6c 6120 6c6c 0a0d 0000               poll all....

00409120 <_global_impure_ptr>:
  409120:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  409130:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  409140:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  409150:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  409160:	296c 0000 0030 0000                         l)..0...

00409168 <blanks.7208>:
  409168:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409178 <zeroes.7209>:
  409178:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409188:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00409198 <__mprec_bigtens>:
  409198:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4091a8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4091b8:	bf3c 7f73 4fdd 7515                         <.s..O.u

004091c0 <__mprec_tens>:
  4091c0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4091d0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4091e0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4091f0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409200:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409210:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409220:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409230:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409240:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409250:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409260:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409270:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409280:	9db4 79d9 7843 44ea                         ...yCx.D

00409288 <p05.6040>:
  409288:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  409298:	4f50 4953 0058 0000 002e 0000               POSIX.......

004092a4 <_ctype_>:
  4092a4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4092b4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4092c4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4092d4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4092e4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4092f4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409304:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409314:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409324:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004093a8 <_init>:
  4093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093aa:	bf00      	nop
  4093ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093ae:	bc08      	pop	{r3}
  4093b0:	469e      	mov	lr, r3
  4093b2:	4770      	bx	lr

004093b4 <__init_array_start>:
  4093b4:	0040524d 	.word	0x0040524d

004093b8 <__frame_dummy_init_array_entry>:
  4093b8:	004000f1                                ..@.

004093bc <_fini>:
  4093bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093be:	bf00      	nop
  4093c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093c2:	bc08      	pop	{r3}
  4093c4:	469e      	mov	lr, r3
  4093c6:	4770      	bx	lr

004093c8 <__fini_array_start>:
  4093c8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__malloc_av_>:
	...
20000448:	0440 2000 0440 2000 0448 2000 0448 2000     @.. @.. H.. H.. 
20000458:	0450 2000 0450 2000 0458 2000 0458 2000     P.. P.. X.. X.. 
20000468:	0460 2000 0460 2000 0468 2000 0468 2000     `.. `.. h.. h.. 
20000478:	0470 2000 0470 2000 0478 2000 0478 2000     p.. p.. x.. x.. 
20000488:	0480 2000 0480 2000 0488 2000 0488 2000     ... ... ... ... 
20000498:	0490 2000 0490 2000 0498 2000 0498 2000     ... ... ... ... 
200004a8:	04a0 2000 04a0 2000 04a8 2000 04a8 2000     ... ... ... ... 
200004b8:	04b0 2000 04b0 2000 04b8 2000 04b8 2000     ... ... ... ... 
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 

20000848 <__malloc_sbrk_base>:
20000848:	ffff ffff                                   ....

2000084c <__malloc_trim_threshold>:
2000084c:	0000 0002                                   ....

20000850 <__global_locale>:
20000850:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000870:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000890:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000910:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000930:	7a89 0040 7649 0040 0000 0000 92a4 0040     .z@.Iv@.......@.
20000940:	92a0 0040 9144 0040 9144 0040 9144 0040     ..@.D.@.D.@.D.@.
20000950:	9144 0040 9144 0040 9144 0040 9144 0040     D.@.D.@.D.@.D.@.
20000960:	9144 0040 9144 0040 ffff ffff ffff ffff     D.@.D.@.........
20000970:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000998:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
