blk_mem_data.v,verilog,xil_defaultlib,../../../../FinalProject.gen/sources_1/ip/blk_mem_data/sim/blk_mem_data.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
