Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:45:01 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -92.357    -4578.889                    635                 1512        0.161        0.000                      0                 1512        3.000        0.000                       0                   731  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -92.357    -4578.889                    635                 1512        0.161        0.000                      0                 1512        3.000        0.000                       0                   731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          635  Failing Endpoints,  Worst Slack      -92.357ns,  Total Violation    -4578.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -92.357ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.305ns  (logic 63.469ns (63.913%)  route 35.836ns (36.087%))
  Logic Levels:           342  (CARRY4=303 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.349 r  fsm2/out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.349    fsm2/out_reg[27]_i_3_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.672 r  fsm2/out_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.300    99.972    fsm9/out_reg[31][29]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.306   100.278 r  fsm9/out[29]_i_1/O
                         net (fo=1, routed)           0.000   100.278    alpha0/D[29]
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.032     7.921    alpha0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                        -100.278    
  -------------------------------------------------------------------
                         slack                                -92.357    

Slack (VIOLATED) :        -92.345ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.292ns  (logic 63.462ns (63.915%)  route 35.830ns (36.085%))
  Logic Levels:           342  (CARRY4=303 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.349 r  fsm2/out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.349    fsm2/out_reg[27]_i_3_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.664 r  fsm2/out_reg[31]_i_7/O[3]
                         net (fo=1, routed)           0.294    99.958    fsm9/out_reg[31][31]
    SLICE_X27Y96         LUT4 (Prop_lut4_I3_O)        0.307   100.265 r  fsm9/out[31]_i_2__6/O
                         net (fo=1, routed)           0.000   100.265    alpha0/D[31]
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.265    
  -------------------------------------------------------------------
                         slack                                -92.345    

Slack (VIOLATED) :        -92.265ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.260ns  (logic 63.003ns (63.473%)  route 36.257ns (36.527%))
  Logic Levels:           339  (CARRY4=300 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.217 r  fsm2/out_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.721    99.938    fsm9/out_reg[31][16]
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.295   100.233 r  fsm9/out[16]_i_1/O
                         net (fo=1, routed)           0.000   100.233    alpha0/D[16]
    SLICE_X30Y91         FDRE                                         r  alpha0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X30Y91         FDRE                                         r  alpha0/out_reg[16]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.079     7.968    alpha0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                        -100.233    
  -------------------------------------------------------------------
                         slack                                -92.265    

Slack (VIOLATED) :        -92.265ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.212ns  (logic 63.380ns (63.884%)  route 35.832ns (36.116%))
  Logic Levels:           342  (CARRY4=303 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.349 r  fsm2/out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.349    fsm2/out_reg[27]_i_3_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.588 r  fsm2/out_reg[31]_i_7/O[2]
                         net (fo=1, routed)           0.296    99.883    fsm9/out_reg[31][30]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.301   100.184 r  fsm9/out[30]_i_1/O
                         net (fo=1, routed)           0.000   100.184    alpha0/D[30]
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.185    
  -------------------------------------------------------------------
                         slack                                -92.265    

Slack (VIOLATED) :        -92.240ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.188ns  (logic 63.352ns (63.871%)  route 35.836ns (36.129%))
  Logic Levels:           341  (CARRY4=302 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    99.555 r  fsm2/out_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.300    99.855    fsm9/out_reg[31][25]
    SLICE_X27Y96         LUT4 (Prop_lut4_I3_O)        0.306   100.161 r  fsm9/out[25]_i_1/O
                         net (fo=1, routed)           0.000   100.161    alpha0/D[25]
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.032     7.921    alpha0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                        -100.161    
  -------------------------------------------------------------------
                         slack                                -92.240    

Slack (VIOLATED) :        -92.239ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.186ns  (logic 63.354ns (63.874%)  route 35.832ns (36.126%))
  Logic Levels:           342  (CARRY4=303 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.349 r  fsm2/out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.349    fsm2/out_reg[27]_i_3_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.568 r  fsm2/out_reg[31]_i_7/O[0]
                         net (fo=1, routed)           0.296    99.863    fsm9/out_reg[31][28]
    SLICE_X27Y96         LUT4 (Prop_lut4_I3_O)        0.295   100.158 r  fsm9/out[28]_i_1/O
                         net (fo=1, routed)           0.000   100.158    alpha0/D[28]
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y96         FDRE                                         r  alpha0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.159    
  -------------------------------------------------------------------
                         slack                                -92.239    

Slack (VIOLATED) :        -92.229ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.176ns  (logic 63.345ns (63.871%)  route 35.831ns (36.129%))
  Logic Levels:           341  (CARRY4=302 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.547 r  fsm2/out_reg[27]_i_3/O[3]
                         net (fo=1, routed)           0.295    99.842    fsm9/out_reg[31][27]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.307   100.149 r  fsm9/out[27]_i_1/O
                         net (fo=1, routed)           0.000   100.149    alpha0/D[27]
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X27Y97         FDRE                                         r  alpha0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.149    
  -------------------------------------------------------------------
                         slack                                -92.229    

Slack (VIOLATED) :        -92.171ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.116ns  (logic 63.120ns (63.683%)  route 35.996ns (36.317%))
  Logic Levels:           340  (CARRY4=301 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    99.334 r  fsm2/out_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.460    99.793    fsm9/out_reg[31][20]
    SLICE_X29Y95         LUT4 (Prop_lut4_I3_O)        0.295   100.088 r  fsm9/out[20]_i_1/O
                         net (fo=1, routed)           0.000   100.088    alpha0/D[20]
    SLICE_X29Y95         FDRE                                         r  alpha0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X29Y95         FDRE                                         r  alpha0/out_reg[20]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.029     7.918    alpha0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                        -100.089    
  -------------------------------------------------------------------
                         slack                                -92.171    

Slack (VIOLATED) :        -92.153ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.100ns  (logic 63.263ns (63.837%)  route 35.837ns (36.163%))
  Logic Levels:           341  (CARRY4=302 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.232 r  fsm2/out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.232    fsm2/out_reg[23]_i_3_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.471 r  fsm2/out_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.301    99.772    fsm9/out_reg[31][26]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.301   100.073 r  fsm9/out[26]_i_1/O
                         net (fo=1, routed)           0.000   100.073    alpha0/D[26]
    SLICE_X29Y96         FDRE                                         r  alpha0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X29Y96         FDRE                                         r  alpha0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.073    
  -------------------------------------------------------------------
                         slack                                -92.153    

Slack (VIOLATED) :        -92.132ns  (required time - arrival time)
  Source:                 fsm3/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            alpha0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        99.079ns  (logic 63.228ns (63.816%)  route 35.851ns (36.184%))
  Logic Levels:           340  (CARRY4=301 LUT3=1 LUT4=33 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.973     0.973    fsm3/clk
    SLICE_X32Y15         FDRE                                         r  fsm3/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[9]/Q
                         net (fo=3, routed)           0.793     2.284    fsm3/fsm3_out[9]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.408 f  fsm3/r_addr0[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.151     2.559    fsm3/r_addr0[3]_INST_0_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.683 f  fsm3/r_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.881     3.565    fsm3/r_addr0[3]_INST_0_i_16_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.124     3.689 r  fsm3/r_addr0[3]_INST_0_i_10/O
                         net (fo=100, routed)         0.961     4.649    fsm2/out_reg[31]_0
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.773 f  fsm2/out[31]_i_4__10/O
                         net (fo=1151, routed)        1.150     5.923    add2/out_reg[31]_i_156
    SLICE_X24Y11         LUT3 (Prop_lut3_I1_O)        0.124     6.047 r  add2/out[3]_i_189/O
                         net (fo=1, routed)           0.000     6.047    add2/out[3]_i_189_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.448 r  add2/out_reg[3]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.448    add2/out_reg[3]_i_184_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.562 r  add2/out_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.562    add2/out_reg[7]_i_184_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.676 r  add2/out_reg[11]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.676    add2/out_reg[11]_i_184_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.790 r  add2/out_reg[15]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.790    add2/out_reg[15]_i_184_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.904 r  add2/out_reg[19]_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.904    add2/out_reg[19]_i_184_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  add2/out_reg[23]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.018    add2/out_reg[23]_i_184_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  add2/out_reg[27]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.132    add2/out_reg[27]_i_184_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  add2/out_reg[31]_i_188/O[3]
                         net (fo=2, routed)           0.810     8.255    fsm2/out_reg[31]_i_151[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.306     8.561 r  fsm2/out[31]_i_171/O
                         net (fo=1, routed)           0.660     9.222    div0/left[31]
    SLICE_X26Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.772 r  div0/out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000     9.772    div0/out_reg[31]_i_151_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.889 r  div0/out_reg[31]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.889    div0/out_reg[31]_i_131_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.006 r  div0/out_reg[31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.006    div0/out_reg[31]_i_111_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.123 r  div0/out_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.123    div0/out_reg[31]_i_91_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  div0/out_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.240    div0/out_reg[31]_i_71_n_0
    SLICE_X26Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  div0/out_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.357    div0/out_reg[31]_i_51_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.474    div0/out_reg[31]_i_31_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.591    div0/out_reg[31]_i_21_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.845 r  div0/out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          0.957    11.802    div0/out[31]
    SLICE_X27Y13         LUT4 (Prop_lut4_I0_O)        0.367    12.169 r  div0/out[31]_i_179/O
                         net (fo=1, routed)           0.000    12.169    div0/out[31]_i_179_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  div0/out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    12.719    div0/out_reg[31]_i_156_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  div0/out_reg[31]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.833    div0/out_reg[31]_i_136_n_0
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  div0/out_reg[31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    12.947    div0/out_reg[31]_i_116_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  div0/out_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    13.061    div0/out_reg[31]_i_96_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  div0/out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    13.175    div0/out_reg[31]_i_76_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  div0/out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.289    div0/out_reg[31]_i_56_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.403    div0/out_reg[31]_i_36_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  div0/out_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.517    div0/out_reg[31]_i_22_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.674 r  div0/out_reg[31]_i_18/CO[1]
                         net (fo=36, routed)          1.393    15.067    div0/out[30]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.329    15.396 r  div0/out[31]_i_183/O
                         net (fo=1, routed)           0.000    15.396    div0/out[31]_i_183_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.946 r  div0/out_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    15.946    div0/out_reg[31]_i_161_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.060 r  div0/out_reg[31]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.060    div0/out_reg[31]_i_141_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.174 r  div0/out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    16.174    div0/out_reg[31]_i_121_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.288 r  div0/out_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000    16.288    div0/out_reg[31]_i_101_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.402 r  div0/out_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.402    div0/out_reg[31]_i_81_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.516 r  div0/out_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    16.516    div0/out_reg[31]_i_61_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.630 r  div0/out_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.630    div0/out_reg[31]_i_41_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.744 r  div0/out_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.744    div0/out_reg[31]_i_25_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.901 r  div0/out_reg[31]_i_19/CO[1]
                         net (fo=36, routed)          0.906    17.807    div0/out[29]
    SLICE_X28Y6          LUT4 (Prop_lut4_I0_O)        0.329    18.136 r  div0/out[31]_i_187/O
                         net (fo=1, routed)           0.000    18.136    div0/out[31]_i_187_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.686 r  div0/out_reg[31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    18.686    div0/out_reg[31]_i_166_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  div0/out_reg[31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    18.800    div0/out_reg[31]_i_146_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  div0/out_reg[31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.914    div0/out_reg[31]_i_126_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  div0/out_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    19.028    div0/out_reg[31]_i_106_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.142 r  div0/out_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    19.142    div0/out_reg[31]_i_86_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  div0/out_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    19.256    div0/out_reg[31]_i_66_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  div0/out_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.370    div0/out_reg[31]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  div0/out_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.484    div0/out_reg[31]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.641 r  div0/out_reg[31]_i_20/CO[1]
                         net (fo=36, routed)          0.926    20.567    div0/out[28]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.329    20.896 r  div0/out[27]_i_171/O
                         net (fo=1, routed)           0.000    20.896    div0/out[27]_i_171_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.429 r  div0/out_reg[27]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.429    div0/out_reg[27]_i_148_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.546 r  div0/out_reg[27]_i_128/CO[3]
                         net (fo=1, routed)           0.000    21.546    div0/out_reg[27]_i_128_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.663 r  div0/out_reg[27]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.663    div0/out_reg[27]_i_108_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.780 r  div0/out_reg[27]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.780    div0/out_reg[27]_i_88_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.897 r  div0/out_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.897    div0/out_reg[27]_i_68_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.014 r  div0/out_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.014    div0/out_reg[27]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.131 r  div0/out_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.131    div0/out_reg[27]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.248 r  div0/out_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.248    div0/out_reg[27]_i_16_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  div0/out_reg[27]_i_12/CO[1]
                         net (fo=36, routed)          0.884    23.289    div0/out[27]
    SLICE_X31Y8          LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  div0/out[27]_i_175/O
                         net (fo=1, routed)           0.000    23.621    div0/out[27]_i_175_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.171 r  div0/out_reg[27]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.171    div0/out_reg[27]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.285 r  div0/out_reg[27]_i_133/CO[3]
                         net (fo=1, routed)           0.000    24.285    div0/out_reg[27]_i_133_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.399 r  div0/out_reg[27]_i_113/CO[3]
                         net (fo=1, routed)           0.000    24.399    div0/out_reg[27]_i_113_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.513 r  div0/out_reg[27]_i_93/CO[3]
                         net (fo=1, routed)           0.000    24.513    div0/out_reg[27]_i_93_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.627 r  div0/out_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.627    div0/out_reg[27]_i_73_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.741 r  div0/out_reg[27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    24.741    div0/out_reg[27]_i_53_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  div0/out_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.855    div0/out_reg[27]_i_33_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.969 r  div0/out_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    24.969    div0/out_reg[27]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.126 r  div0/out_reg[27]_i_13/CO[1]
                         net (fo=36, routed)          1.152    26.279    div0/out[26]
    SLICE_X29Y8          LUT4 (Prop_lut4_I0_O)        0.329    26.608 r  div0/out[27]_i_179/O
                         net (fo=1, routed)           0.000    26.608    div0/out[27]_i_179_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.158 r  div0/out_reg[27]_i_158/CO[3]
                         net (fo=1, routed)           0.000    27.158    div0/out_reg[27]_i_158_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.272 r  div0/out_reg[27]_i_138/CO[3]
                         net (fo=1, routed)           0.000    27.272    div0/out_reg[27]_i_138_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.386 r  div0/out_reg[27]_i_118/CO[3]
                         net (fo=1, routed)           0.000    27.386    div0/out_reg[27]_i_118_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.500 r  div0/out_reg[27]_i_98/CO[3]
                         net (fo=1, routed)           0.000    27.500    div0/out_reg[27]_i_98_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.614 r  div0/out_reg[27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    27.614    div0/out_reg[27]_i_78_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.728 r  div0/out_reg[27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.728    div0/out_reg[27]_i_58_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.842 r  div0/out_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.842    div0/out_reg[27]_i_38_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.956 r  div0/out_reg[27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.956    div0/out_reg[27]_i_22_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.113 r  div0/out_reg[27]_i_14/CO[1]
                         net (fo=36, routed)          1.067    29.179    div0/out[25]
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.329    29.508 r  div0/out[27]_i_183/O
                         net (fo=1, routed)           0.000    29.508    div0/out[27]_i_183_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.058 r  div0/out_reg[27]_i_163/CO[3]
                         net (fo=1, routed)           0.000    30.058    div0/out_reg[27]_i_163_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.172 r  div0/out_reg[27]_i_143/CO[3]
                         net (fo=1, routed)           0.000    30.172    div0/out_reg[27]_i_143_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.286 r  div0/out_reg[27]_i_123/CO[3]
                         net (fo=1, routed)           0.000    30.286    div0/out_reg[27]_i_123_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.400 r  div0/out_reg[27]_i_103/CO[3]
                         net (fo=1, routed)           0.000    30.400    div0/out_reg[27]_i_103_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.514 r  div0/out_reg[27]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.514    div0/out_reg[27]_i_83_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.628 r  div0/out_reg[27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.628    div0/out_reg[27]_i_63_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  div0/out_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.742    div0/out_reg[27]_i_43_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.856    div0/out_reg[27]_i_25_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.013 r  div0/out_reg[27]_i_15/CO[1]
                         net (fo=36, routed)          1.120    32.134    div0/out[24]
    SLICE_X23Y8          LUT4 (Prop_lut4_I0_O)        0.329    32.463 r  div0/out[23]_i_171/O
                         net (fo=1, routed)           0.000    32.463    div0/out[23]_i_171_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.013 r  div0/out_reg[23]_i_148/CO[3]
                         net (fo=1, routed)           0.000    33.013    div0/out_reg[23]_i_148_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  div0/out_reg[23]_i_128/CO[3]
                         net (fo=1, routed)           0.000    33.127    div0/out_reg[23]_i_128_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.241 r  div0/out_reg[23]_i_108/CO[3]
                         net (fo=1, routed)           0.000    33.241    div0/out_reg[23]_i_108_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.355 r  div0/out_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000    33.355    div0/out_reg[23]_i_88_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.469 r  div0/out_reg[23]_i_68/CO[3]
                         net (fo=1, routed)           0.000    33.469    div0/out_reg[23]_i_68_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  div0/out_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.583    div0/out_reg[23]_i_48_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  div0/out_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.697    div0/out_reg[23]_i_28_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.811 r  div0/out_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.811    div0/out_reg[23]_i_16_n_0
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.968 r  div0/out_reg[23]_i_12/CO[1]
                         net (fo=36, routed)          1.086    35.054    div0/out[23]
    SLICE_X22Y8          LUT4 (Prop_lut4_I0_O)        0.329    35.383 r  div0/out[23]_i_175/O
                         net (fo=1, routed)           0.000    35.383    div0/out[23]_i_175_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.916 r  div0/out_reg[23]_i_153/CO[3]
                         net (fo=1, routed)           0.000    35.916    div0/out_reg[23]_i_153_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.033 r  div0/out_reg[23]_i_133/CO[3]
                         net (fo=1, routed)           0.000    36.033    div0/out_reg[23]_i_133_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.150 r  div0/out_reg[23]_i_113/CO[3]
                         net (fo=1, routed)           0.000    36.150    div0/out_reg[23]_i_113_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.267 r  div0/out_reg[23]_i_93/CO[3]
                         net (fo=1, routed)           0.000    36.267    div0/out_reg[23]_i_93_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.384 r  div0/out_reg[23]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.384    div0/out_reg[23]_i_73_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.501 r  div0/out_reg[23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.501    div0/out_reg[23]_i_53_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.618 r  div0/out_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.618    div0/out_reg[23]_i_33_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.735 r  div0/out_reg[23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.735    div0/out_reg[23]_i_19_n_0
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.892 r  div0/out_reg[23]_i_13/CO[1]
                         net (fo=36, routed)          1.082    37.974    div0/out[22]
    SLICE_X20Y9          LUT4 (Prop_lut4_I0_O)        0.332    38.306 r  div0/out[23]_i_179/O
                         net (fo=1, routed)           0.000    38.306    div0/out[23]_i_179_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.839 r  div0/out_reg[23]_i_158/CO[3]
                         net (fo=1, routed)           0.000    38.839    div0/out_reg[23]_i_158_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.956 r  div0/out_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000    38.956    div0/out_reg[23]_i_138_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.073 r  div0/out_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.000    39.073    div0/out_reg[23]_i_118_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.190 r  div0/out_reg[23]_i_98/CO[3]
                         net (fo=1, routed)           0.000    39.190    div0/out_reg[23]_i_98_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  div0/out_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    39.307    div0/out_reg[23]_i_78_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.424 r  div0/out_reg[23]_i_58/CO[3]
                         net (fo=1, routed)           0.000    39.424    div0/out_reg[23]_i_58_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.541 r  div0/out_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.541    div0/out_reg[23]_i_38_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.658 r  div0/out_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.658    div0/out_reg[23]_i_22_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.815 r  div0/out_reg[23]_i_14/CO[1]
                         net (fo=36, routed)          0.889    40.704    div0/out[21]
    SLICE_X19Y11         LUT4 (Prop_lut4_I0_O)        0.332    41.036 r  div0/out[23]_i_183/O
                         net (fo=1, routed)           0.000    41.036    div0/out[23]_i_183_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.586 r  div0/out_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    41.586    div0/out_reg[23]_i_163_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.700 r  div0/out_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.700    div0/out_reg[23]_i_143_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.814 r  div0/out_reg[23]_i_123/CO[3]
                         net (fo=1, routed)           0.000    41.814    div0/out_reg[23]_i_123_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.928 r  div0/out_reg[23]_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.928    div0/out_reg[23]_i_103_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.042 r  div0/out_reg[23]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.042    div0/out_reg[23]_i_83_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.156 r  div0/out_reg[23]_i_63/CO[3]
                         net (fo=1, routed)           0.000    42.156    div0/out_reg[23]_i_63_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.270 r  div0/out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    42.270    div0/out_reg[23]_i_43_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.384 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.384    div0/out_reg[23]_i_25_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.541 r  div0/out_reg[23]_i_15/CO[1]
                         net (fo=36, routed)          0.980    43.521    div0/out[20]
    SLICE_X21Y16         LUT4 (Prop_lut4_I0_O)        0.329    43.850 r  div0/out[19]_i_171/O
                         net (fo=1, routed)           0.000    43.850    div0/out[19]_i_171_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.400 r  div0/out_reg[19]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.400    div0/out_reg[19]_i_148_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  div0/out_reg[19]_i_128/CO[3]
                         net (fo=1, routed)           0.000    44.514    div0/out_reg[19]_i_128_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  div0/out_reg[19]_i_108/CO[3]
                         net (fo=1, routed)           0.000    44.628    div0/out_reg[19]_i_108_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  div0/out_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    44.742    div0/out_reg[19]_i_88_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  div0/out_reg[19]_i_68/CO[3]
                         net (fo=1, routed)           0.000    44.856    div0/out_reg[19]_i_68_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  div0/out_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.970    div0/out_reg[19]_i_48_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  div0/out_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.084    div0/out_reg[19]_i_28_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.198 r  div0/out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.198    div0/out_reg[19]_i_16_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.355 r  div0/out_reg[19]_i_12/CO[1]
                         net (fo=36, routed)          0.915    46.270    div0/out[19]
    SLICE_X23Y17         LUT4 (Prop_lut4_I0_O)        0.329    46.599 r  div0/out[19]_i_175/O
                         net (fo=1, routed)           0.000    46.599    div0/out[19]_i_175_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.149 r  div0/out_reg[19]_i_153/CO[3]
                         net (fo=1, routed)           0.000    47.149    div0/out_reg[19]_i_153_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.263 r  div0/out_reg[19]_i_133/CO[3]
                         net (fo=1, routed)           0.000    47.263    div0/out_reg[19]_i_133_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.377 r  div0/out_reg[19]_i_113/CO[3]
                         net (fo=1, routed)           0.000    47.377    div0/out_reg[19]_i_113_n_0
    SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.491 r  div0/out_reg[19]_i_93/CO[3]
                         net (fo=1, routed)           0.000    47.491    div0/out_reg[19]_i_93_n_0
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.605 r  div0/out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    47.605    div0/out_reg[19]_i_73_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.719 r  div0/out_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.719    div0/out_reg[19]_i_53_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.833 r  div0/out_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.833    div0/out_reg[19]_i_33_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.947 r  div0/out_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.956    div0/out_reg[19]_i_19_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.113 r  div0/out_reg[19]_i_13/CO[1]
                         net (fo=36, routed)          1.054    49.168    div0/out[18]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.329    49.497 r  div0/out[19]_i_179/O
                         net (fo=1, routed)           0.000    49.497    div0/out[19]_i_179_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.047 r  div0/out_reg[19]_i_158/CO[3]
                         net (fo=1, routed)           0.000    50.047    div0/out_reg[19]_i_158_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.161 r  div0/out_reg[19]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.161    div0/out_reg[19]_i_138_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.275 r  div0/out_reg[19]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.275    div0/out_reg[19]_i_118_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.389 r  div0/out_reg[19]_i_98/CO[3]
                         net (fo=1, routed)           0.009    50.398    div0/out_reg[19]_i_98_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.512 r  div0/out_reg[19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    50.512    div0/out_reg[19]_i_78_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.626 r  div0/out_reg[19]_i_58/CO[3]
                         net (fo=1, routed)           0.000    50.626    div0/out_reg[19]_i_58_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.740 r  div0/out_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.740    div0/out_reg[19]_i_38_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.854 r  div0/out_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    50.854    div0/out_reg[19]_i_22_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.011 r  div0/out_reg[19]_i_14/CO[1]
                         net (fo=36, routed)          0.828    51.839    div0/out[17]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.329    52.168 r  div0/out[19]_i_183/O
                         net (fo=1, routed)           0.000    52.168    div0/out[19]_i_183_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  div0/out_reg[19]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.718    div0/out_reg[19]_i_163_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  div0/out_reg[19]_i_143/CO[3]
                         net (fo=1, routed)           0.000    52.832    div0/out_reg[19]_i_143_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  div0/out_reg[19]_i_123/CO[3]
                         net (fo=1, routed)           0.000    52.946    div0/out_reg[19]_i_123_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  div0/out_reg[19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    53.060    div0/out_reg[19]_i_103_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  div0/out_reg[19]_i_83/CO[3]
                         net (fo=1, routed)           0.000    53.174    div0/out_reg[19]_i_83_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  div0/out_reg[19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    53.288    div0/out_reg[19]_i_63_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  div0/out_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.402    div0/out_reg[19]_i_43_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.516    div0/out_reg[19]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.673 r  div0/out_reg[19]_i_15/CO[1]
                         net (fo=36, routed)          0.851    54.524    div0/out[16]
    SLICE_X26Y29         LUT4 (Prop_lut4_I0_O)        0.329    54.853 r  div0/out[15]_i_171/O
                         net (fo=1, routed)           0.000    54.853    div0/out[15]_i_171_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.386 r  div0/out_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    55.386    div0/out_reg[15]_i_148_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.503 r  div0/out_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.503    div0/out_reg[15]_i_128_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.620 r  div0/out_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.620    div0/out_reg[15]_i_108_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.737 r  div0/out_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    55.737    div0/out_reg[15]_i_88_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.854 r  div0/out_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    55.854    div0/out_reg[15]_i_68_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.971 r  div0/out_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.971    div0/out_reg[15]_i_48_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.088 r  div0/out_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.088    div0/out_reg[15]_i_28_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.205 r  div0/out_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    56.205    div0/out_reg[15]_i_16_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.362 r  div0/out_reg[15]_i_12/CO[1]
                         net (fo=36, routed)          0.848    57.210    div0/out[15]
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.332    57.542 r  div0/out[15]_i_175/O
                         net (fo=1, routed)           0.000    57.542    div0/out[15]_i_175_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.092 r  div0/out_reg[15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    58.092    div0/out_reg[15]_i_153_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.206 r  div0/out_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    58.206    div0/out_reg[15]_i_133_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.320 r  div0/out_reg[15]_i_113/CO[3]
                         net (fo=1, routed)           0.000    58.320    div0/out_reg[15]_i_113_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.434 r  div0/out_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    58.434    div0/out_reg[15]_i_93_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.548 r  div0/out_reg[15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.548    div0/out_reg[15]_i_73_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.662 r  div0/out_reg[15]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.662    div0/out_reg[15]_i_53_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.776 r  div0/out_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    58.776    div0/out_reg[15]_i_33_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.890 r  div0/out_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    58.890    div0/out_reg[15]_i_19_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.047 r  div0/out_reg[15]_i_13/CO[1]
                         net (fo=36, routed)          0.895    59.942    div0/out[14]
    SLICE_X24Y38         LUT4 (Prop_lut4_I0_O)        0.329    60.271 r  div0/out[15]_i_179/O
                         net (fo=1, routed)           0.000    60.271    div0/out[15]_i_179_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.821 r  div0/out_reg[15]_i_158/CO[3]
                         net (fo=1, routed)           0.000    60.821    div0/out_reg[15]_i_158_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.935 r  div0/out_reg[15]_i_138/CO[3]
                         net (fo=1, routed)           0.000    60.935    div0/out_reg[15]_i_138_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.049 r  div0/out_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    61.049    div0/out_reg[15]_i_118_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.163 r  div0/out_reg[15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    61.163    div0/out_reg[15]_i_98_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.277 r  div0/out_reg[15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    61.277    div0/out_reg[15]_i_78_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.391 r  div0/out_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.391    div0/out_reg[15]_i_58_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.505 r  div0/out_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.505    div0/out_reg[15]_i_38_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.619 r  div0/out_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000    61.619    div0/out_reg[15]_i_22_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.776 r  div0/out_reg[15]_i_14/CO[1]
                         net (fo=36, routed)          1.048    62.823    div0/out[13]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.329    63.152 r  div0/out[15]_i_166/O
                         net (fo=1, routed)           0.000    63.152    div0/out[15]_i_166_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.685 r  div0/out_reg[15]_i_143/CO[3]
                         net (fo=1, routed)           0.000    63.685    div0/out_reg[15]_i_143_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  div0/out_reg[15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    63.802    div0/out_reg[15]_i_123_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  div0/out_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    63.919    div0/out_reg[15]_i_103_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.036 r  div0/out_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.036    div0/out_reg[15]_i_83_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.153 r  div0/out_reg[15]_i_63/CO[3]
                         net (fo=1, routed)           0.000    64.153    div0/out_reg[15]_i_63_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.270 r  div0/out_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.270    div0/out_reg[15]_i_43_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.387 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.387    div0/out_reg[15]_i_25_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.544 r  div0/out_reg[15]_i_15/CO[1]
                         net (fo=36, routed)          1.015    65.560    div0/out[12]
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.332    65.892 r  div0/out[11]_i_171/O
                         net (fo=1, routed)           0.000    65.892    div0/out[11]_i_171_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.442 r  div0/out_reg[11]_i_148/CO[3]
                         net (fo=1, routed)           0.000    66.442    div0/out_reg[11]_i_148_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  div0/out_reg[11]_i_128/CO[3]
                         net (fo=1, routed)           0.000    66.556    div0/out_reg[11]_i_128_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  div0/out_reg[11]_i_108/CO[3]
                         net (fo=1, routed)           0.000    66.670    div0/out_reg[11]_i_108_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.784 r  div0/out_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    66.784    div0/out_reg[11]_i_88_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.898 r  div0/out_reg[11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    66.898    div0/out_reg[11]_i_68_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.012 r  div0/out_reg[11]_i_48/CO[3]
                         net (fo=1, routed)           0.001    67.012    div0/out_reg[11]_i_48_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.126 r  div0/out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.126    div0/out_reg[11]_i_28_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.240 r  div0/out_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    67.240    div0/out_reg[11]_i_16_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.397 r  div0/out_reg[11]_i_12/CO[1]
                         net (fo=36, routed)          0.896    68.293    div0/out[11]
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.329    68.622 r  div0/out[11]_i_175/O
                         net (fo=1, routed)           0.000    68.622    div0/out[11]_i_175_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.172 r  div0/out_reg[11]_i_153/CO[3]
                         net (fo=1, routed)           0.000    69.172    div0/out_reg[11]_i_153_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.286 r  div0/out_reg[11]_i_133/CO[3]
                         net (fo=1, routed)           0.001    69.287    div0/out_reg[11]_i_133_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.401 r  div0/out_reg[11]_i_113/CO[3]
                         net (fo=1, routed)           0.000    69.401    div0/out_reg[11]_i_113_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.515 r  div0/out_reg[11]_i_93/CO[3]
                         net (fo=1, routed)           0.000    69.515    div0/out_reg[11]_i_93_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  div0/out_reg[11]_i_73/CO[3]
                         net (fo=1, routed)           0.000    69.629    div0/out_reg[11]_i_73_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  div0/out_reg[11]_i_53/CO[3]
                         net (fo=1, routed)           0.000    69.743    div0/out_reg[11]_i_53_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  div0/out_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.857    div0/out_reg[11]_i_33_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.971 r  div0/out_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.971    div0/out_reg[11]_i_19_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.128 r  div0/out_reg[11]_i_13/CO[1]
                         net (fo=36, routed)          0.750    70.878    div0/out[10]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.329    71.207 r  div0/out[11]_i_179/O
                         net (fo=1, routed)           0.000    71.207    div0/out[11]_i_179_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.757 r  div0/out_reg[11]_i_158/CO[3]
                         net (fo=1, routed)           0.000    71.757    div0/out_reg[11]_i_158_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.871 r  div0/out_reg[11]_i_138/CO[3]
                         net (fo=1, routed)           0.000    71.871    div0/out_reg[11]_i_138_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.985 r  div0/out_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.985    div0/out_reg[11]_i_118_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.099 r  div0/out_reg[11]_i_98/CO[3]
                         net (fo=1, routed)           0.000    72.099    div0/out_reg[11]_i_98_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.213 r  div0/out_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    72.213    div0/out_reg[11]_i_78_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.327 r  div0/out_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    72.327    div0/out_reg[11]_i_58_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.441 r  div0/out_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.441    div0/out_reg[11]_i_38_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.555 r  div0/out_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.555    div0/out_reg[11]_i_22_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.712 r  div0/out_reg[11]_i_14/CO[1]
                         net (fo=36, routed)          0.907    73.619    div0/out[9]
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.329    73.948 r  div0/out[11]_i_183/O
                         net (fo=1, routed)           0.000    73.948    div0/out[11]_i_183_n_0
    SLICE_X26Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.481 r  div0/out_reg[11]_i_163/CO[3]
                         net (fo=1, routed)           0.000    74.481    div0/out_reg[11]_i_163_n_0
    SLICE_X26Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.598 r  div0/out_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000    74.598    div0/out_reg[11]_i_143_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.715 r  div0/out_reg[11]_i_123/CO[3]
                         net (fo=1, routed)           0.000    74.715    div0/out_reg[11]_i_123_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.832 r  div0/out_reg[11]_i_103/CO[3]
                         net (fo=1, routed)           0.000    74.832    div0/out_reg[11]_i_103_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.949 r  div0/out_reg[11]_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.949    div0/out_reg[11]_i_83_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.066 r  div0/out_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    75.066    div0/out_reg[11]_i_63_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.183 r  div0/out_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.183    div0/out_reg[11]_i_43_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.300 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.300    div0/out_reg[11]_i_25_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.457 r  div0/out_reg[11]_i_15/CO[1]
                         net (fo=36, routed)          0.738    76.195    div0/out[8]
    SLICE_X27Y62         LUT4 (Prop_lut4_I0_O)        0.332    76.527 r  div0/out[7]_i_171/O
                         net (fo=1, routed)           0.000    76.527    div0/out[7]_i_171_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.077 r  div0/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    77.077    div0/out_reg[7]_i_148_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.191 r  div0/out_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    77.191    div0/out_reg[7]_i_128_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.305 r  div0/out_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    77.305    div0/out_reg[7]_i_108_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.419 r  div0/out_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    77.419    div0/out_reg[7]_i_88_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.533 r  div0/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    77.533    div0/out_reg[7]_i_68_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.647 r  div0/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    77.647    div0/out_reg[7]_i_48_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.761 r  div0/out_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    77.761    div0/out_reg[7]_i_28_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.875 r  div0/out_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    77.875    div0/out_reg[7]_i_16_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.032 r  div0/out_reg[7]_i_12/CO[1]
                         net (fo=36, routed)          0.940    78.972    div0/out[7]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.329    79.301 r  div0/out[7]_i_175/O
                         net (fo=1, routed)           0.000    79.301    div0/out[7]_i_175_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.834 r  div0/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    79.834    div0/out_reg[7]_i_153_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.951 r  div0/out_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    79.951    div0/out_reg[7]_i_133_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.068 r  div0/out_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    80.068    div0/out_reg[7]_i_113_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.185 r  div0/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    80.185    div0/out_reg[7]_i_93_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.302 r  div0/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    80.302    div0/out_reg[7]_i_73_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.419 r  div0/out_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    80.419    div0/out_reg[7]_i_53_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.536 r  div0/out_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.536    div0/out_reg[7]_i_33_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.653 r  div0/out_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.653    div0/out_reg[7]_i_19_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.810 r  div0/out_reg[7]_i_13/CO[1]
                         net (fo=36, routed)          0.721    81.531    div0/out[6]
    SLICE_X27Y71         LUT4 (Prop_lut4_I0_O)        0.332    81.863 r  div0/out[7]_i_179/O
                         net (fo=1, routed)           0.000    81.863    div0/out[7]_i_179_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.413 r  div0/out_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.413    div0/out_reg[7]_i_158_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.527 r  div0/out_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    82.527    div0/out_reg[7]_i_138_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.641 r  div0/out_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    82.641    div0/out_reg[7]_i_118_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.755 r  div0/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.009    82.764    div0/out_reg[7]_i_98_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.878 r  div0/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    82.878    div0/out_reg[7]_i_78_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.992 r  div0/out_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    82.992    div0/out_reg[7]_i_58_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.106 r  div0/out_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    83.106    div0/out_reg[7]_i_38_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.220 r  div0/out_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.220    div0/out_reg[7]_i_22_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.377 r  div0/out_reg[7]_i_14/CO[1]
                         net (fo=36, routed)          0.908    84.285    div0/out[5]
    SLICE_X28Y75         LUT4 (Prop_lut4_I0_O)        0.329    84.614 r  div0/out[7]_i_183/O
                         net (fo=1, routed)           0.000    84.614    div0/out[7]_i_183_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.164 r  div0/out_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    85.164    div0/out_reg[7]_i_163_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.278 r  div0/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    85.278    div0/out_reg[7]_i_143_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.392 r  div0/out_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    85.392    div0/out_reg[7]_i_123_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.506 r  div0/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.506    div0/out_reg[7]_i_103_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.620 r  div0/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    85.620    div0/out_reg[7]_i_83_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.734 r  div0/out_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    85.734    div0/out_reg[7]_i_63_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.848 r  div0/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    85.848    div0/out_reg[7]_i_43_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.962 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.962    div0/out_reg[7]_i_25_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.119 r  div0/out_reg[7]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.999    div0/out[4]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.329    87.328 r  div0/out[3]_i_171/O
                         net (fo=1, routed)           0.000    87.328    div0/out[3]_i_171_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.861 r  div0/out_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.861    div0/out_reg[3]_i_148_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.978 r  div0/out_reg[3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.978    div0/out_reg[3]_i_128_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.095 r  div0/out_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    88.095    div0/out_reg[3]_i_108_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.212 r  div0/out_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    88.212    div0/out_reg[3]_i_88_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.329 r  div0/out_reg[3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    88.329    div0/out_reg[3]_i_68_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.446 r  div0/out_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    88.446    div0/out_reg[3]_i_48_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.563 r  div0/out_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    88.563    div0/out_reg[3]_i_28_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.680 r  div0/out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    88.680    div0/out_reg[3]_i_16_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.837 r  div0/out_reg[3]_i_12/CO[1]
                         net (fo=36, routed)          0.747    89.584    div0/out[3]
    SLICE_X29Y84         LUT4 (Prop_lut4_I0_O)        0.332    89.916 r  div0/out[3]_i_175/O
                         net (fo=1, routed)           0.000    89.916    div0/out[3]_i_175_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.466 r  div0/out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    90.466    div0/out_reg[3]_i_153_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.580 r  div0/out_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    90.580    div0/out_reg[3]_i_133_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.694 r  div0/out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    90.694    div0/out_reg[3]_i_113_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.808 r  div0/out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.808    div0/out_reg[3]_i_93_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.922 r  div0/out_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.922    div0/out_reg[3]_i_73_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.036 r  div0/out_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.036    div0/out_reg[3]_i_53_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.150 r  div0/out_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.150    div0/out_reg[3]_i_33_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.264 r  div0/out_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    91.264    div0/out_reg[3]_i_19_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.421 r  div0/out_reg[3]_i_13/CO[1]
                         net (fo=36, routed)          1.025    92.446    div0/out[2]
    SLICE_X28Y87         LUT4 (Prop_lut4_I0_O)        0.329    92.775 r  div0/out[3]_i_179/O
                         net (fo=1, routed)           0.000    92.775    div0/out[3]_i_179_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.325 r  div0/out_reg[3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    93.325    div0/out_reg[3]_i_158_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.439 r  div0/out_reg[3]_i_138/CO[3]
                         net (fo=1, routed)           0.000    93.439    div0/out_reg[3]_i_138_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.553 r  div0/out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    93.553    div0/out_reg[3]_i_118_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.667 r  div0/out_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    93.667    div0/out_reg[3]_i_98_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.781 r  div0/out_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    93.781    div0/out_reg[3]_i_78_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.895 r  div0/out_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    93.895    div0/out_reg[3]_i_58_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.009 r  div0/out_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.009    div0/out_reg[3]_i_38_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.123 r  div0/out_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    94.123    div0/out_reg[3]_i_22_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.280 r  div0/out_reg[3]_i_14/CO[1]
                         net (fo=36, routed)          1.044    95.324    div0/out[1]
    SLICE_X27Y87         LUT4 (Prop_lut4_I0_O)        0.329    95.653 r  div0/out[3]_i_183/O
                         net (fo=1, routed)           0.000    95.653    div0/out[3]_i_183_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.203 r  div0/out_reg[3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    96.203    div0/out_reg[3]_i_163_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.317 r  div0/out_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    96.317    div0/out_reg[3]_i_143_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.431 r  div0/out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    96.431    div0/out_reg[3]_i_123_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.545 r  div0/out_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    96.545    div0/out_reg[3]_i_103_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.659 r  div0/out_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    96.659    div0/out_reg[3]_i_83_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.773 r  div0/out_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000    96.773    div0/out_reg[3]_i_63_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.887 r  div0/out_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    96.887    div0/out_reg[3]_i_43_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.001 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.001    div0/out_reg[3]_i_25_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.158 f  div0/out_reg[3]_i_15/CO[1]
                         net (fo=1, routed)           0.647    97.805    fsm2/out[0]
    SLICE_X26Y90         LUT6 (Prop_lut6_I5_O)        0.329    98.134 r  fsm2/out[3]_i_11__0/O
                         net (fo=1, routed)           0.000    98.134    fsm2/out[3]_i_11__0_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.647 r  fsm2/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.647    fsm2/out_reg[3]_i_3_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.764 r  fsm2/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.764    fsm2/out_reg[7]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.881 r  fsm2/out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.881    fsm2/out_reg[11]_i_3_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.998 r  fsm2/out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    98.998    fsm2/out_reg[15]_i_3_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.115 r  fsm2/out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    99.115    fsm2/out_reg[19]_i_3_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    99.430 r  fsm2/out_reg[23]_i_3/O[3]
                         net (fo=1, routed)           0.315    99.745    fsm9/out_reg[31][23]
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.307   100.052 r  fsm9/out[23]_i_1/O
                         net (fo=1, routed)           0.000   100.052    alpha0/D[23]
    SLICE_X29Y94         FDRE                                         r  alpha0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=730, unset)          0.924     7.924    alpha0/clk
    SLICE_X29Y94         FDRE                                         r  alpha0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.031     7.920    alpha0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                        -100.052    
  -------------------------------------------------------------------
                         slack                                -92.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 zRead00/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X33Y47         FDRE                                         r  zRead00/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[19]/Q
                         net (fo=1, routed)           0.116     0.668    yWrite10/out_reg[19]_1
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.075     0.507    yWrite10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zRead00/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X29Y45         FDRE                                         r  zRead00/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[16]/Q
                         net (fo=1, routed)           0.112     0.663    yWrite10/out_reg[16]_1
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.066     0.498    yWrite10/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zRead00/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X28Y47         FDRE                                         r  zRead00/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[8]/Q
                         net (fo=1, routed)           0.119     0.670    yWrite10/out_reg[8]_1
    SLICE_X29Y47         FDRE                                         r  yWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X29Y47         FDRE                                         r  yWrite10/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.072     0.504    yWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zRead00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X28Y47         FDRE                                         r  zRead00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[15]/Q
                         net (fo=1, routed)           0.118     0.669    yWrite10/out_reg[15]_1
    SLICE_X29Y47         FDRE                                         r  yWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X29Y47         FDRE                                         r  yWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.066     0.498    yWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 zRead00/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X29Y41         FDRE                                         r  zRead00/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[2]/Q
                         net (fo=1, routed)           0.122     0.673    yWrite10/out_reg[2]_1
    SLICE_X28Y41         FDRE                                         r  yWrite10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X28Y41         FDRE                                         r  yWrite10/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 zRead00/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X33Y47         FDRE                                         r  zRead00/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[31]/Q
                         net (fo=1, routed)           0.116     0.667    yWrite10/out_reg[31]_1
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.064     0.496    yWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zRead00/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X31Y42         FDRE                                         r  zRead00/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    yWrite10/out_reg[7]_0
    SLICE_X30Y42         FDRE                                         r  yWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X30Y42         FDRE                                         r  yWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.059     0.491    yWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zRead00/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X32Y46         FDRE                                         r  zRead00/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  zRead00/out_reg[26]/Q
                         net (fo=1, routed)           0.110     0.684    yWrite10/out_reg[26]_1
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X32Y47         FDRE                                         r  yWrite10/out_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.053     0.485    yWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 zRead00/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X31Y46         FDRE                                         r  zRead00/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[25]/Q
                         net (fo=1, routed)           0.160     0.711    yWrite10/out_reg[25]_1
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.072     0.504    yWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zRead00/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.410     0.410    zRead00/clk
    SLICE_X31Y46         FDRE                                         r  zRead00/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[17]/Q
                         net (fo=1, routed)           0.160     0.711    yWrite10/out_reg[17]_1
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=730, unset)          0.432     0.432    yWrite10/clk
    SLICE_X29Y46         FDRE                                         r  yWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.070     0.502    yWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X28Y21  rRead00/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y65  rRead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y67  rRead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y67  rRead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y68  rRead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y68  rRead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y68  rRead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y68  rRead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y69  rRead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y69  rRead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X28Y21  rRead00/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y65  rRead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y67  rRead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y67  rRead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y69  rRead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y69  rRead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X28Y21  rRead00/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y65  rRead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y67  rRead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y67  rRead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y68  rRead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y69  rRead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y69  rRead00/out_reg[17]/C



