/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_3z;
  reg [25:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [30:0] celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  reg [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[32:23] - in_data[61:52];
  assign celloutsig_0_3z = in_data[13:3] - in_data[73:63];
  assign celloutsig_0_5z = in_data[28:16] - in_data[29:17];
  assign celloutsig_0_7z = celloutsig_0_3z[4:0] - celloutsig_0_1z[5:1];
  assign celloutsig_0_9z = celloutsig_0_1z[5:2] - celloutsig_0_5z[6:3];
  assign celloutsig_0_10z = celloutsig_0_4z[12:0] - { celloutsig_0_9z[3:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = celloutsig_0_4z[18:16] - celloutsig_0_4z[7:5];
  assign celloutsig_1_0z = in_data[162:132] - in_data[147:117];
  assign celloutsig_0_1z = celloutsig_0_0z[9:3] - celloutsig_0_0z[9:3];
  assign celloutsig_1_1z = in_data[105:98] - celloutsig_1_0z[21:14];
  assign celloutsig_1_2z = in_data[115:113] - celloutsig_1_1z[5:3];
  assign celloutsig_1_3z = in_data[184:182] - celloutsig_1_1z[7:5];
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_3z } - in_data[101:97];
  assign celloutsig_1_5z = celloutsig_1_0z[23:4] - { celloutsig_1_4z[1:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[18:14] - celloutsig_1_1z[5:1];
  assign celloutsig_1_7z = celloutsig_1_1z[7:1] - { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_7z[4:3], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } - { celloutsig_1_5z[11:4], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_8z[8:5] - { celloutsig_1_4z[2], celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[125:99] - { celloutsig_1_8z[18:1], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_11z = { in_data[113], celloutsig_1_4z } - celloutsig_1_8z[11:6];
  assign celloutsig_1_15z = celloutsig_1_6z - celloutsig_1_0z[23:19];
  assign celloutsig_1_16z = { celloutsig_1_8z[10:9], celloutsig_1_3z } - { celloutsig_1_12z[2:1], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_10z[18:9] - { celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_1_19z = celloutsig_1_6z[3:0] - { celloutsig_1_11z[0], celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 26'h0000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_4z = in_data[89:64];
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_12z = celloutsig_1_1z[4:2];
  assign { out_data[137:128], out_data[99:96], out_data[44:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
