<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx" boardid="zcu104" name="zcu104_base" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="xilinx.com:zcu104:1.1" vendor="xilinx.com" fpga="xczu7ev-ffvc1156-2-e">
      <interfaces/>
      <images>
        <image name="zcu104_board.jpeg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu7ev:ffvc1156:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="300.000000MHz"/>
          <clock port="DATA_CLK" frequency="150.000000MHz"/>
        </kernelClocks>
        <kernel name="cvtcolor_bgr2hsv" language="c" vlnv="xilinx.com:hls:cvtcolor_bgr2hsv:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="cvtcolor_bgr2hsv">
            <module name="Array2xfMat_512_9_1080_1920_1_s" instName="Array2xfMat_512_9_1080_1920_1_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_78" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="AxiStream2MatStream" instName="AxiStream2MatStream_U0" type="DataflowHS"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="addrbound_V_read" object="addrbound_V_read" protocol="ap_none"/>
                </module>
                <module name="addrbound4" instName="addrbound4_U0" type="DataflowHS"/>
                <module name="Axi2Mat_entry3" instName="Axi2Mat_entry3_U0" type="DataflowHS">
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Axi2Mat_entry7" instName="Axi2Mat_entry7_U0" type="DataflowHS"/>
                <module name="last_blk_pxl_width3" instName="last_blk_pxl_width3_U0" type="DataflowHS"/>
                <module name="Axi2Mat_Block_split26_proc" instName="Axi2Mat_Block_split26_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_2" object="axibound_V_2" protocol="ap_none"/>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_512_9_1080_1920_1_s" instName="xfMat2Array_512_9_1080_1920_1_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_56" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <module name="MatStream2AxiStream" instName="MatStream2AxiStream_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width13" instName="last_blk_pxl_width13_U0" type="DataflowHS"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                  <rtlPort name="addrbound_V_read" object="addrbound_V_read" protocol="ap_none"/>
                </module>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS"/>
                <module name="Mat2Axi_entry16" instName="Mat2Axi_entry16_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_split24_proc" instName="Mat2Axi_Block_split24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
              </module>
            </module>
            <module name="bgr2hsv_9_1080_1920_1_s" instName="bgr2hsv_9_1080_1920_1_U0" type="DataflowHS"/>
            <module name="Block_split1_proc21" instName="Block_split1_proc21_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
              <rtlPort name="img_bgr" object="img_bgr" protocol="ap_none"/>
              <rtlPort name="img_hsv" object="img_hsv" protocol="ap_none"/>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_bgr" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_hsv" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="cvtcolor_bgr2hsv_1">
            <addrRemap base="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="cvtcolor_bgr2hsv_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="cvtcolor_bgr2hsv_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="cvtcolor_bgr2hsv_1" dstPort="M_AXI_GMEM2"/>
      </core>
    </device>
  </platform>
</project>
