{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587749107525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587749107529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:25:07 2020 " "Processing started: Fri Apr 24 13:25:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587749107529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749107529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g44_lab4 -c g44_complex_square " "Command: quartus_map --read_settings_files=on --write_settings_files=off g44_lab4 -c g44_complex_square" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749107529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587749107786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587749107787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g44_complex_square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g44_complex_square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g44_complex_square-rtl " "Found design unit 1: g44_complex_square-rtl" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587749115225 ""} { "Info" "ISGN_ENTITY_NAME" "1 g44_complex_square " "Found entity 1: g44_complex_square" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587749115225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g44_complex_square " "Elaborating entity \"g44_complex_square\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587749115244 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_x g44_complex_square.vhd(58) " "VHDL Process Statement warning at g44_complex_square.vhd(58): inferring latch(es) for signal or variable \"r_x\", which holds its previous value in one or more paths through the process" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587749115248 "|g44_complex_square"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_y g44_complex_square.vhd(58) " "VHDL Process Statement warning at g44_complex_square.vhd(58): inferring latch(es) for signal or variable \"r_y\", which holds its previous value in one or more paths through the process" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587749115248 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[0\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[0\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[1\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[1\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[2\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[2\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[3\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[3\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[4\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[4\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[5\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[5\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[6\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[6\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[7\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[7\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[8\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[8\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[9\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[9\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[10\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[10\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[11\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[11\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[12\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[12\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[13\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[13\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[14\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[14\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[15\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[15\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[16\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[16\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[17\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[17\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[18\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[18\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[19\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[19\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[20\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[20\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115250 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[21\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[21\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[22\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[22\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[23\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[23\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[24\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[24\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[25\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[25\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[26\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[26\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[27\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[27\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[28\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[28\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[29\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[29\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[30\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[30\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_y\[31\] g44_complex_square.vhd(58) " "Inferred latch for \"r_y\[31\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[0\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[0\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[1\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[1\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[2\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[2\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[3\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[3\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[4\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[4\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[5\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[5\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[6\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[6\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[7\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[7\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[8\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[8\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[9\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[9\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[10\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[10\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115251 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[11\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[11\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[12\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[12\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[13\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[13\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[14\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[14\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[15\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[15\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[16\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[16\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[17\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[17\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[18\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[18\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[19\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[19\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[20\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[20\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[21\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[21\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[22\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[22\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[23\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[23\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[24\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[24\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[25\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[25\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[26\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[26\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[27\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[27\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[28\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[28\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[29\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[29\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[30\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[30\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_x\[31\] g44_complex_square.vhd(58) " "Inferred latch for \"r_x\[31\]\" at g44_complex_square.vhd(58)" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749115252 "|g44_complex_square"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT LPM_MULT:mult1 " "Elaborating entity \"LPM_MULT\" for hierarchy \"LPM_MULT:mult1\"" {  } { { "g44_complex_square.vhd" "mult1" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587749115935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MULT:mult1 " "Elaborated megafunction instantiation \"LPM_MULT:mult1\"" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587749115948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MULT:mult1 " "Instantiated megafunction \"LPM_MULT:mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587749115976 ""}  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587749115976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbn.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbn.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbn " "Found entity 1: mult_rbn" {  } { { "db/mult_rbn.v" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/db/mult_rbn.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587749116205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749116205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbn LPM_MULT:mult1\|mult_rbn:auto_generated " "Elaborating entity \"mult_rbn\" for hierarchy \"LPM_MULT:mult1\|mult_rbn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587749116214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_yy\[0\] GND " "Pin \"o_yy\[0\]\" is stuck at GND" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587749116845 "|g44_complex_square|o_yy[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_yy\[63\] GND " "Pin \"o_yy\[63\]\" is stuck at GND" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587749116845 "|g44_complex_square|o_yy[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_yy\[64\] GND " "Pin \"o_yy\[64\]\" is stuck at GND" {  } { { "g44_complex_square.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587749116845 "|g44_complex_square|o_yy[64]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587749116845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587749116915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "263 " "263 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587749117122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587749117513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587749117513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "759 " "Implemented 759 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587749117645 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587749117645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "554 " "Implemented 554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587749117645 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587749117645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587749117645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587749117673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:25:17 2020 " "Processing ended: Fri Apr 24 13:25:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587749117673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587749117673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587749117673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587749117673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587749118671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587749118676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:25:18 2020 " "Processing started: Fri Apr 24 13:25:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587749118676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587749118676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587749118676 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587749118733 ""}
{ "Info" "0" "" "Project  = g44_lab4" {  } {  } 0 0 "Project  = g44_lab4" 0 0 "Fitter" 0 0 1587749118733 ""}
{ "Info" "0" "" "Revision = g44_complex_square" {  } {  } 0 0 "Revision = g44_complex_square" 0 0 "Fitter" 0 0 1587749118733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587749118849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587749118849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g44_complex_square 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"g44_complex_square\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587749118862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587749118901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587749118901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587749119262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587749119280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587749119351 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "196 196 " "No exact pin location assignment(s) for 196 pins of 196 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1587749119556 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1587749129120 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 418 global CLKCTRL_G10 " "i_clk~inputCLKENA0 with 418 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587749129554 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_rstb~inputCLKENA0 160 global CLKCTRL_G8 " "i_rstb~inputCLKENA0 with 160 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1587749129554 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1587749129554 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749129555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587749129566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587749129567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587749129569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587749129570 ""}
{ "Info" "ISTA_SDC_FOUND" "g44_complex_square.sdc " "Reading SDC File: 'g44_complex_square.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1587749130349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g44_complex_square.sdc 1 clk port " "Ignored filter at g44_complex_square.sdc(1): clk could not be matched with a port" {  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1587749130352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock g44_complex_square.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at g44_complex_square.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 5 \[get_ports clk\] " "create_clock -period 5 \[get_ports clk\]" {  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587749130352 ""}  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1587749130352 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587749130353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587749130359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587749130359 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587749130360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587749130374 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587749130375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587749130559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "545 DSP block " "Packed 545 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1587749130560 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "192 " "Created 192 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1587749130560 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587749130560 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749130650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587749135400 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1587749135896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749136964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587749138459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587749146386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749146386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587749147896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587749151613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587749151613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587749152518 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587749152518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749152521 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587749154232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587749154273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587749154954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587749154954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587749155614 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587749159022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/output_files/g44_complex_square.fit.smsg " "Generated suppressed messages file C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/output_files/g44_complex_square.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587749159397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6634 " "Peak virtual memory: 6634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587749159976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:25:59 2020 " "Processing ended: Fri Apr 24 13:25:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587749159976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587749159976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587749159976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587749159976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587749160935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587749160939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:26:00 2020 " "Processing started: Fri Apr 24 13:26:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587749160939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587749160939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587749160939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587749161559 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587749165707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587749166077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:26:06 2020 " "Processing ended: Fri Apr 24 13:26:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587749166077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587749166077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587749166077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587749166077 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587749166713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587749167106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587749167110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:26:06 2020 " "Processing started: Fri Apr 24 13:26:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587749167110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g44_lab4 -c g44_complex_square " "Command: quartus_sta g44_lab4 -c g44_complex_square" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167110 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749167172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749167709 ""}
{ "Info" "ISTA_SDC_FOUND" "g44_complex_square.sdc " "Reading SDC File: 'g44_complex_square.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g44_complex_square.sdc 1 clk port " "Ignored filter at g44_complex_square.sdc(1): clk could not be matched with a port" {  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock g44_complex_square.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at g44_complex_square.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 5 \[get_ports clk\] " "create_clock -period 5 \[get_ports clk\]" {  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587749168211 ""}  } { { "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/g44_complex_square.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168216 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587749168216 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168219 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749168220 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749168234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1587749168262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.765 " "Worst-case setup slack is -5.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.765            -578.871 i_clk  " "   -5.765            -578.871 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 i_clk  " "    0.379               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1322.259 i_clk  " "   -2.225           -1322.259 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749168290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168290 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749168305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749168332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1587749169503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.011 " "Worst-case setup slack is -6.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.011            -604.883 i_clk  " "   -6.011            -604.883 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 i_clk  " "    0.403               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1325.538 i_clk  " "   -2.225           -1325.538 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749169530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169530 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749169544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749169679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170739 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1587749170740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.968 " "Worst-case setup slack is -2.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968            -433.859 i_clk  " "   -2.968            -433.859 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 i_clk  " "    0.258               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -990.484 i_clk  " "   -1.702            -990.484 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170767 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1587749170780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1587749170934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.745 " "Worst-case setup slack is -2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745            -435.521 i_clk  " "   -2.745            -435.521 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 i_clk  " "    0.232               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -990.559 i_clk  " "   -1.702            -990.559 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587749170963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749170963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749173239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749173243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587749173349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:26:13 2020 " "Processing ended: Fri Apr 24 13:26:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587749173349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587749173349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587749173349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749173349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1587749174306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587749174310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 13:26:14 2020 " "Processing started: Fri Apr 24 13:26:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587749174310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587749174310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g44_lab4 -c g44_complex_square" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587749174310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1587749175017 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1587749175053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "g44_complex_square.vho C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/simulation/modelsim/ simulation " "Generated file g44_complex_square.vho in folder \"C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587749175212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587749175284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 13:26:15 2020 " "Processing ended: Fri Apr 24 13:26:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587749175284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587749175284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587749175284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587749175284 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587749175914 ""}
