15:06:56 INFO  : Registering command handlers for SDK TCF services
15:06:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
15:06:59 INFO  : XSCT server has started successfully.
15:07:00 INFO  : Successfully done setting XSCT server connection channel  
15:07:00 INFO  : Successfully done setting SDK workspace  
15:07:00 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper.hdf.
15:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
15:15:51 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
15:15:59 INFO  : 'fpga -state' command is executed.
15:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:59 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
15:15:59 INFO  : 'jtag frequency' command is executed.
15:15:59 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:59 INFO  : Context for 'APU' is selected.
15:15:59 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:59 INFO  : Context for 'APU' is selected.
15:15:59 INFO  : 'stop' command is executed.
15:16:00 INFO  : 'ps7_init' command is executed.
15:16:00 INFO  : 'ps7_post_config' command is executed.
15:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:00 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:00 INFO  : 'con' command is executed.
15:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

15:16:00 INFO  : Disconnected from the channel tcfchan#1.
14:16:30 INFO  : Registering command handlers for SDK TCF services
14:16:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
14:16:34 INFO  : XSCT server has started successfully.
14:16:35 INFO  : Successfully done setting XSCT server connection channel  
14:16:35 INFO  : Successfully done setting SDK workspace  
14:16:35 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper.hdf.
14:16:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:42:27 INFO  : Registering command handlers for SDK TCF services
19:42:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
19:42:30 INFO  : XSCT server has started successfully.
19:42:31 INFO  : Successfully done setting XSCT server connection channel  
19:42:31 INFO  : Successfully done setting SDK workspace  
19:42:31 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper.hdf.
19:42:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:12:28 INFO  : 'fpga -state' command is executed.
21:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:32 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
21:12:32 INFO  : 'jtag frequency' command is executed.
21:12:32 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:32 INFO  : Context for 'APU' is selected.
21:12:32 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:32 INFO  : Context for 'APU' is selected.
21:12:32 INFO  : 'stop' command is executed.
21:12:32 INFO  : 'ps7_init' command is executed.
21:12:32 INFO  : 'ps7_post_config' command is executed.
21:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : 'con' command is executed.
21:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

21:12:33 INFO  : Disconnected from the channel tcfchan#1.
21:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:13:11 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:14:48 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:28 INFO  : Registering command handlers for SDK TCF services
21:44:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
21:44:30 INFO  : XSCT server has started successfully.
21:44:30 INFO  : Successfully done setting XSCT server connection channel  
21:44:31 INFO  : Successfully done setting SDK workspace  
21:44:31 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper.hdf.
21:44:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:46:02 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:46:24 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:46:39 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:46:54 INFO  : 'fpga -state' command is executed.
21:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:54 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
21:46:54 INFO  : 'jtag frequency' command is executed.
21:46:54 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:54 INFO  : Context for 'APU' is selected.
21:46:54 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:54 INFO  : Context for 'APU' is selected.
21:46:54 INFO  : 'stop' command is executed.
21:46:54 INFO  : 'ps7_init' command is executed.
21:46:54 INFO  : 'ps7_post_config' command is executed.
21:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:55 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:55 INFO  : 'con' command is executed.
21:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

21:46:55 INFO  : Disconnected from the channel tcfchan#1.
21:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:47:19 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:47:59 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:48:09 INFO  : 'fpga -state' command is executed.
21:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:09 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
21:48:09 INFO  : 'jtag frequency' command is executed.
21:48:09 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:09 INFO  : Context for 'APU' is selected.
21:48:09 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:09 INFO  : Context for 'APU' is selected.
21:48:09 INFO  : 'stop' command is executed.
21:48:10 INFO  : 'ps7_init' command is executed.
21:48:10 INFO  : 'ps7_post_config' command is executed.
21:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:10 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:10 INFO  : 'con' command is executed.
21:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

21:48:10 INFO  : Disconnected from the channel tcfchan#2.
21:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
21:48:59 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
22:43:50 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
01:48:57 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
01:49:22 INFO  : 'fpga -state' command is executed.
01:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:22 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
01:49:22 INFO  : 'jtag frequency' command is executed.
01:49:22 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:22 INFO  : Context for 'APU' is selected.
01:49:22 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:22 INFO  : Context for 'APU' is selected.
01:49:23 INFO  : 'stop' command is executed.
01:49:23 INFO  : 'ps7_init' command is executed.
01:49:23 INFO  : 'ps7_post_config' command is executed.
01:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:24 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:24 INFO  : 'con' command is executed.
01:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

01:49:24 INFO  : Disconnected from the channel tcfchan#3.
02:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:43:09 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:43:21 INFO  : 'fpga -state' command is executed.
02:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:22 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
02:43:22 INFO  : 'jtag frequency' command is executed.
02:43:22 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:22 INFO  : Context for 'APU' is selected.
02:43:22 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:22 INFO  : Context for 'APU' is selected.
02:43:22 INFO  : 'stop' command is executed.
02:43:23 INFO  : 'ps7_init' command is executed.
02:43:23 INFO  : 'ps7_post_config' command is executed.
02:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:23 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:23 INFO  : 'con' command is executed.
02:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

02:43:23 INFO  : Disconnected from the channel tcfchan#4.
02:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:49:04 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:49:13 INFO  : 'fpga -state' command is executed.
02:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:14 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
02:49:14 INFO  : 'jtag frequency' command is executed.
02:49:14 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:49:14 INFO  : Context for 'APU' is selected.
02:49:14 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
02:49:14 INFO  : Context for 'APU' is selected.
02:49:14 INFO  : 'stop' command is executed.
02:49:17 INFO  : 'ps7_init' command is executed.
02:49:17 INFO  : 'ps7_post_config' command is executed.
02:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:49:20 ERROR : Memory write error at 0x100000. AP transaction timeout
02:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
----------------End of Script----------------

02:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:49:35 ERROR : fpga configuration failed. DONE PIN is not HIGH
02:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:49:46 ERROR : fpga configuration failed. DONE PIN is not HIGH
02:49:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:49:55 ERROR : fpga configuration failed. DONE PIN is not HIGH
02:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:50:24 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:50:42 INFO  : 'fpga -state' command is executed.
02:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:42 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
02:50:42 INFO  : 'jtag frequency' command is executed.
02:50:42 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:50:42 INFO  : Context for 'APU' is selected.
02:50:42 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:50:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:43 INFO  : Context for 'APU' is selected.
02:50:43 INFO  : 'stop' command is executed.
02:50:43 INFO  : 'ps7_init' command is executed.
02:50:43 INFO  : 'ps7_post_config' command is executed.
02:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:43 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:43 INFO  : 'con' command is executed.
02:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

02:50:43 INFO  : Disconnected from the channel tcfchan#5.
02:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:58:40 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:58:50 INFO  : 'fpga -state' command is executed.
02:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:50 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
02:58:50 INFO  : 'jtag frequency' command is executed.
02:58:50 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:50 INFO  : Context for 'APU' is selected.
02:58:50 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:50 INFO  : Context for 'APU' is selected.
02:58:50 INFO  : 'stop' command is executed.
02:58:50 INFO  : 'ps7_init' command is executed.
02:58:50 INFO  : 'ps7_post_config' command is executed.
02:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:50 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:51 INFO  : 'con' command is executed.
02:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

02:58:51 INFO  : Disconnected from the channel tcfchan#6.
02:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:59:14 INFO  : 'fpga -state' command is executed.
02:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:14 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
02:59:14 INFO  : 'jtag frequency' command is executed.
02:59:14 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:15 INFO  : Context for 'APU' is selected.
02:59:16 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:17 INFO  : Context for 'APU' is selected.
02:59:17 INFO  : 'stop' command is executed.
02:59:18 INFO  : 'ps7_init' command is executed.
02:59:18 INFO  : 'ps7_post_config' command is executed.
02:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:19 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:19 INFO  : 'con' command is executed.
02:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

02:59:19 INFO  : Disconnected from the channel tcfchan#7.
02:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
02:59:59 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
03:00:41 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
03:01:14 INFO  : FPGA configured successfully with bitstream "C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42751A" && level==0} -index 1' command is executed.
03:01:21 INFO  : 'fpga -state' command is executed.
03:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:22 INFO  : Jtag cable 'Digilent Zybo 210279A42751A' is selected.
03:01:22 INFO  : 'jtag frequency' command is executed.
03:01:22 INFO  : Sourcing of 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:01:22 INFO  : Context for 'APU' is selected.
03:01:22 INFO  : Hardware design information is loaded from 'C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:22 INFO  : Context for 'APU' is selected.
03:01:22 INFO  : 'stop' command is executed.
03:01:22 INFO  : 'ps7_init' command is executed.
03:01:22 INFO  : 'ps7_post_config' command is executed.
03:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:22 INFO  : The application 'C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
loadhw -hw C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
dow C:/Zynq_Book/Lab_2/Lab_2.sdk/pmod_ad1/Debug/pmod_ad1.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:22 INFO  : 'con' command is executed.
03:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42751A"} -index 0
con
----------------End of Script----------------

03:01:22 INFO  : Disconnected from the channel tcfchan#8.
14:05:48 INFO  : Registering command handlers for SDK TCF services
14:05:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Zynq_Book\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
14:05:51 INFO  : XSCT server has started successfully.
14:05:51 INFO  : Successfully done setting XSCT server connection channel  
14:05:52 INFO  : Successfully done setting SDK workspace  
14:05:52 INFO  : Processing command line option -hwspec C:/Zynq_Book/Lab_2/Lab_2.sdk/design_1_wrapper.hdf.
14:05:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
