
*** Running vivado
    with args -log sc_computer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sc_computer.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sc_computer.tcl -notrace
Command: synth_design -top sc_computer -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16160
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1112.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sc_computer' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_computer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sc_cpu' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [F:/ice2603lab/zip_lab3 sc_computer/src/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (1#1) [F:/ice2603lab/zip_lab3 sc_computer/src/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'immext' [F:/ice2603lab/lab_3/lab_3.srcs/sources_1/new/immext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'immext' (2#1) [F:/ice2603lab/lab_3/lab_3.srcs/sources_1/new/immext.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/ice2603lab/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [F:/ice2603lab/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [F:/ice2603lab/lab2/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (4#1) [F:/ice2603lab/lab2/sc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/ice2603lab/lab1/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [F:/ice2603lab/lab1/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [F:/ice2603lab/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (6#1) [F:/ice2603lab/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [F:/ice2603lab/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (7#1) [F:/ice2603lab/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [F:/ice2603lab/zip_lab3 sc_computer/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (8#1) [F:/ice2603lab/zip_lab3 sc_computer/src/cla32.v:1]
WARNING: [Synth 8-7071] port 'x2' of module 'cla32' is unconnected for instance 'pcplus4' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:84]
WARNING: [Synth 8-7023] instance 'pcplus4' of module 'cla32' has 4 connections declared, but only 3 given [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:84]
WARNING: [Synth 8-7071] port 'x2' of module 'cla32' is unconnected for instance 'branch_adr' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:90]
WARNING: [Synth 8-7023] instance 'branch_adr' of module 'cla32' has 4 connections declared, but only 3 given [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:90]
WARNING: [Synth 8-7071] port 'x2' of module 'cla32' is unconnected for instance 'genjalrpc' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:96]
WARNING: [Synth 8-7023] instance 'genjalrpc' of module 'cla32' has 4 connections declared, but only 3 given [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:96]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu' (9#1) [F:/ice2603lab/zip_lab3 sc_computer/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_instmem' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_rom_irom' [F:/ice2603lab/lab_3/lab_3.runs/synth_1/.Xil/Vivado-1620-CH-202208121303/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_rom_irom' (10#1) [F:/ice2603lab/lab_3/lab_3.runs/synth_1/.Xil/Vivado-1620-CH-202208121303/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_instmem' (11#1) [F:/ice2603lab/zip_lab3 sc_computer/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_datamem' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_ram_dq_dram' [F:/ice2603lab/lab_3/lab_3.runs/synth_1/.Xil/Vivado-1620-CH-202208121303/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_ram_dq_dram' (12#1) [F:/ice2603lab/lab_3/lab_3.runs/synth_1/.Xil/Vivado-1620-CH-202208121303/realtime/lpm_ram_dq_dram_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'lpm_ram_dq_dram' [F:/ice2603lab/zip_lab3 sc_computer/src/sc_datamem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sc_datamem' (13#1) [F:/ice2603lab/zip_lab3 sc_computer/src/sc_datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_computer' (14#1) [F:/ice2603lab/zip_lab3 sc_computer/src/sc_computer.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.969 ; gain = 55.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.969 ; gain = 55.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.969 ; gain = 55.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1167.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ice2603lab/lab_3/lab_3.gen/sources_1/ip/lpm_rom_irom_2/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'imem/irom'
Finished Parsing XDC File [f:/ice2603lab/lab_3/lab_3.gen/sources_1/ip/lpm_rom_irom_2/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'imem/irom'
Parsing XDC File [f:/ice2603lab/lab_3/lab_3.gen/sources_1/ip/lpm_ram_dq_dram_2/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'dmem/dram'
Finished Parsing XDC File [f:/ice2603lab/lab_3/lab_3.gen/sources_1/ip/lpm_ram_dq_dram_2/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'dmem/dram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1275.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.203 ; gain = 163.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.203 ; gain = 163.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for imem/irom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dmem/dram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1275.203 ; gain = 163.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1275.203 ; gain = 163.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
