#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan  3 09:01:53 2019
# Process ID: 9268
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1
# Command line: vivado.exe -log mb_demo_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_demo_wrapper.tcl
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/mb_demo_wrapper.vds
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mb_demo_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/my_library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/alinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 333.371 ; gain = 84.633
Command: synth_design -top mb_demo_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 444.777 ; gain = 104.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_demo_wrapper' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/hdl/mb_demo_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'mb_demo' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1097]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_iic_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_iic_1_0' (2#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_1' of module 'mb_demo_axi_iic_1_0' requires 27 connections, but only 26 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1359]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_timer_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_timer_0_0' (3#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'mb_demo_axi_timer_0_0' requires 26 connections, but only 23 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1386]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_uartlite_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_uartlite_0_0' (4#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_uartlite_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_uartlite_1_0' (5#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ball_locator_0_1' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ball_locator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ball_locator_0_1' (6#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ball_locator_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ball_locator_0' of module 'mb_demo_ball_locator_0_1' requires 35 connections, but only 33 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1456]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_clk_wiz_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_clk_wiz_1_0' (7#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'mb_demo_clk_wiz_1_0' requires 5 connections, but only 4 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1490]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_mdm_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_mdm_1_0' (8#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_0' (9#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_axi_intc_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_axi_intc_0' (10#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_axi_periph_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1814]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G8IPO6' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G8IPO6' (11#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1GH7GOL' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1GH7GOL' (12#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1U8HVOX' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1U8HVOX' (13#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T60KJ6' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T60KJ6' (14#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_KEO1X5' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_KEO1X5' (15#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1L7C06Y' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1L7C06Y' (16#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17R3Q0U' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17R3Q0U' (17#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_78LLX9' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:964]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_78LLX9' (18#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:964]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1GN6XUY' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3626]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1GN6XUY' (19#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3626]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_G4HVAH' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3772]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_G4HVAH' (20#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3772]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_TA37L9' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3918]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_TA37L9' (21#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3918]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_xbar_0' (22#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_arprot' does not match port width (24) of module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3353]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_awprot' does not match port width (24) of module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3357]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_axi_periph_0' (23#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1814]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'mb_demo_microblaze_0_axi_periph_0' requires 221 connections, but only 185 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1587]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_16LIEHI' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3392]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_dlmb_bram_if_cntlr_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_dlmb_bram_if_cntlr_0' (24#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_dlmb_v10_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_dlmb_v10_0' (25#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_demo_dlmb_v10_0' requires 25 connections, but only 24 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3538]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ilmb_bram_if_cntlr_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ilmb_bram_if_cntlr_0' (26#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ilmb_v10_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ilmb_v10_0' (27#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_demo_ilmb_v10_0' requires 25 connections, but only 24 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3584]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_lmb_bram_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_lmb_bram_0' (28#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'mb_demo_lmb_bram_0' requires 16 connections, but only 14 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3609]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_16LIEHI' (29#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3392]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_xlconcat_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_xlconcat_0' (30#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_rst_clk_wiz_1_100M_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_rst_clk_wiz_1_100M_0' (31#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-9268-ZYQ-Mac-Win/realtime/mb_demo_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mb_demo_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1802]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo' (32#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1097]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_wrapper' (33#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/hdl/mb_demo_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 500.652 ; gain = 160.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 500.652 ; gain = 160.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 500.652 ; gain = 160.395
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_intc'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_xlconcat'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_mdm_1_0/mb_demo_mdm_1_0/mb_demo_mdm_1_0_in_context.xdc] for cell 'mb_demo_i/mdm_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_mdm_1_0/mb_demo_mdm_1_0/mb_demo_mdm_1_0_in_context.xdc] for cell 'mb_demo_i/mdm_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc] for cell 'mb_demo_i/clk_wiz_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc] for cell 'mb_demo_i/clk_wiz_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_demo_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_demo_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_v10_0/mb_demo_ilmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_v10_0/mb_demo_ilmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_xbar_0/mb_demo_xbar_0/mb_demo_xbar_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_xbar_0/mb_demo_xbar_0/mb_demo_xbar_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1_in_context.xdc] for cell 'mb_demo_i/ball_locator_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1_in_context.xdc] for cell 'mb_demo_i/ball_locator_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0_in_context.xdc] for cell 'mb_demo_i/axi_timer_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0_in_context.xdc] for cell 'mb_demo_i/axi_timer_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_1_0/mb_demo_axi_iic_1_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_1_0/mb_demo_axi_iic_1_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_1_0/mb_demo_axi_uartlite_1_0/mb_demo_axi_uartlite_1_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_1_0/mb_demo_axi_uartlite_1_0/mb_demo_axi_uartlite_1_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_1'
Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]
Finished Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_demo_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_demo_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 783.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_demo_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 783.047 ; gain = 442.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 783.047 ; gain = 442.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mb_demo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/ball_locator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_iic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 783.047 ; gain = 442.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 783.047 ; gain = 442.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 783.047 ; gain = 442.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/mdm_1/Dbg_Clk_0' to pin 'mb_demo_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/mdm_1/Dbg_Update_0' to pin 'mb_demo_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/clk_wiz_1/clk_100M' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/clk_wiz_1/clk_50M' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_50M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/ball_locator_0/s_axi_aclk' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/ball_locator_0/OV7725_XCLK' to pin 'mb_demo_i/ball_locator_0/bbstub_OV7725_XCLK/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_demo_i/ball_locator_0/s_axi_aclk' to 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.207 ; gain = 471.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.430 ; gain = 472.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_demo_xbar_0                  |         1|
|2     |mb_demo_axi_iic_1_0             |         1|
|3     |mb_demo_axi_timer_0_0           |         1|
|4     |mb_demo_axi_uartlite_0_0        |         1|
|5     |mb_demo_axi_uartlite_1_0        |         1|
|6     |mb_demo_ball_locator_0_1        |         1|
|7     |mb_demo_clk_wiz_1_0             |         1|
|8     |mb_demo_mdm_1_0                 |         1|
|9     |mb_demo_microblaze_0_0          |         1|
|10    |mb_demo_microblaze_0_axi_intc_0 |         1|
|11    |mb_demo_microblaze_0_xlconcat_0 |         1|
|12    |mb_demo_rst_clk_wiz_1_100M_0    |         1|
|13    |mb_demo_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_demo_dlmb_v10_0              |         1|
|15    |mb_demo_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_demo_ilmb_v10_0              |         1|
|17    |mb_demo_lmb_bram_0              |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |mb_demo_axi_iic_1_0             |     1|
|2     |mb_demo_axi_timer_0_0           |     1|
|3     |mb_demo_axi_uartlite_0_0        |     1|
|4     |mb_demo_axi_uartlite_1_0        |     1|
|5     |mb_demo_ball_locator_0_1        |     1|
|6     |mb_demo_clk_wiz_1_0             |     1|
|7     |mb_demo_dlmb_bram_if_cntlr_0    |     1|
|8     |mb_demo_dlmb_v10_0              |     1|
|9     |mb_demo_ilmb_bram_if_cntlr_0    |     1|
|10    |mb_demo_ilmb_v10_0              |     1|
|11    |mb_demo_lmb_bram_0              |     1|
|12    |mb_demo_mdm_1_0                 |     1|
|13    |mb_demo_microblaze_0_0          |     1|
|14    |mb_demo_microblaze_0_axi_intc_0 |     1|
|15    |mb_demo_microblaze_0_xlconcat_0 |     1|
|16    |mb_demo_rst_clk_wiz_1_100M_0    |     1|
|17    |mb_demo_xbar_0                  |     1|
|18    |IBUF                            |    15|
|19    |IOBUF                           |     2|
|20    |OBUF                            |    19|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2103|
|2     |  mb_demo_i                   |mb_demo                               |  2067|
|3     |    microblaze_0_axi_periph   |mb_demo_microblaze_0_axi_periph_0     |  1011|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_16LIEHI |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 814.273 ; gain = 474.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 814.277 ; gain = 191.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 814.277 ; gain = 474.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 836.316 ; gain = 502.945
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/mb_demo_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_demo_wrapper_utilization_synth.rpt -pb mb_demo_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 836.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  3 09:02:44 2019...
