# simple-risc-v
Simple RISC-V CPU in behavioral Verilog with functional simulation
