From c272bbaead914b36cec73387f3924d1990f156d8 Mon Sep 17 00:00:00 2001
From: Elliot Buller <elliot@tinylabs.io>
Date: Thu, 25 Jun 2020 11:12:49 -0600
Subject: [PATCH] Remove async reset

---
 rtl/verilog/ahb3lite_sram1rw.sv | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/rtl/verilog/ahb3lite_sram1rw.sv b/rtl/verilog/ahb3lite_sram1rw.sv
index 8c729cc..f2cb1be 100644
--- a/rtl/verilog/ahb3lite_sram1rw.sv
+++ b/rtl/verilog/ahb3lite_sram1rw.sv
@@ -298,7 +298,7 @@ generate
   end
   else
   begin
-      always @(posedge HCLK,negedge HRESETn)
+      always @(posedge HCLK)
         if (!HRESETn) HREADYOUT <= 1'b1;
         else if (HTRANS == HTRANS_NONSEQ && !HWRITE) HREADYOUT <= 1'b0;
              else                                    HREADYOUT <= 1'b1;
-- 
2.20.1

