
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 43
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 43
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$06e452158890c11e3034004b9955e1b14f3b287e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$b92177639916aadf4ae780cd2674ffad07bad577\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c1752925c894e836aacbf002506189702869b8b2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.50. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving'.

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 43
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 43
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4b57e5c50c967505f149275772291764df87f653\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$429d804981ece53a699f73b928b375939d1950b9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.78. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.82. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.91. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.94. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.96. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.98. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000

28.4.99. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram'.
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex

28.4.100. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.101. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 43
Parameter \LSB_PRIORITY = 1212761928

28.4.102. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 43
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder'.
Parameter \WIDTH = 43
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000

28.4.103. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram'.
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000

28.4.104. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram'.
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000

28.4.105. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram'.
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000

28.4.106. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram'.
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000

28.4.107. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram'.
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000

28.4.108. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram'.
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000

28.4.109. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram'.
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000

28.4.110. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram'.
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000

28.4.111. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram'.
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000

28.4.112. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram'.
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000

28.4.113. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram'.
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000

28.4.114. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram'.
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000

28.4.115. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram'.
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000

28.4.116. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram'.
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000

28.4.117. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram'.
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000

28.4.118. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram'.
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000

28.4.119. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram'.
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000

28.4.120. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram'.
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000

28.4.121. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram'.
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000

28.4.122. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram'.
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.123. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.124. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.125. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.126. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.127. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.128. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.129. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.130. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.131. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.132. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.133. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.134. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.135. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.136. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.137. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.138. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.139. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.140. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.141. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.142. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.143. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.144. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.145. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.146. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.147. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.148. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.149. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.150. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.151. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.152. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928

28.4.153. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.

28.4.154. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.155. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.156. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.157. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.158. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.159. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.160. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.161. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.162. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.163. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.164. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux
Used module:             $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter
Used module:                 $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4b57e5c50c967505f149275772291764df87f653\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c1752925c894e836aacbf002506189702869b8b2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1486'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1454'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1422'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1390'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1358'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1326'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1294'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1262'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1230'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1198'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1166'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1134'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1102'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1070'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1038'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1006'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$974'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$942'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$910'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$878'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$846'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$814'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$782'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$750'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$718'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$686'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$654'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$622'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$574'.
Found and cleaned up 4 empty switches in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1934'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1902'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1870'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1838'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1806'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1774'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1742'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1710'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1678'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1646'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1614'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1582'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1550'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1518'.
Cleaned up 48 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1477 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1445 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1413 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1381 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1349 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1317 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1285 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1253 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1221 in module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1189 in module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1157 in module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1125 in module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1093 in module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1061 in module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1029 in module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$997 in module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$965 in module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$933 in module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$901 in module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$869 in module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$837 in module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$805 in module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$773 in module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$741 in module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$709 in module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$677 in module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$645 in module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$613 in module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$565 in module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1925 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1893 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1861 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1829 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1797 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1765 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1733 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1701 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1669 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1637 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1605 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1573 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1541 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1509 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 61 redundant assignments.
Promoted 408 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 43'0000000000000000000000000000000000000000000
Found init rule in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 6'000000
Found init rule in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 43'0000000000000000000000000000000000000000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~285 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1486'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1483
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_DATA[7:0]$1482
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_ADDR[7:0]$1481
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1454'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1451
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_DATA[7:0]$1450
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_ADDR[7:0]$1449
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1422'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1419
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_DATA[7:0]$1418
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_ADDR[7:0]$1417
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1390'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1387
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_DATA[7:0]$1386
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_ADDR[7:0]$1385
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1358'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1355
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_DATA[7:0]$1354
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_ADDR[7:0]$1353
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1326'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1323
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_DATA[7:0]$1322
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_ADDR[7:0]$1321
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1294'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1291
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_DATA[7:0]$1290
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_ADDR[7:0]$1289
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1262'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1259
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_DATA[7:0]$1258
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_ADDR[7:0]$1257
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1230'.
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1227
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_DATA[7:0]$1226
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_ADDR[7:0]$1225
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1198'.
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1195
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_DATA[7:0]$1194
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_ADDR[7:0]$1193
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1166'.
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1163
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_DATA[7:0]$1162
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_ADDR[7:0]$1161
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1134'.
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1131
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_DATA[7:0]$1130
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_ADDR[7:0]$1129
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1102'.
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1099
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_DATA[7:0]$1098
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_ADDR[7:0]$1097
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1070'.
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1067
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_DATA[7:0]$1066
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_ADDR[7:0]$1065
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1038'.
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1035
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_DATA[7:0]$1034
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_ADDR[7:0]$1033
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1006'.
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1003
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_DATA[7:0]$1002
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_ADDR[7:0]$1001
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$974'.
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$971
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_DATA[7:0]$970
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_ADDR[7:0]$969
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$942'.
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$939
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_DATA[7:0]$938
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_ADDR[7:0]$937
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$910'.
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$907
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_DATA[7:0]$906
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_ADDR[7:0]$905
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$878'.
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$875
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_DATA[7:0]$874
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_ADDR[7:0]$873
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$846'.
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$843
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_DATA[7:0]$842
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_ADDR[7:0]$841
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$814'.
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$811
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_DATA[7:0]$810
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_ADDR[7:0]$809
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$782'.
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$779
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_DATA[7:0]$778
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_ADDR[7:0]$777
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$750'.
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$747
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_DATA[7:0]$746
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_ADDR[7:0]$745
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$718'.
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$715
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_DATA[7:0]$714
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_ADDR[7:0]$713
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$686'.
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$683
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_DATA[7:0]$682
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_ADDR[7:0]$681
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$654'.
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$651
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_DATA[7:0]$650
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_ADDR[7:0]$649
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$622'.
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$619
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_DATA[7:0]$618
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_ADDR[7:0]$617
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$574'.
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$571
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_DATA[7:0]$570
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_ADDR[7:0]$569
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$543'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$542'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$540'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[42:0]
     2/4: $0\grant_encoded_reg[5:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[42:0]
Creating decoders for process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[42:0]
     2/26: $7\mask_next[42:0]
     3/26: $6\mask_next[42:0]
     4/26: $6\grant_encoded_next[5:0]
     5/26: $6\grant_next[42:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[42:0]
     8/26: $5\grant_encoded_next[5:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[42:0]
    11/26: $4\mask_next[42:0]
    12/26: $4\grant_encoded_next[5:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[42:0]
    15/26: $3\mask_next[42:0]
    16/26: $3\grant_encoded_next[5:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[42:0]
    19/26: $2\grant_encoded_next[5:0]
    20/26: $2\grant_next[42:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[42:0]
    23/26: $1\grant_encoded_next[5:0]
    24/26: $1\grant_next[42:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[42:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2213'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1970'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1934'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1931
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_DATA[7:0]$1930
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_ADDR[7:0]$1929
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1902'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1899
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_DATA[7:0]$1898
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_ADDR[7:0]$1897
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1870'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1867
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_DATA[7:0]$1866
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_ADDR[7:0]$1865
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1838'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1835
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_DATA[7:0]$1834
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_ADDR[7:0]$1833
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1806'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1803
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_DATA[7:0]$1802
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_ADDR[7:0]$1801
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1774'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1771
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_DATA[7:0]$1770
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_ADDR[7:0]$1769
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1742'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1739
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_DATA[7:0]$1738
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_ADDR[7:0]$1737
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1710'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1707
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_DATA[7:0]$1706
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_ADDR[7:0]$1705
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1678'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1675
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_DATA[7:0]$1674
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_ADDR[7:0]$1673
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1646'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1643
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_DATA[7:0]$1642
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_ADDR[7:0]$1641
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1614'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1611
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_DATA[7:0]$1610
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_ADDR[7:0]$1609
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1582'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1579
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_DATA[7:0]$1578
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_ADDR[7:0]$1577
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1550'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1547
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_DATA[7:0]$1546
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_ADDR[7:0]$1545
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1518'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1515
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_DATA[7:0]$1514
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_ADDR[7:0]$1513
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_next' from process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_valid_next' from process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_encoded_next' from process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\mask_next' from process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tid_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2213'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
  created $dff cell `$procdff$3525' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
  created $dff cell `$procdff$3526' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
  created $dff cell `$procdff$3527' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
  created $dff cell `$procdff$3528' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
  created $dff cell `$procdff$3529' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
  created $dff cell `$procdff$3530' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
  created $dff cell `$procdff$3531' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
  created $dff cell `$procdff$3532' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
  created $dff cell `$procdff$3533' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
  created $dff cell `$procdff$3534' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
  created $dff cell `$procdff$3535' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
  created $dff cell `$procdff$3536' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
  created $dff cell `$procdff$3537' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
  created $dff cell `$procdff$3538' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
  created $dff cell `$procdff$3539' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
  created $dff cell `$procdff$3540' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
  created $dff cell `$procdff$3541' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
  created $dff cell `$procdff$3542' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
  created $dff cell `$procdff$3543' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
  created $dff cell `$procdff$3544' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
  created $dff cell `$procdff$3545' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
  created $dff cell `$procdff$3546' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
  created $dff cell `$procdff$3547' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
  created $dff cell `$procdff$3548' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
  created $dff cell `$procdff$3549' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
  created $dff cell `$procdff$3550' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
  created $dff cell `$procdff$3551' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
  created $dff cell `$procdff$3552' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
  created $dff cell `$procdff$3553' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
  created $dff cell `$procdff$3554' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
  created $dff cell `$procdff$3555' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
  created $dff cell `$procdff$3556' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
  created $dff cell `$procdff$3557' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
  created $dff cell `$procdff$3558' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
  created $dff cell `$procdff$3559' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
  created $dff cell `$procdff$3560' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
  created $dff cell `$procdff$3561' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
  created $dff cell `$procdff$3562' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
  created $dff cell `$procdff$3563' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
  created $dff cell `$procdff$3564' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
  created $dff cell `$procdff$3565' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
  created $dff cell `$procdff$3566' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
  created $dff cell `$procdff$3567' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
  created $dff cell `$procdff$3568' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
  created $dff cell `$procdff$3569' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
  created $dff cell `$procdff$3570' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
  created $dff cell `$procdff$3571' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
  created $dff cell `$procdff$3572' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
  created $dff cell `$procdff$3573' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
  created $dff cell `$procdff$3574' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
  created $dff cell `$procdff$3575' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
  created $dff cell `$procdff$3576' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
  created $dff cell `$procdff$3577' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
  created $dff cell `$procdff$3579' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
  created $dff cell `$procdff$3580' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
  created $dff cell `$procdff$3581' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
  created $dff cell `$procdff$3582' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
  created $dff cell `$procdff$3583' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
  created $dff cell `$procdff$3584' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
  created $dff cell `$procdff$3585' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
  created $dff cell `$procdff$3586' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
  created $dff cell `$procdff$3587' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
  created $dff cell `$procdff$3588' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\rdata' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
  created $dff cell `$procdff$3589' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_ADDR' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
  created $dff cell `$procdff$3590' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_DATA' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
  created $dff cell `$procdff$3591' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
  created $dff cell `$procdff$3592' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\o_wb_ack' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
  created $dff cell `$procdff$3593' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_en_r' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
  created $dff cell `$procdff$3594' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\bsel' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
  created $dff cell `$procdff$3595' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_rdt' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
  created $dff cell `$procdff$3596' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\rdata' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
  created $dff cell `$procdff$3597' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_ADDR' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
  created $dff cell `$procdff$3598' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_DATA' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
  created $dff cell `$procdff$3599' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
  created $dff cell `$procdff$3600' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\o_wb_ack' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
  created $dff cell `$procdff$3601' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_en_r' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
  created $dff cell `$procdff$3602' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\bsel' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
  created $dff cell `$procdff$3603' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_rdt' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
  created $dff cell `$procdff$3604' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\rdata' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
  created $dff cell `$procdff$3605' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_ADDR' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
  created $dff cell `$procdff$3606' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_DATA' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
  created $dff cell `$procdff$3607' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
  created $dff cell `$procdff$3608' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\o_wb_ack' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
  created $dff cell `$procdff$3609' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_en_r' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
  created $dff cell `$procdff$3610' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\bsel' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
  created $dff cell `$procdff$3611' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_rdt' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
  created $dff cell `$procdff$3612' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\rdata' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
  created $dff cell `$procdff$3613' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_ADDR' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
  created $dff cell `$procdff$3614' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_DATA' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
  created $dff cell `$procdff$3615' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
  created $dff cell `$procdff$3616' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\o_wb_ack' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
  created $dff cell `$procdff$3617' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_en_r' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
  created $dff cell `$procdff$3618' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\bsel' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
  created $dff cell `$procdff$3619' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_rdt' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
  created $dff cell `$procdff$3620' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\rdata' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
  created $dff cell `$procdff$3621' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_ADDR' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
  created $dff cell `$procdff$3622' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_DATA' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
  created $dff cell `$procdff$3623' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
  created $dff cell `$procdff$3624' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\o_wb_ack' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
  created $dff cell `$procdff$3625' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_en_r' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
  created $dff cell `$procdff$3626' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\bsel' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
  created $dff cell `$procdff$3627' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_rdt' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
  created $dff cell `$procdff$3628' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\rdata' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
  created $dff cell `$procdff$3629' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_ADDR' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
  created $dff cell `$procdff$3630' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_DATA' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
  created $dff cell `$procdff$3631' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
  created $dff cell `$procdff$3632' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\o_wb_ack' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
  created $dff cell `$procdff$3633' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_en_r' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
  created $dff cell `$procdff$3634' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\bsel' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
  created $dff cell `$procdff$3635' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_rdt' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
  created $dff cell `$procdff$3636' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\rdata' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
  created $dff cell `$procdff$3637' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_ADDR' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
  created $dff cell `$procdff$3638' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_DATA' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
  created $dff cell `$procdff$3639' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
  created $dff cell `$procdff$3640' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\o_wb_ack' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
  created $dff cell `$procdff$3641' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_en_r' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
  created $dff cell `$procdff$3642' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\bsel' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
  created $dff cell `$procdff$3643' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_rdt' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
  created $dff cell `$procdff$3644' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\rdata' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
  created $dff cell `$procdff$3645' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_ADDR' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
  created $dff cell `$procdff$3646' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_DATA' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
  created $dff cell `$procdff$3647' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
  created $dff cell `$procdff$3648' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\o_wb_ack' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
  created $dff cell `$procdff$3649' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_en_r' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\bsel' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_rdt' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\rdata' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_ADDR' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_DATA' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\o_wb_ack' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_en_r' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\bsel' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_rdt' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\rdata' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
  created $dff cell `$procdff$3661' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_ADDR' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
  created $dff cell `$procdff$3662' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_DATA' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
  created $dff cell `$procdff$3663' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
  created $dff cell `$procdff$3664' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\o_wb_ack' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
  created $dff cell `$procdff$3665' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_en_r' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
  created $dff cell `$procdff$3666' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\bsel' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
  created $dff cell `$procdff$3667' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_rdt' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
  created $dff cell `$procdff$3668' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\rdata' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
  created $dff cell `$procdff$3669' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_ADDR' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
  created $dff cell `$procdff$3670' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_DATA' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
  created $dff cell `$procdff$3671' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
  created $dff cell `$procdff$3672' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\o_wb_ack' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
  created $dff cell `$procdff$3673' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_en_r' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
  created $dff cell `$procdff$3674' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\bsel' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
  created $dff cell `$procdff$3675' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_rdt' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
  created $dff cell `$procdff$3676' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\rdata' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
  created $dff cell `$procdff$3677' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_ADDR' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
  created $dff cell `$procdff$3678' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_DATA' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
  created $dff cell `$procdff$3679' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
  created $dff cell `$procdff$3680' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\o_wb_ack' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
  created $dff cell `$procdff$3681' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_en_r' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
  created $dff cell `$procdff$3682' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\bsel' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
  created $dff cell `$procdff$3683' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_rdt' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
  created $dff cell `$procdff$3684' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\rdata' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
  created $dff cell `$procdff$3685' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_ADDR' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
  created $dff cell `$procdff$3686' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_DATA' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
  created $dff cell `$procdff$3687' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
  created $dff cell `$procdff$3688' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\o_wb_ack' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
  created $dff cell `$procdff$3689' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_en_r' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
  created $dff cell `$procdff$3690' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\bsel' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
  created $dff cell `$procdff$3691' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_rdt' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
  created $dff cell `$procdff$3692' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\rdata' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
  created $dff cell `$procdff$3693' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_ADDR' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
  created $dff cell `$procdff$3694' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_DATA' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
  created $dff cell `$procdff$3695' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
  created $dff cell `$procdff$3696' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\o_wb_ack' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
  created $dff cell `$procdff$3697' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_en_r' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
  created $dff cell `$procdff$3698' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\bsel' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
  created $dff cell `$procdff$3699' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_rdt' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
  created $dff cell `$procdff$3700' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\rdata' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
  created $dff cell `$procdff$3701' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_ADDR' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
  created $dff cell `$procdff$3702' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_DATA' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
  created $dff cell `$procdff$3703' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
  created $dff cell `$procdff$3704' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\o_wb_ack' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
  created $dff cell `$procdff$3705' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_en_r' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
  created $dff cell `$procdff$3706' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\bsel' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
  created $dff cell `$procdff$3707' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_rdt' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
  created $dff cell `$procdff$3708' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\rdata' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
  created $dff cell `$procdff$3709' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_ADDR' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
  created $dff cell `$procdff$3710' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_DATA' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
  created $dff cell `$procdff$3711' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
  created $dff cell `$procdff$3712' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\o_wb_ack' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
  created $dff cell `$procdff$3713' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_en_r' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
  created $dff cell `$procdff$3714' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\bsel' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
  created $dff cell `$procdff$3715' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_rdt' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
  created $dff cell `$procdff$3716' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\rdata' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
  created $dff cell `$procdff$3717' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_ADDR' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
  created $dff cell `$procdff$3718' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_DATA' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
  created $dff cell `$procdff$3719' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
  created $dff cell `$procdff$3720' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\o_wb_ack' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
  created $dff cell `$procdff$3721' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_en_r' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
  created $dff cell `$procdff$3722' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\bsel' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
  created $dff cell `$procdff$3723' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_rdt' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
  created $dff cell `$procdff$3724' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\rdata' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
  created $dff cell `$procdff$3725' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_ADDR' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
  created $dff cell `$procdff$3726' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_DATA' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
  created $dff cell `$procdff$3727' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
  created $dff cell `$procdff$3728' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\o_wb_ack' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
  created $dff cell `$procdff$3729' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_en_r' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
  created $dff cell `$procdff$3730' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\bsel' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
  created $dff cell `$procdff$3731' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_rdt' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
  created $dff cell `$procdff$3732' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\rdata' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
  created $dff cell `$procdff$3733' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_ADDR' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
  created $dff cell `$procdff$3734' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_DATA' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
  created $dff cell `$procdff$3735' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
  created $dff cell `$procdff$3736' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\o_wb_ack' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
  created $dff cell `$procdff$3737' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_en_r' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
  created $dff cell `$procdff$3738' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\bsel' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
  created $dff cell `$procdff$3739' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_rdt' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
  created $dff cell `$procdff$3740' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\rdata' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
  created $dff cell `$procdff$3741' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_ADDR' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
  created $dff cell `$procdff$3742' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_DATA' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
  created $dff cell `$procdff$3743' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
  created $dff cell `$procdff$3744' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\o_wb_ack' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
  created $dff cell `$procdff$3745' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_en_r' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
  created $dff cell `$procdff$3746' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\bsel' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
  created $dff cell `$procdff$3747' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_rdt' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
  created $dff cell `$procdff$3748' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\rdata' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
  created $dff cell `$procdff$3749' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_ADDR' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
  created $dff cell `$procdff$3750' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_DATA' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
  created $dff cell `$procdff$3751' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
  created $dff cell `$procdff$3752' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\o_wb_ack' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
  created $dff cell `$procdff$3753' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_en_r' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
  created $dff cell `$procdff$3754' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\bsel' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
  created $dff cell `$procdff$3755' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_rdt' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
  created $dff cell `$procdff$3756' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$543'.
  created $dff cell `$procdff$3757' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$542'.
  created $dff cell `$procdff$3758' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$540'.
  created $dff cell `$procdff$3759' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
  created $dff cell `$procdff$3760' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
  created $dff cell `$procdff$3761' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
  created $dff cell `$procdff$3762' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
  created $dff cell `$procdff$3763' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
  created $dff cell `$procdff$3764' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3765' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3766' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3767' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3768' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3769' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
  created $dff cell `$procdff$3770' with positive edge clock.
Creating register for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_reg' using process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3771' with positive edge clock.
Creating register for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_valid_reg' using process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3772' with positive edge clock.
Creating register for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\grant_encoded_reg' using process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3773' with positive edge clock.
Creating register for signal `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.\mask_reg' using process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3774' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$3775' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3777' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3779' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$3793' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$3796' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$3823' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$3826' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$3829' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$3832' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$3833' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$3834' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$3835' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$3836' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$3837' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$3838' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$3841' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$3844' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$3847' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$3850' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1970'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1970'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
  created $dff cell `$procdff$4011' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1486'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1477'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1470'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1454'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1445'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1438'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1422'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1413'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1406'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1390'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1381'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1374'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1358'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1349'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1342'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1326'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1317'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1310'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1294'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1285'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1278'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1262'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1253'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1246'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1230'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1221'.
Found and cleaned up 4 empty switches in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1214'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1198'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1189'.
Found and cleaned up 4 empty switches in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1182'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1166'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1157'.
Found and cleaned up 4 empty switches in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1150'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1134'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1125'.
Found and cleaned up 4 empty switches in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1118'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1102'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1093'.
Found and cleaned up 4 empty switches in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1086'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1070'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1061'.
Found and cleaned up 4 empty switches in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1054'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1038'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1029'.
Found and cleaned up 4 empty switches in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1022'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1006'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$997'.
Found and cleaned up 4 empty switches in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$990'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$974'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$965'.
Found and cleaned up 4 empty switches in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$958'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$942'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$933'.
Found and cleaned up 4 empty switches in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$926'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$910'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$901'.
Found and cleaned up 4 empty switches in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$894'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$878'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$869'.
Found and cleaned up 4 empty switches in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$862'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$846'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$837'.
Found and cleaned up 4 empty switches in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$830'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$814'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$805'.
Found and cleaned up 4 empty switches in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$798'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$782'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$773'.
Found and cleaned up 4 empty switches in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$766'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$750'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$741'.
Found and cleaned up 4 empty switches in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$734'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$718'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$709'.
Found and cleaned up 4 empty switches in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$702'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$686'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$677'.
Found and cleaned up 4 empty switches in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$670'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$654'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$645'.
Found and cleaned up 4 empty switches in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$638'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$622'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$613'.
Found and cleaned up 4 empty switches in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$606'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$574'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$565'.
Found and cleaned up 4 empty switches in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$558'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$543'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$543'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$542'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$540'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$538'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$531'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2220'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2213'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2203'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2143'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2030'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2018'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$1999'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1970'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$1970'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1934'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1925'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1918'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1902'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1893'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1886'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1870'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1861'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1854'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1838'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1829'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1822'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1806'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1797'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1790'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1774'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1765'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1758'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1742'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1733'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1726'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1710'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1701'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1694'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1678'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1669'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1662'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1646'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1637'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1630'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1614'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1605'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1598'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1582'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1573'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1566'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1550'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1541'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1534'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1518'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1509'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1502'.
Cleaned up 285 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Optimizing module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Optimizing module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Optimizing module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Optimizing module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Optimizing module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Optimizing module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Optimizing module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Optimizing module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Optimizing module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Optimizing module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Optimizing module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Optimizing module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Optimizing module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Optimizing module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Optimizing module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Optimizing module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Optimizing module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Optimizing module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Optimizing module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Optimizing module $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Optimizing module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Optimizing module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Optimizing module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Optimizing module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Optimizing module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Optimizing module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Optimizing module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Optimizing module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Optimizing module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Optimizing module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Optimizing module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Optimizing module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Optimizing module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Optimizing module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Optimizing module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Optimizing module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Optimizing module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Optimizing module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Optimizing module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Optimizing module $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Optimizing module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Optimizing module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Optimizing module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Optimizing module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Optimizing module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Optimizing module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Optimizing module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Optimizing module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Optimizing module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Optimizing module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Optimizing module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Optimizing module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Optimizing module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Optimizing module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Optimizing module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Optimizing module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Optimizing module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Optimizing module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Optimizing module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Optimizing module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Optimizing module $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Deleting now unused module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Deleting now unused module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Deleting now unused module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Deleting now unused module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Deleting now unused module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Deleting now unused module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Deleting now unused module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Deleting now unused module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Deleting now unused module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Deleting now unused module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Deleting now unused module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Deleting now unused module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Deleting now unused module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Deleting now unused module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Deleting now unused module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Deleting now unused module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Deleting now unused module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Deleting now unused module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Deleting now unused module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Deleting now unused module $paramod$28101d6e6510454871f9bb076100b1b013ab82dc\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Deleting now unused module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Deleting now unused module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Deleting now unused module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Deleting now unused module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Deleting now unused module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Deleting now unused module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Deleting now unused module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Deleting now unused module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Deleting now unused module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Deleting now unused module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Deleting now unused module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Deleting now unused module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Deleting now unused module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Deleting now unused module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Deleting now unused module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Deleting now unused module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Deleting now unused module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Deleting now unused module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Deleting now unused module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Deleting now unused module $paramod$0f939c72f50a92938b9495c01b1308acead1326d\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Deleting now unused module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Deleting now unused module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Deleting now unused module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Deleting now unused module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Deleting now unused module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Deleting now unused module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Deleting now unused module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Deleting now unused module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Deleting now unused module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Deleting now unused module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Deleting now unused module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Deleting now unused module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Deleting now unused module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Deleting now unused module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Deleting now unused module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Deleting now unused module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Deleting now unused module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Deleting now unused module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Deleting now unused module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Deleting now unused module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Deleting now unused module $paramod$65bde73774bcdd77e3b8c13ef23f8d6addce75fb\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
<suppressed ~369 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~723 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~144 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2487 unused cells and 14985 unused wires.
<suppressed ~3684 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~4653 debug messages>
Removed a total of 1551 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2899.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2908.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2917.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2926.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2935.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2881.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3033.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2887.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3039.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3045.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3051.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3057.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3063.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3069.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2890.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2896.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2763.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2765.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2768.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2775.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2777.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2780.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2789.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2792.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2801.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2804.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2813.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2816.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2824.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2827.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2833.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2836.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2842.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2845.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2851.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2854.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2860.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2863.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2869.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2872.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2878.
Removed 41 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$3475:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1552_EN[7:0]$1576 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$3492:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1520_EN[7:0]$1544 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$3509:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1488_EN[7:0]$1512 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$2239:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1456_EN[7:0]$1480 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$2256:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1424_EN[7:0]$1448 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$2273:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1392_EN[7:0]$1416 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$2290:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1360_EN[7:0]$1384 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$2307:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1328_EN[7:0]$1352 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$2324:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1296_EN[7:0]$1320 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$3322:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1840_EN[7:0]$1864 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$3458:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1584_EN[7:0]$1608 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$2341:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1264_EN[7:0]$1288 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$2358:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1232_EN[7:0]$1256 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_22.\serving.\ram.$procmux$2375:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0]
      New connections: $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [7:1] = { $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1200_EN[7:0]$1224 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_23.\serving.\ram.$procmux$2392:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0]
      New connections: $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [7:1] = { $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1168_EN[7:0]$1192 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_24.\serving.\ram.$procmux$2409:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0]
      New connections: $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [7:1] = { $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1136_EN[7:0]$1160 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_25.\serving.\ram.$procmux$2426:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0]
      New connections: $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [7:1] = { $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1104_EN[7:0]$1128 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$3288:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1904_EN[7:0]$1928 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_26.\serving.\ram.$procmux$2443:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0]
      New connections: $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [7:1] = { $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1072_EN[7:0]$1096 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_27.\serving.\ram.$procmux$2460:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0]
      New connections: $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [7:1] = { $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1040_EN[7:0]$1064 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_28.\serving.\ram.$procmux$2477:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0]
      New connections: $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [7:1] = { $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1008_EN[7:0]$1032 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_29.\serving.\ram.$procmux$2494:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0]
      New connections: $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [7:1] = { $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$976_EN[7:0]$1000 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$3339:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1808_EN[7:0]$1832 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_30.\serving.\ram.$procmux$2511:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0]
      New connections: $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [7:1] = { $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$944_EN[7:0]$968 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_31.\serving.\ram.$procmux$2528:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0]
      New connections: $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [7:1] = { $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$912_EN[7:0]$936 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_32.\serving.\ram.$procmux$2545:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0]
      New connections: $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [7:1] = { $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$880_EN[7:0]$904 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_33.\serving.\ram.$procmux$2562:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0]
      New connections: $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [7:1] = { $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$848_EN[7:0]$872 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_34.\serving.\ram.$procmux$2579:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0]
      New connections: $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [7:1] = { $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$816_EN[7:0]$840 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_35.\serving.\ram.$procmux$2596:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0]
      New connections: $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [7:1] = { $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$784_EN[7:0]$808 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_36.\serving.\ram.$procmux$2613:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0]
      New connections: $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [7:1] = { $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$752_EN[7:0]$776 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$3305:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1872_EN[7:0]$1896 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_37.\serving.\ram.$procmux$2630:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0]
      New connections: $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [7:1] = { $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$720_EN[7:0]$744 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_38.\serving.\ram.$procmux$2647:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0]
      New connections: $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [7:1] = { $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$688_EN[7:0]$712 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_39.\serving.\ram.$procmux$2664:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0]
      New connections: $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [7:1] = { $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$656_EN[7:0]$680 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$3356:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1776_EN[7:0]$1800 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_40.\serving.\ram.$procmux$2681:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0]
      New connections: $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [7:1] = { $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$624_EN[7:0]$648 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_41.\serving.\ram.$procmux$2698:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0]
      New connections: $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [7:1] = { $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$592_EN[7:0]$616 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_42.\serving.\ram.$procmux$2715:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0]
      New connections: $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [7:1] = { $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$544_EN[7:0]$568 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$3373:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1744_EN[7:0]$1768 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$3390:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1712_EN[7:0]$1736 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$3407:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1680_EN[7:0]$1704 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$3424:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1648_EN[7:0]$1672 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$3441:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1616_EN[7:0]$1640 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 43 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3769 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3767 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 2756 unused wires.
<suppressed ~1207 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~86 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4466 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4464 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4465 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4462 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4463 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4460 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4461 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4458 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4459 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4456 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4457 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4454 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4455 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4452 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4453 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4450 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4451 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4448 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4449 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4446 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4447 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4444 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4445 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4442 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4443 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4440 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4441 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4438 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4439 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4436 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4437 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4434 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4435 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4432 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4433 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4430 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4431 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4428 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4429 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4426 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4427 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4424 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4425 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4467 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4468 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4469 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4470 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4471 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4472 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4473 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4474 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4475 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4476 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4477 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4478 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4479 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4480 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4481 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4482 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4483 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4484 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4485 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4486 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4487 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4488 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4489 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4490 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4491 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4492 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4493 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4494 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4495 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4496 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4497 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4498 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4499 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4500 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4501 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4502 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4503 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4504 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4505 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4506 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4507 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4508 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4509 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4510 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4511 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4512 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4513 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4514 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4515 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4516 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4517 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4518 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4519 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4520 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4521 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4522 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4523 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4524 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4525 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4526 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4527 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4528 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4529 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4530 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4531 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4532 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4533 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4534 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4535 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4536 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4537 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4538 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4539 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4540 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4541 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4542 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4543 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4544 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4545 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4546 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4547 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4548 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4549 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4550 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4551 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4552 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4553 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4554 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4555 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4556 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4557 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4558 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4559 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4560 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4561 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4562 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4563 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4564 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4565 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4566 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4567 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4568 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4569 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4570 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4571 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4572 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4573 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4574 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4575 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4576 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4577 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4578 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4579 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4580 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4581 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4582 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4583 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4584 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4585 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4586 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4587 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4588 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4589 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4590 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4591 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4592 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4593 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4594 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4595 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4596 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4597 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4598 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4599 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4600 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4601 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4602 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4603 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4604 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4605 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4606 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4607 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4608 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4609 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4610 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4611 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4612 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4613 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4614 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4615 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4616 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4617 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4618 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4619 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4620 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4621 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4622 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4623 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4624 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4625 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4626 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4627 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4628 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4629 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4630 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4631 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4632 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4633 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4634 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4635 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4636 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4637 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4638 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4639 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4640 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4641 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4642 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4643 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4644 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4645 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4646 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4647 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4648 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4649 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4650 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4651 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4652 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4653 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4654 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4655 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4656 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4657 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4658 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4659 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4660 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4661 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4662 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4663 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4664 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4665 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4666 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4667 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4668 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4669 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4670 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4671 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4672 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4673 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4674 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4675 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4676 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4677 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4678 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4679 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4680 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4681 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4682 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2640 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$3799 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3089_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$3799 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$4725 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$3798 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$3797 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3094_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4732 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4735 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4737 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3978 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1631_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4750 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4752 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4755 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4757 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4759 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4786 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4792 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4803 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4805 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3970 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1663_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4818 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4820 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4823 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4825 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4827 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4854 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4860 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4871 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4873 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3962 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1695_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4886 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4888 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4891 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4893 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4895 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4922 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4928 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4939 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4941 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3954 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1727_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4954 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4956 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4959 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4961 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4963 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4990 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4996 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5007 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5009 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3946 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1759_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5022 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5024 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5027 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5029 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5031 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5058 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5064 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_42.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5075 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5077 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_42.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_42.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_42.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$3756 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$3756 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$3756 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$3755 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$559_Y, Q = \corescorecore.core_42.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5090 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.o_init, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5092 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_42.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5095 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5097 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_42.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5099 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.two_stage_op, Q = \corescorecore.core_42.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_42.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_42.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_42.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_42.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_42.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [6], Q = \corescorecore.core_42.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_42.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_42.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.ram.rdata [0] \corescorecore.core_42.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5126 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5132 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.ctrl.new_pc \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_42.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_42.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_42.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.alu.shamt_ser \corescorecore.core_42.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_42.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.result_lt, Q = \corescorecore.core_42.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_41.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5143 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5145 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_41.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_41.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_41.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$3748 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$3748 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$3748 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$3747 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$607_Y, Q = \corescorecore.core_41.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5158 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.o_init, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5160 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_41.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5163 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5165 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_41.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5167 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.two_stage_op, Q = \corescorecore.core_41.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_41.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_41.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_41.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_41.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_41.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [6], Q = \corescorecore.core_41.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_41.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_41.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.ram.rdata [0] \corescorecore.core_41.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5194 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5200 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.ctrl.new_pc \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_41.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_41.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_41.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.alu.shamt_ser \corescorecore.core_41.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_41.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.result_lt, Q = \corescorecore.core_41.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_40.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5211 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5213 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_40.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_40.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_40.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3740 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3740 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3740 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3739 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$639_Y, Q = \corescorecore.core_40.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5226 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.o_init, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5228 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_40.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5231 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5233 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_40.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5235 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.two_stage_op, Q = \corescorecore.core_40.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_40.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_40.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_40.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_40.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_40.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [6], Q = \corescorecore.core_40.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_40.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_40.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.ram.rdata [0] \corescorecore.core_40.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5262 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5268 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.ctrl.new_pc \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_40.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_40.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_40.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.alu.shamt_ser \corescorecore.core_40.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_40.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.result_lt, Q = \corescorecore.core_40.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5279 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5281 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3938 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1791_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5294 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5296 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5299 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5301 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5303 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5330 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5336 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_39.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5347 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5349 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_39.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_39.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_39.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3732 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3732 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3732 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3731 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$671_Y, Q = \corescorecore.core_39.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5362 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.o_init, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5364 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_39.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5367 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5369 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_39.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5371 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.two_stage_op, Q = \corescorecore.core_39.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_39.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_39.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_39.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_39.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_39.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [6], Q = \corescorecore.core_39.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_39.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_39.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.ram.rdata [0] \corescorecore.core_39.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5398 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5404 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.ctrl.new_pc \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_39.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_39.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_39.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.alu.shamt_ser \corescorecore.core_39.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_39.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.result_lt, Q = \corescorecore.core_39.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_38.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5415 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5417 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_38.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_38.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_38.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3724 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3724 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3724 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3723 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$703_Y, Q = \corescorecore.core_38.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5430 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.o_init, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5432 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_38.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5435 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5437 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_38.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5439 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.two_stage_op, Q = \corescorecore.core_38.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_38.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_38.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_38.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_38.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_38.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [6], Q = \corescorecore.core_38.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_38.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_38.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.ram.rdata [0] \corescorecore.core_38.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5466 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5472 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.ctrl.new_pc \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_38.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_38.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_38.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.alu.shamt_ser \corescorecore.core_38.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_38.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.result_lt, Q = \corescorecore.core_38.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_37.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5483 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5485 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_37.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_37.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_37.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3716 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3716 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3716 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3715 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$735_Y, Q = \corescorecore.core_37.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5498 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.o_init, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5500 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_37.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5503 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5505 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_37.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5507 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.two_stage_op, Q = \corescorecore.core_37.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_37.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_37.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_37.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_37.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_37.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [6], Q = \corescorecore.core_37.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_37.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_37.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.ram.rdata [0] \corescorecore.core_37.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5534 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5540 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.ctrl.new_pc \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_37.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_37.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_37.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.alu.shamt_ser \corescorecore.core_37.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_37.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.result_lt, Q = \corescorecore.core_37.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_36.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5551 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5553 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_36.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_36.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_36.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3708 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3708 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3708 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3707 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$767_Y, Q = \corescorecore.core_36.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5566 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.o_init, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5568 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_36.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5571 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5573 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_36.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5575 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.two_stage_op, Q = \corescorecore.core_36.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_36.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_36.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_36.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_36.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_36.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [6], Q = \corescorecore.core_36.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_36.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_36.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.ram.rdata [0] \corescorecore.core_36.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5602 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5608 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.ctrl.new_pc \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_36.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_36.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_36.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.alu.shamt_ser \corescorecore.core_36.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_36.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.result_lt, Q = \corescorecore.core_36.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_35.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5619 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5621 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_35.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_35.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_35.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3700 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3700 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3700 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3699 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$799_Y, Q = \corescorecore.core_35.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5634 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.o_init, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5636 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_35.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5639 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5641 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_35.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5643 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.two_stage_op, Q = \corescorecore.core_35.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_35.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_35.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_35.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_35.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_35.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [6], Q = \corescorecore.core_35.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_35.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_35.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.ram.rdata [0] \corescorecore.core_35.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5670 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5676 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.ctrl.new_pc \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_35.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_35.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_35.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.alu.shamt_ser \corescorecore.core_35.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_35.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.result_lt, Q = \corescorecore.core_35.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_34.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5687 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5689 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_34.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_34.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_34.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3692 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3692 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3692 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3691 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$831_Y, Q = \corescorecore.core_34.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5702 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.o_init, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5704 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_34.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5707 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5709 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_34.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5711 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.two_stage_op, Q = \corescorecore.core_34.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_34.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_34.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_34.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_34.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_34.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [6], Q = \corescorecore.core_34.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_34.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_34.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.ram.rdata [0] \corescorecore.core_34.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5738 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5744 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.ctrl.new_pc \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_34.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_34.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_34.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.alu.shamt_ser \corescorecore.core_34.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_34.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.result_lt, Q = \corescorecore.core_34.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_33.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5755 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5757 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_33.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_33.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_33.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3684 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3684 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3684 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3683 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$863_Y, Q = \corescorecore.core_33.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5770 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.o_init, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5772 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_33.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5775 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5777 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_33.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5779 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.two_stage_op, Q = \corescorecore.core_33.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_33.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_33.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_33.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_33.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_33.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [6], Q = \corescorecore.core_33.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_33.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_33.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.ram.rdata [0] \corescorecore.core_33.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5806 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5812 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.ctrl.new_pc \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_33.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_33.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_33.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.alu.shamt_ser \corescorecore.core_33.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_33.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.result_lt, Q = \corescorecore.core_33.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_32.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5823 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5825 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_32.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_32.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_32.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3676 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3676 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3676 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3675 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$895_Y, Q = \corescorecore.core_32.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5838 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.o_init, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5840 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_32.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5843 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5845 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_32.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5847 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.two_stage_op, Q = \corescorecore.core_32.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_32.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_32.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_32.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_32.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_32.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [6], Q = \corescorecore.core_32.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_32.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_32.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.ram.rdata [0] \corescorecore.core_32.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5874 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5880 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.ctrl.new_pc \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_32.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_32.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_32.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.alu.shamt_ser \corescorecore.core_32.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_32.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.result_lt, Q = \corescorecore.core_32.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_31.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5891 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5893 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_31.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_31.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_31.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3668 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3668 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3668 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3667 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$927_Y, Q = \corescorecore.core_31.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5906 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.o_init, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5908 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_31.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5911 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5913 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_31.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5915 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.two_stage_op, Q = \corescorecore.core_31.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_31.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_31.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_31.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_31.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_31.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [6], Q = \corescorecore.core_31.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_31.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_31.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.ram.rdata [0] \corescorecore.core_31.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5942 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5948 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.ctrl.new_pc \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_31.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_31.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_31.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.alu.shamt_ser \corescorecore.core_31.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_31.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.result_lt, Q = \corescorecore.core_31.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_30.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5959 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5961 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_30.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_30.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_30.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3660 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3660 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3660 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3659 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$959_Y, Q = \corescorecore.core_30.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5974 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.o_init, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5976 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_30.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5979 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5981 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_30.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5983 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.two_stage_op, Q = \corescorecore.core_30.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_30.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_30.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_30.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_30.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_30.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [6], Q = \corescorecore.core_30.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_30.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_30.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.ram.rdata [0] \corescorecore.core_30.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6010 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6016 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.ctrl.new_pc \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_30.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_30.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_30.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.alu.shamt_ser \corescorecore.core_30.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_30.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.result_lt, Q = \corescorecore.core_30.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6027 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6029 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3930 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1823_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6042 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6044 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6047 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6049 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6051 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6078 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6084 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_29.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6095 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6097 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_29.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_29.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_29.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3652 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3652 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3652 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3651 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$991_Y, Q = \corescorecore.core_29.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6110 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.o_init, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6112 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_29.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6115 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6117 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_29.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6119 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.two_stage_op, Q = \corescorecore.core_29.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_29.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_29.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_29.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_29.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_29.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [6], Q = \corescorecore.core_29.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_29.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_29.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.ram.rdata [0] \corescorecore.core_29.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6146 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6152 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.ctrl.new_pc \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_29.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_29.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_29.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.alu.shamt_ser \corescorecore.core_29.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_29.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.result_lt, Q = \corescorecore.core_29.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_28.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6163 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6165 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_28.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_28.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_28.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3644 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3644 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3644 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3643 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1023_Y, Q = \corescorecore.core_28.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6178 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.o_init, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6180 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_28.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6183 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6185 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_28.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6187 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.two_stage_op, Q = \corescorecore.core_28.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_28.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_28.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_28.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_28.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_28.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [6], Q = \corescorecore.core_28.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_28.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_28.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.ram.rdata [0] \corescorecore.core_28.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6214 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6220 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.ctrl.new_pc \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_28.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_28.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_28.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.alu.shamt_ser \corescorecore.core_28.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_28.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.result_lt, Q = \corescorecore.core_28.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_27.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6231 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6233 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_27.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_27.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_27.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3636 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3636 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3636 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3635 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1055_Y, Q = \corescorecore.core_27.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6246 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.o_init, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6248 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_27.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6251 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6253 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_27.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6255 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.two_stage_op, Q = \corescorecore.core_27.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_27.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_27.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_27.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_27.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_27.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [6], Q = \corescorecore.core_27.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_27.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_27.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.ram.rdata [0] \corescorecore.core_27.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6282 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6288 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.ctrl.new_pc \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_27.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_27.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_27.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.alu.shamt_ser \corescorecore.core_27.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_27.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.result_lt, Q = \corescorecore.core_27.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_26.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6299 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6301 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_26.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_26.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_26.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3628 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3627 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1087_Y, Q = \corescorecore.core_26.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6314 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.o_init, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6316 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_26.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6319 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6321 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_26.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6323 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.two_stage_op, Q = \corescorecore.core_26.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_26.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_26.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_26.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_26.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_26.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [6], Q = \corescorecore.core_26.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_26.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_26.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.ram.rdata [0] \corescorecore.core_26.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6350 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6356 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.ctrl.new_pc \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_26.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_26.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_26.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.alu.shamt_ser \corescorecore.core_26.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_26.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.result_lt, Q = \corescorecore.core_26.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_25.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6367 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6369 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_25.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_25.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_25.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3620 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3620 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3620 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3619 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1119_Y, Q = \corescorecore.core_25.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6382 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.o_init, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6384 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_25.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6387 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6389 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_25.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6391 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.two_stage_op, Q = \corescorecore.core_25.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_25.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_25.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_25.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_25.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_25.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [6], Q = \corescorecore.core_25.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_25.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_25.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.ram.rdata [0] \corescorecore.core_25.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6418 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6424 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.ctrl.new_pc \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_25.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_25.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_25.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.alu.shamt_ser \corescorecore.core_25.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_25.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.result_lt, Q = \corescorecore.core_25.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_24.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6435 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6437 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_24.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_24.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_24.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3612 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3612 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3612 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3611 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1151_Y, Q = \corescorecore.core_24.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6450 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.o_init, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6452 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_24.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6455 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6457 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_24.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6459 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.two_stage_op, Q = \corescorecore.core_24.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_24.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_24.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_24.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_24.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_24.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [6], Q = \corescorecore.core_24.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_24.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_24.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.ram.rdata [0] \corescorecore.core_24.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6486 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6492 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.ctrl.new_pc \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_24.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_24.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_24.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.alu.shamt_ser \corescorecore.core_24.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_24.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.result_lt, Q = \corescorecore.core_24.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_23.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6503 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6505 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_23.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_23.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_23.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3604 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3604 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3604 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3603 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1183_Y, Q = \corescorecore.core_23.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6518 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.o_init, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6520 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_23.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6523 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6525 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_23.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6527 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.two_stage_op, Q = \corescorecore.core_23.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_23.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_23.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_23.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_23.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_23.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [6], Q = \corescorecore.core_23.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_23.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_23.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.ram.rdata [0] \corescorecore.core_23.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6554 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6560 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.ctrl.new_pc \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_23.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_23.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_23.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.alu.shamt_ser \corescorecore.core_23.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_23.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.result_lt, Q = \corescorecore.core_23.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_22.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6571 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6573 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_22.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_22.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_22.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3596 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3596 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3596 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3595 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1215_Y, Q = \corescorecore.core_22.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6586 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.o_init, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6588 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_22.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6591 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6593 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_22.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6595 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.two_stage_op, Q = \corescorecore.core_22.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_22.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_22.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_22.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_22.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_22.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [6], Q = \corescorecore.core_22.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_22.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_22.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.ram.rdata [0] \corescorecore.core_22.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6622 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6628 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.ctrl.new_pc \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_22.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_22.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_22.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.alu.shamt_ser \corescorecore.core_22.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_22.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.result_lt, Q = \corescorecore.core_22.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6639 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6641 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3588 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3588 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3588 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3587 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1247_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6654 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6656 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6659 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6661 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6663 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6690 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6696 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6707 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6709 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3580 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3580 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3580 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3579 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1279_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6722 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6724 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6727 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6729 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6731 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6758 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6764 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6775 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6777 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3922 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1855_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6790 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6792 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6795 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6797 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6799 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6826 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6832 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6843 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6845 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3572 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3572 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3572 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3571 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1311_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6858 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6860 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6863 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6865 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6867 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6894 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6900 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6911 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6913 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3564 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3564 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3564 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3563 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1343_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6926 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6928 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6931 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6933 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6935 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6962 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6968 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6979 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6981 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3556 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3556 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3556 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3555 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1375_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6994 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6996 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6999 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7001 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7003 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7030 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7036 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7047 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7049 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3548 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3548 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3548 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3547 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1407_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7062 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7064 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7067 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7069 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7071 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7098 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7104 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7115 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7117 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3540 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3540 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3540 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3539 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1439_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7130 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7132 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7135 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7137 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7139 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7166 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7172 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7183 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7185 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3532 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3532 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3532 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3531 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1471_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7198 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7200 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7203 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7205 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7207 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7234 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7240 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7251 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7253 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4010 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1503_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7266 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7268 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7271 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7273 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7275 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7302 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7308 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7319 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7321 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4002 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1535_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7334 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7336 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7339 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7341 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7343 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7370 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7376 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7387 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7389 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3994 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1567_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7402 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7404 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7407 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7409 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7411 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7438 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7444 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7455 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7457 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3986 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1599_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7470 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7472 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7475 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7477 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7479 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7506 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7512 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7523 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7525 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3914 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1887_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7538 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7540 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7543 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7545 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7547 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7574 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7580 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$3775 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3766 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2741_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7591 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3765 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2745_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7593 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3764 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3762 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3761 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3760 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3757 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3906 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1919_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3191_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7606 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3195_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7608 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3865 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3863 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3199_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7611 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2204_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3861 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3203_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7613 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3860 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3207_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7615 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3881 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3880 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3879 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3878 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3873 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3872 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3870 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3868 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$3888 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3263_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7642 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$3887 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3271_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7648 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3884 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2034_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2222_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$3857 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3893 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3892 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3774 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 43'0000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$7658 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[42:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3773 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$7664 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[5:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3772 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7666 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3771 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 43'0000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$7668 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[42:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3786 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7670 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$3784 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3779 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7679 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$3777 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3776 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 1865 unused cells and 1736 unused wires.
<suppressed ~1870 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~262 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1346 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~645 debug messages>
Removed a total of 215 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 215 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1346 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1933 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1901 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1613 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1581 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1549 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1517 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1485 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1453 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1421 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1389 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1357 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1325 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1869 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1293 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1261 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1229 (corescorecore.core_22.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1197 (corescorecore.core_23.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1165 (corescorecore.core_24.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1133 (corescorecore.core_25.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1101 (corescorecore.core_26.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1069 (corescorecore.core_27.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1037 (corescorecore.core_28.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1005 (corescorecore.core_29.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1837 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$973 (corescorecore.core_30.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$941 (corescorecore.core_31.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$909 (corescorecore.core_32.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$877 (corescorecore.core_33.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$845 (corescorecore.core_34.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$813 (corescorecore.core_35.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$781 (corescorecore.core_36.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$749 (corescorecore.core_37.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$717 (corescorecore.core_38.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$685 (corescorecore.core_39.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1805 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$653 (corescorecore.core_40.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$621 (corescorecore.core_41.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$573 (corescorecore.core_42.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1773 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1741 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1709 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1677 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1645 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$7684 ($ne).
Removed top 42 bits (of 43) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 22 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$555 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$559 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$562 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$603 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$607 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$610 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$635 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$639 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$642 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$667 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$671 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$674 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$699 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$703 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$706 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$731 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$735 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$738 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$763 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$767 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$770 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$795 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$799 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$802 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$827 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$831 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$834 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$859 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$863 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$866 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$891 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$895 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$898 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$923 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$927 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$930 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$955 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$959 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$962 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$987 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$991 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$994 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1019 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1023 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1026 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1051 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1055 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1058 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1083 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1087 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1090 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1115 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1119 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1122 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1147 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1151 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1154 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1179 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1183 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1186 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1211 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1215 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1218 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1243 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1247 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1250 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$479 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1275 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1279 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1282 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$480 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$481 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1307 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1311 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1314 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$482 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$483 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1339 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1343 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1346 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$484 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$485 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1371 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1375 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1378 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$486 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$487 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1403 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1407 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1410 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$488 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$489 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1435 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1439 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1442 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$490 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$491 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1467 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1471 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1474 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$492 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$493 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1499 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1503 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1506 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$494 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$495 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1531 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1535 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1538 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$496 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$497 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1563 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1567 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1570 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$498 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$499 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1595 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1599 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1602 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$500 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$501 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1627 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1631 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1634 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$502 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$503 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1659 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1663 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1666 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$504 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$505 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1691 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1695 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1698 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$506 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$507 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1723 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1727 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1730 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$508 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$509 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1755 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1759 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1762 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$510 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$511 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1787 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1791 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1794 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$512 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$513 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1819 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1823 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1826 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$514 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$515 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1851 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1855 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1858 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$516 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$517 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1883 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1887 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1890 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$518 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$519 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2168 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2139 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2138 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$1944 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$537 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2731 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2733 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1915 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1919 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1922 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$585 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$520 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3092 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3089 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539_Y.
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$3089_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 103 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1919 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1887 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1599 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1567 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1535 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1503 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1471 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1439 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1407 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1375 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1343 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1311 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1855 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1279 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1247 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1215 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1183 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1151 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1119 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1087 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1055 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1023 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$991 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1823 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$959 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$927 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$895 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$863 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$831 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$799 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$767 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$735 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$703 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$671 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1791 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$639 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$607 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$559 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1759 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1727 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1695 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1663 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1631 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2013 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2005 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2028 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1981 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1978 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$671.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$831.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$863.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$895.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1791.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$927.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$959.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1823.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$735.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$639.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$991.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1023.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1055.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1087.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$607.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1119.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1151.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1183.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$559.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1215.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1247.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1279.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1759.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1855.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$767.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1311.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1343.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1727.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1375.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1407.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1439.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1695.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1471.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$703.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1503.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1535.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1567.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1663.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1599.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$799.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1887.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1919.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1631.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$7794
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$7797
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$7800
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7803
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7806
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$7809
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$7812
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7815
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$7818
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1631: $auto$alumacc.cc:495:replace_alu$7821
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$7824
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7827
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7830
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7833
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7836
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1919: $auto$alumacc.cc:495:replace_alu$7839
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7842
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7845
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7848
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7851
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7854
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$7857
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$7860
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7863
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$7866
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$7869
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$7872
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7875
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7878
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7881
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7884
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1887: $auto$alumacc.cc:495:replace_alu$7887
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7890
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7893
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$7896
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7899
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7902
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$7905
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$7908
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$7911
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$7914
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$7917
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$7920
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$799: $auto$alumacc.cc:495:replace_alu$7923
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7926
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7929
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7932
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1599: $auto$alumacc.cc:495:replace_alu$7935
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7938
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7941
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7944
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7947
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7950
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$7953
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$7956
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7959
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$7962
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7965
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$7968
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1663: $auto$alumacc.cc:495:replace_alu$7971
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$7974
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7977
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7980
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1567: $auto$alumacc.cc:495:replace_alu$7983
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$7986
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$7989
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$7992
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$7995
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$7998
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8001
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8004
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8007
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8010
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8013
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8016
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8019
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8022
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8025
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8028
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1535: $auto$alumacc.cc:495:replace_alu$8031
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8034
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8037
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8040
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8043
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8046
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8049
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8052
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8055
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8058
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8061
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8064
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8067
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8070
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8073
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8076
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1503: $auto$alumacc.cc:495:replace_alu$8079
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8082
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8085
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$703: $auto$alumacc.cc:495:replace_alu$8088
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8091
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8094
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8097
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8100
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8103
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8106
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8109
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8112
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8115
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8118
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8121
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8124
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1471: $auto$alumacc.cc:495:replace_alu$8127
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8130
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8133
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1695: $auto$alumacc.cc:495:replace_alu$8136
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8139
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8142
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8145
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8148
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8151
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8154
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8157
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8160
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8163
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8166
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8169
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8172
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1439: $auto$alumacc.cc:495:replace_alu$8175
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8178
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8181
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8184
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8187
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8190
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8193
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8196
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8199
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8202
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8205
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8208
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8211
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8214
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8217
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8220
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1407: $auto$alumacc.cc:495:replace_alu$8223
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8226
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8229
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8232
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8235
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8238
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8241
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8244
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8247
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8250
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8253
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8256
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8259
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8262
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8265
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8268
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1375: $auto$alumacc.cc:495:replace_alu$8271
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8274
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8277
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8280
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8283
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1727: $auto$alumacc.cc:495:replace_alu$8286
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8289
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8292
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8295
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8298
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8301
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8304
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8307
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8310
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8313
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8316
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1343: $auto$alumacc.cc:495:replace_alu$8319
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8322
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8325
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8328
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8331
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8334
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8337
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8340
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8343
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8346
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8349
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8352
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8355
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8358
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8361
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8364
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1311: $auto$alumacc.cc:495:replace_alu$8367
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8370
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8373
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8376
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8379
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8382
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8385
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8388
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8391
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8394
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8397
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8400
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$767: $auto$alumacc.cc:495:replace_alu$8403
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8406
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8409
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8412
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1855: $auto$alumacc.cc:495:replace_alu$8415
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8418
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8421
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8424
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8427
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8430
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8433
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8436
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1759: $auto$alumacc.cc:495:replace_alu$8439
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8442
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8445
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8448
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8451
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8454
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8457
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8460
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1279: $auto$alumacc.cc:495:replace_alu$8463
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8466
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8469
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8472
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8475
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8478
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8481
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8484
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8487
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8490
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8493
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8496
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8499
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8502
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8505
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8508
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1247: $auto$alumacc.cc:495:replace_alu$8511
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8514
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8517
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8520
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8523
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8526
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8529
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8532
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8535
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8538
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8541
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8544
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8547
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8550
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8553
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8556
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1215: $auto$alumacc.cc:495:replace_alu$8559
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8562
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8565
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8568
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8571
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8574
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8577
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8580
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8583
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8586
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$559: $auto$alumacc.cc:495:replace_alu$8589
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8592
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8595
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8598
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8601
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8604
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1183: $auto$alumacc.cc:495:replace_alu$8607
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8610
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8613
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8616
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8619
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8622
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8625
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8628
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8631
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8634
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8637
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8640
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8643
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8646
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8649
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8652
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1151: $auto$alumacc.cc:495:replace_alu$8655
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8658
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8661
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8664
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8667
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8670
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8673
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8676
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8679
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8682
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8685
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8688
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8691
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8694
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8697
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8700
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1119: $auto$alumacc.cc:495:replace_alu$8703
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8706
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8709
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8712
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8715
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8718
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8721
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8724
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8727
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8730
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8733
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8736
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$607: $auto$alumacc.cc:495:replace_alu$8739
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8742
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8745
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8748
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1087: $auto$alumacc.cc:495:replace_alu$8751
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8754
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8757
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8760
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8763
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8766
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8769
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8772
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8775
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8778
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8781
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8784
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8787
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8790
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8793
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8796
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1055: $auto$alumacc.cc:495:replace_alu$8799
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8802
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8805
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8808
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8811
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8814
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8817
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8820
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8823
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8826
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8829
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8832
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8835
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8838
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8841
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8844
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1023: $auto$alumacc.cc:495:replace_alu$8847
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8850
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8853
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8856
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8859
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8862
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8865
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8868
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8871
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8874
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8877
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8880
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8883
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8886
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8889
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8892
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$991: $auto$alumacc.cc:495:replace_alu$8895
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8898
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8901
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$639: $auto$alumacc.cc:495:replace_alu$8904
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8907
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8910
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8913
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8916
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8919
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8922
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8925
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8928
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$735: $auto$alumacc.cc:495:replace_alu$8931
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8934
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8937
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8940
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1823: $auto$alumacc.cc:495:replace_alu$8943
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8946
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8949
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8952
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$8955
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8958
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$8961
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8964
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8967
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$8970
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8973
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$8976
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$8979
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$8982
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$8985
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$8988
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$959: $auto$alumacc.cc:495:replace_alu$8991
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$8994
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$8997
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9000
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9003
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9006
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9009
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9012
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9015
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9018
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9021
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9024
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9027
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$9030
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9033
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9036
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$927: $auto$alumacc.cc:495:replace_alu$9039
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9042
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9045
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9048
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9051
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1791: $auto$alumacc.cc:495:replace_alu$9054
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9057
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9060
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9063
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9066
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9069
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9072
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$9075
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$9078
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9081
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9084
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$895: $auto$alumacc.cc:495:replace_alu$9087
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9090
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9093
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9096
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9099
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9102
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9105
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9108
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9111
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9114
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9117
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9120
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9123
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$9126
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9129
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9132
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$863: $auto$alumacc.cc:495:replace_alu$9135
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9138
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9141
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9144
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9147
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9150
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9153
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9156
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9159
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9162
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9165
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9168
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9171
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2014: $auto$alumacc.cc:495:replace_alu$9174
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9177
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9180
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$831: $auto$alumacc.cc:495:replace_alu$9183
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9186
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9189
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$533: $auto$alumacc.cc:495:replace_alu$9192
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$1979: $auto$alumacc.cc:495:replace_alu$9195
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$539: $auto$alumacc.cc:495:replace_alu$9198
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$1982: $auto$alumacc.cc:495:replace_alu$9201
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2221: $auto$alumacc.cc:495:replace_alu$9204
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$671: $auto$alumacc.cc:495:replace_alu$9207
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2029: $auto$alumacc.cc:495:replace_alu$9210
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2212: $auto$alumacc.cc:495:replace_alu$9213
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2006: $auto$alumacc.cc:495:replace_alu$9216
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$1936: $auto$alumacc.cc:495:replace_alu$9219
  created 476 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 4089 variables, 9302 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589: $auto$share.cc:977:make_cell_activation_logic$9222
      New cell: $auto$share.cc:667:make_supercell$9229 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$9229 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 3872 variables, 8735 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$9232
      New cell: $auto$share.cc:667:make_supercell$9239 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$9239 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$589 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1348 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 216 unused cells and 223 unused wires.
<suppressed ~219 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1347 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_22.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_23.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_24.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_25.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_26.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_27.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_28.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_29.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_30.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_31.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_32.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_33.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_34.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_35.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_36.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_37.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_38.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_39.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_40.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_41.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_42.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 43 unused cells and 387 unused wires.
<suppressed ~44 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~20296 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5d95ca09065f4250a38574f9a6d4d68708b08412\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c1d5df2949182fc9a87c22ab766eb9e431912970\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$073824068d26912f013c615c80841db51b85d86e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5c589e02974cdd1a75166fa1a7aec5df28cd4ea1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5e92345170ea78b00f3b20fb9032439778093dff\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$344d6cd26658f17cfc9fb2e830f34ab320da4dcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1148908019950426581d87aa78f20af6602b8759\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0e8777c5f52e335587c9b50a5d1557b753c1c4b9\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e3145f39cd4acdc5461a1fd86b4b574c093cc980\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3f5cf8a8118506a1a74edbbca467736a05867c0d\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$10e98f6a59db8ff74e55901e88d564a3ec74a7a8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c04632524c2225ed0f468c19e48f6206c8da570f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$a5acb668b342c1e51c268a943a2071bc98899341\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$37d2e8c09be502a06dbdb80d7f24646dce26c287\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9cfa34314f494267c817006b515b89a115d37f00\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0caf43b56b11033e82ac711a68f3a263707e81af\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6b785a94d776beab7318a9d8fa182006d82f55a6\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1eaa97dff0599e148c2bb14a93e0a79dbbddb424\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$f13fa3652996aa6e19b7149e840d63f4fcf05bcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$7ba4bf3dfdc8badeb1ddd144fc3cc9f6c95a11ea\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$38996717c5dcbe04aba1228dedb281c1e733e195\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~952 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~913 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9870 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9852 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9834 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9816 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9798 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10392 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9780 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10374 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10356 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9636 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10338 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10320 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10302 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10284 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10266 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10248 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10230 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9762 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10212 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10194 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9690 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10176 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9654 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10158 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10140 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10122 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10104 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9672 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10086 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10068 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9744 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10050 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10032 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10014 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9996 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9978 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9960 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9942 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9924 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9906 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9888 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9726 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$9708 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1514 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9993 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9990 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9975 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9972 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9957 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9954 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9936 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9921 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9918 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9903 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9900 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9885 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9882 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9867 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9864 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9849 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9846 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9831 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9828 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9813 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9810 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9795 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9792 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9777 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9774 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9759 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9756 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9741 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9738 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9723 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9720 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9705 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9702 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9687 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9684 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9669 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9666 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9651 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9648 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$9633 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$9630 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10389 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10386 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10371 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10368 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10353 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10350 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10335 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10332 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10317 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10314 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10299 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10296 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10281 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10278 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10263 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10260 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10245 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10242 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10227 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10224 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10209 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10206 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10191 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10188 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10170 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10155 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10152 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10134 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10119 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10116 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10101 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10098 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10083 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10080 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10065 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10062 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10047 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10044 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10029 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10026 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10008 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$4727 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1346 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$9237:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$7692 [6:0] }, B={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$7691 [6:0] }, Y=$auto$share.cc:658:make_supercell$9235
      New ports: A=$auto$wreduce.cc:513:run$7692 [6:0], B=$auto$wreduce.cc:513:run$7691 [6:0], Y=$auto$share.cc:658:make_supercell$9235 [6:0]
      New connections: $auto$share.cc:658:make_supercell$9235 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 1 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1346 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:4fe6536f587213db372ff5d1fb39697a044a3772$paramod$718c0a4def87f9f793688fc295d144e5d3b389c1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:1cc7ee98f40d08b5b4898f3656fbfcdc3c49eb2b$paramod$43c8cef1a08926e923e780fe95d8964e6ae124ed\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$constmap:1d7f21bfd91408429a961188262df285a99e0e52$paramod$7d4eb4b1fa8688b002fa7619895c3d1e1354f131\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:394e8ac79fc45546193b96cdc3cc08ff2704bf2b$paramod$81cb6de6944ffe3bac6a5be5aa35f46c291eef81\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:36a6084dcf157bffe0f791db9c306cc488a1e6f1$paramod$cc5d5038ed5d0e4263d1be34f2bec6daea1420ca\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~22400 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~15133 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~4443 debug messages>
Removed a total of 1481 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 6321 unused cells and 15347 unused wires.
<suppressed ~6494 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~12155 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~27 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$102703'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$102703'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$102703'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$102703'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$102703'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~23586 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 16056 cells with 99563 new cells, skipped 50637 cells.
  replaced 4 cell types:
    4275 $_OR_
    1204 $_XOR_
       1 $_ORNOT_
   10576 $_MUX_
  not replaced 20 cell types:
      43 $print
     819 $scopeinfo
    7911 $_NOT_
    5128 $_AND_
    2795 DFF
    6345 DFFE
      47 DFFS
      87 DFFSE
     824 DFFR
    2032 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      43 DPX9B
       1 CLKDIV
   12130 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
   11454 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
       2 DFFC_$abc9_byp
     970 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~12143 debug messages>
Extracted 44744 AND gates and 158823 wires from module `corescore_gowin_yosys' to a netlist network with 12484 inputs and 24667 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  12484/  24667  and =   38677  lev =   27 (1.49)  mem = 1.82 MB  box = 24556  bb = 23586
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2203 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  12484/  24667  and =   52450  lev =   25 (1.41)  mem = 1.98 MB  ch = 6384  box = 24554  bb = 23586
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2203 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   52450.  Ch =  5666.  Total mem =   22.84 MB. Peak cut mem =    1.54 MB.
ABC: P:  Del = 17152.00.  Ar =   78656.0.  Edge =    63928.  Cut =   639833.  T =     0.09 sec
ABC: P:  Del = 17152.00.  Ar =   80294.0.  Edge =    64552.  Cut =   637526.  T =     0.10 sec
ABC: P:  Del = 17152.00.  Ar =   17107.0.  Edge =    46331.  Cut =  1102485.  T =     0.15 sec
ABC: F:  Del = 17139.00.  Ar =   13878.0.  Edge =    43952.  Cut =  1064120.  T =     0.15 sec
ABC: A:  Del = 17139.00.  Ar =   13398.0.  Edge =    40454.  Cut =  1077041.  T =     0.21 sec
ABC: A:  Del = 17089.00.  Ar =   13283.0.  Edge =    40397.  Cut =  1080836.  T =     0.21 sec
ABC: Total time =     0.91 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =  12484/  24667  and =   38994  lev =   28 (1.34)  mem = 1.82 MB  box = 24554  bb = 23586
ABC: Mapping (K=8)  :  lut =  11237  edge =   40308  lev =   11 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   28  mem = 0.73 MB
ABC: LUT = 11237 : 2=1131 10.1 %  3=4007 35.7 %  4=4603 41.0 %  5=1418 12.6 %  6=41 0.4 %  7=19 0.2 %  8=18 0.2 %  Ave = 3.59
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2203 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.50 seconds, total: 3.50 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~74316 debug messages>
Removed 60480 unused cells and 151989 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:    11454
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:      968
ABC RESULTS:           input signals:     2858
ABC RESULTS:          output signals:    23764
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~977 debug messages>
Removed 2664 unused cells and 253256 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod$76a100a2aa1b1eceda6a7feaa2062ca21f6289fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$3eb952a70852e9b98ed2d8428337048173147f51\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$a3077fa2cf8e48a37d410abdac8a7cce2583fbf3\$lut for cells of type $lut.
Using template $paramod$f06b6ac61d26318514f8536e0a19578e8193d614\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$97f91d8ca6e4fa66a1f2a5efcbf8907461fe9776\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod$3648f2ef058b8661dd91c30a350e51984bc46a41\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$9dd7cfa701e5b7465d6816b24fdca1e2f85be903\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$0f6a5b2d703b48519c07dd3bf95386222f32fadd\$lut for cells of type $lut.
Using template $paramod$670c2e21f208cece57109219901ab00f2c5f05c5\$lut for cells of type $lut.
Using template $paramod$ac9e31900cff76460281de38a1cdb2c70331dcc1\$lut for cells of type $lut.
Using template $paramod$8ebf426ae99e496c9907bc341cd5e01b36d1edef\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$efa87d16d31dcff6e90739471fed729a161079c1\$lut for cells of type $lut.
Using template $paramod$fb39f791e6499b329eec6d36e3e9a2a0e4fecf11\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$6d7c5e2ef141c836ee739b4c9379e9bee1aeb05f\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$97881add43045e77f4b955ae4e5271feba2e3652\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$ae3cb2f3ecb86ff2d72ca65bb5ebb37d601ee2b0\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$df2187bf752b62c56f43fc07332b11bc117f6de5\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$9c6ad79684d924edcb2c0d48fb746f9fc1809584\$lut for cells of type $lut.
Using template $paramod$dced9d4ef6a6785446da3f4f93b3a191a3c3c274\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$3b383aa74b05b60cb9cabc0ba0eca4dea92c2b33\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$158ad9f9fc450fb1623c4db8efbc26484e8b7fe3\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$6e72d91aed134b3fd4b96e7f73a8818a5640ded8\$lut for cells of type $lut.
Using template $paramod$01dca83a46715e34148c4c00ba35d18cd8b7f479\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$00ca7c2ece4d384d0ccb2f396ac0dd25dc61ced1\$lut for cells of type $lut.
Using template $paramod$c67ff654dfa9062d61db52bd013fb1271e5b9a9b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$4a5e5ba1cfc9d39c50185275a51a64e81ec095a9\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod$862df026524e8dc21884250509c7925360cf3fe6\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$6d2e9610cc7e28c8feee9e6b7f353c16f3999246\$lut for cells of type $lut.
Using template $paramod$00228aee8591bd54ed99d224e2adfd9c09ac0e45\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$8b6b947aeb4411ea208ed7df0e1eb7dd74dfe7cc\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$3932ac6d3c7ba83ee99487fca967b50df4b2400a\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$f5e53a81ee7c9557f7315d656b8d99043877a0c7\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$cc91e16d961ac13d3e41f965a2ec48b26b46096b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$1b471f220f2ad04e0bd7cdee32105c8794280da9\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$c388bdf5bc34e848632d723db494e9a79bee28dd\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$509061f88e1db7dfaf19873d4cc611e2870d15d9\$lut for cells of type $lut.
Using template $paramod$830cbbd0158b80ea44bf3b15a1b6b0760b3f5a39\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$a1dca1bb463e80e7abba245c3ac2496729ae135a\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$66726708ce41e8925a2129c978c6579d4d79a814\$lut for cells of type $lut.
Using template $paramod$6a9718f197cd8af258cbc10d52587c5803de4e9d\$lut for cells of type $lut.
Using template $paramod$162a17aa64d8bee90cb0e5a5a7df2d91c7b6e663\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$91b66f75222b91b00930c61e080c042dcdca2cd7\$lut for cells of type $lut.
Using template $paramod$d9691b61ee01e38de7ba363345853e2fee638618\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$7fd6b83cb740d5b1418573ac55cff8549f09facf\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$ae14a0ce91bdc9fd849b97c095c91024c38d47f3\$lut for cells of type $lut.
Using template $paramod$074d0ed93f3c469262673333a87c0b9e81b53757\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$9a5f9a36d543b22828ca7d5d58c6c903ab5022b1\$lut for cells of type $lut.
Using template $paramod$eb86ee2c8110feaf3a76e140b517cf4ccaaa774a\$lut for cells of type $lut.
Using template $paramod$8c06b7d726c34d586a0a336967d4d79a3958a8b7\$lut for cells of type $lut.
Using template $paramod$331ebacff24faec3dbee58b8a47d65babecfbc8e\$lut for cells of type $lut.
Using template $paramod$393051cbc975176b37238d2e4c8089613198525e\$lut for cells of type $lut.
Using template $paramod$72122eb3d247e3a713861b2cdab6ac90aa7c8ec8\$lut for cells of type $lut.
Using template $paramod$4baed268ee1ec3d750ce4721d8aaa59401f6a156\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$f951e89973d6906df6a01fcaa010f0e26827dc05\$lut for cells of type $lut.
Using template $paramod$d869f81b077b8488bf720dc318113b3638bb6649\$lut for cells of type $lut.
Using template $paramod$3d61124bf13b14b11480a8c908c1f3ff98c9649d\$lut for cells of type $lut.
Using template $paramod$88a106be73851c7a5d1740739afdb4dbd65330dc\$lut for cells of type $lut.
Using template $paramod$4e92aaae4d6dc82ec4f0a8579ea7380954206873\$lut for cells of type $lut.
Using template $paramod$126e4e947c842e0225d468c5ce400b58ea59a175\$lut for cells of type $lut.
Using template $paramod$5e3b5c48743bd2d2a9efee476ac6b2db9905bc40\$lut for cells of type $lut.
Using template $paramod$16ceca229263aa9d03e1748c2cc629bae10d6f10\$lut for cells of type $lut.
Using template $paramod$720021ec85b546cc0a9439f2bf1baa20a4c35ca2\$lut for cells of type $lut.
Using template $paramod$1130d1d1563d6718abeb14a76ab34bebc364d206\$lut for cells of type $lut.
Using template $paramod$3325acca3309c7eb41c0c360de4d257b81bdd892\$lut for cells of type $lut.
Using template $paramod$bf45ae6df2f4ce2740c30cd1afbc2c397e0c1bb2\$lut for cells of type $lut.
Using template $paramod$021bf698088d5ff316cf324c3ab1e98c275d54f3\$lut for cells of type $lut.
Using template $paramod$0189d933eed523b159b35d60915e80e53d803bc2\$lut for cells of type $lut.
Using template $paramod$56fe68a16c7a7e7dd89caf6f6917c1b698d7ca10\$lut for cells of type $lut.
Using template $paramod$34c9c504823b90a7cd1dc55c6cf90ae600a8d197\$lut for cells of type $lut.
Using template $paramod$cbf7b65c854d28ec416741709bf5b10b99a3f31b\$lut for cells of type $lut.
Using template $paramod$63fb7fc2738df92efc49fe7e4612a455c9c13c53\$lut for cells of type $lut.
Using template $paramod$65bf21d3ed13a6eb4bd2eed29096307657f68a13\$lut for cells of type $lut.
Using template $paramod$e259b28832be17f420a64183486f6701d19b8728\$lut for cells of type $lut.
Using template $paramod$babc1f58f336288a1323e9431b798a4df65bd93d\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$19dbee61ab42a2b7d84c24460b87893036fb70f9\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$6507513c0010da33acd512bfc664cd54f3e32564\$lut for cells of type $lut.
Using template $paramod$416ca16468ce0aab051ed2c504e1553258a73976\$lut for cells of type $lut.
Using template $paramod$9215ed62d2d244da5186bf5120cff39040897e98\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$2558c329bb5b4a00f8ccab4e2e8b51b456f1d8b1\$lut for cells of type $lut.
Using template $paramod$654554314bca97d0c4483dbdc449dda438513ff9\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$6ea420ef954861653dceb368b2fca6a534a577e3\$lut for cells of type $lut.
Using template $paramod$4846723771176fee3bd722b7ff6a538d7881b6b2\$lut for cells of type $lut.
Using template $paramod$e91b01f9349714d55057bc22c604be26aa38a50d\$lut for cells of type $lut.
Using template $paramod$96b3e32b903dcd1d111eaef01334daaa1b59d27c\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$11d98a734fddb972e4bcf061987d6c0007a7bbfa\$lut for cells of type $lut.
Using template $paramod$dd4a484cd8a0f63d84650b03e168d42c157b5845\$lut for cells of type $lut.
Using template $paramod$fe41872253496dd1228257155d25a8028ae88efb\$lut for cells of type $lut.
Using template $paramod$f15ea701f381368d83ae4fcb2bb3b9cbba58b50a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$54e967f6b44c79e632fc51c69368c1e9b80b37f3\$lut for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$024355eaad47fe8be4085f7c498ca9a0efd211ea\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$3aebfa1589f1734332714e4d0e6aba6633f308e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$d7816c8fe91c91c2deadbc0f27110529e1999027\$lut for cells of type $lut.
Using template $paramod$3a76ae1ac16567d84de882ad5b89dd62763f5d7e\$lut for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$3ae9f1cda205b669870c653a21d45eee50078e98\$lut for cells of type $lut.
Using template $paramod$2de8b2d0f6086e896d2b4145ba0913d9a18e16c8\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$20ba484165b04647286f16b4778119406bbc4c0e\$lut for cells of type $lut.
Using template $paramod$d22873095c85bb57a5c6a088f7dd9d11c037774e\$lut for cells of type $lut.
Using template $paramod$cf349897b5e7a6f2ec64dea3da8406617cc638f8\$lut for cells of type $lut.
Using template $paramod$8e9991b2e0af83f13242cc7961006b4135af06bb\$lut for cells of type $lut.
Using template $paramod$29fb0dcbea7e19908c494ce4a8a756b15e2a78b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$9b95e14569a0fdd16433ba1f53d34c01df034682\$lut for cells of type $lut.
Using template $paramod$e460ccf138fbb47c34e2f195c0f06bcfd50ab527\$lut for cells of type $lut.
Using template $paramod$f0d427662312f64672c7a22e63ef572de8752c6c\$lut for cells of type $lut.
Using template $paramod$36b7d8209200ca95c844934f9e4add2d5121b073\$lut for cells of type $lut.
Using template $paramod$15248fd5a26dff0269af28e20885159bc9b0f163\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$ffb117d1599b1ca264f8c9ffa7a326155dbf9b32\$lut for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$bcf702f01996cce096b8b2b545d7a9cd9ad77cce\$lut for cells of type $lut.
Using template $paramod$15fd268875ef7a98b39c4a0cd349d044a6a6c4ea\$lut for cells of type $lut.
Using template $paramod$23033f926aaf200e841ed17aece4e0569ec424a3\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$098e58216a69950f0886b9f52f31a2a03d30183d\$lut for cells of type $lut.
Using template $paramod$d68c955eab3e0ff857c6b60afe14ca397531beeb\$lut for cells of type $lut.
Using template $paramod$239497b96db7e17720ca6afe567a5c67294f57b4\$lut for cells of type $lut.
Using template $paramod$6daa1f38743ddf86b54e83cbcf8003e7e7d78aa1\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$1ad9ca75a5e52e69f39f16c0b8ffb14773a0b7f2\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$fe8d59712eb53859780a91a6bffc4d028a74a96c\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$b7d5a1d13a95755f80d49e78f7fe57dd63a6cfbe\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$82a00bf0f959a345aaec45c197de61b70ee9c703\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$4ada6623d37ec283eedde0892d02a9dd8dc291d9\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$e9863d9c3988af414d2c8995cbddf45c78456af9\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$f6026753d4b034c14db4e6d0881f7a7b03a4a487\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$74190755306950a81a07803293f7549508f6f157\$lut for cells of type $lut.
Using template $paramod$451224992d22cebcc21fb34b69be67a7d11289db\$lut for cells of type $lut.
Using template $paramod$5b6adee33d92be32047bd833d1c61138095a8d43\$lut for cells of type $lut.
Using template $paramod$3fb3f0de5b347667e45afe024bcf37620e184335\$lut for cells of type $lut.
Using template $paramod$3a5b0a5e96da5ad5f0d7994afe6c800620b11dc6\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$7fd07caee2489659cc41386fa4c6b5c29776e310\$lut for cells of type $lut.
Using template $paramod$24b0e6ca250918cbd03e2f6ba6bf3b07566f5591\$lut for cells of type $lut.
Using template $paramod$4e5304c8e480e1c42d3c7c99036abe7def194d87\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$ea164ac10c737fb9a993029ac71757f49d893b6c\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$bca6e4b0cf80b6a7a9cfab71442429e4fe039fd8\$lut for cells of type $lut.
Using template $paramod$51ff53173be209b221eb9d8f8f7187bc135474ca\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$253532b742d151c01e8e51f153c24d934b8f6185\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$a46847a7686bae5531d3c45e83268da0d4eb61cd\$lut for cells of type $lut.
Using template $paramod$cda8029d52cff91b962d3aec582e62b5d75cec4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$d470bce6b03f04b0cb88a4761d49e686021fbc2b\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$298ab6fc2920d8befe46274f6938910919ea60df\$lut for cells of type $lut.
Using template $paramod$de81bb4f24bddd9c01fb4a8d2c0db4e04ac2517e\$lut for cells of type $lut.
Using template $paramod$653ed1fca2cbea6092fc92115114dddd9158d22d\$lut for cells of type $lut.
Using template $paramod$c8c2f45d9083177b70913b41d4370d01f048f309\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$89de210e11c16138f89688ab911d555676147dc8\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$f096cbf7810c657d1faa5ebcdd247974deedeea6\$lut for cells of type $lut.
Using template $paramod$df76a35d9a0540a8524590a4f270c8b3d615c52c\$lut for cells of type $lut.
Using template $paramod$72d07626dddc003d81cdb578d9d85742a35a750f\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$b75e8306635d621cb7e96e5d2ad1327ab1afa025\$lut for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod$3a4f629a30905d3a448d2b9104042184fc100182\$lut for cells of type $lut.
Using template $paramod$99752d3d2cd1ffc3675485f5bea9ea094afae1ad\$lut for cells of type $lut.
Using template $paramod$549a24c0b77071744eefd28bf11342e15d6bc181\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$925eea857f8298053c64d4f418d8cb9b6cd6cb1e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$be8f43cfb240fae7a21e4e5bafd9e63b7431e353\$lut for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$1753305f6290fe1dd6274f2db422bab2f051522d\$lut for cells of type $lut.
Using template $paramod$c64dec5f9cba92e7fb1a4ba3987a6ac85d9a3898\$lut for cells of type $lut.
Using template $paramod$21f957a7073b1ba634cad0df400394ca323de2fc\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$347284e1f8d9eddcf6cb61d737ed388f75a44f2e\$lut for cells of type $lut.
Using template $paramod$a563d52f6bd64fc0d392985e2376ead7c8d5e130\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$a86065a7e9fa1cf963f48c861b0aa8690c5585f3\$lut for cells of type $lut.
Using template $paramod$196e959213b04d7687e4ded97ea7d526c69c8d5a\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$d09efc89a46d3c1de8ac7f741d486b3cd27e10f1\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$c699e8dbecdfc3299a9276c78713dd95b0e1ffc4\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$c64f42c1cb0fee9898ec8f90b382860990db9981\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$84b7addd2dfedd0cbd5f75e09774ca01cbf833d9\$lut for cells of type $lut.
Using template $paramod$209a7763f93e12658d45c5dcfa3a05d8cbfd9f67\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$e90d0455269c335cc9e3f514f47066c64ccb1a7b\$lut for cells of type $lut.
Using template $paramod$a2301f12ca2f0dafa84fdf8416210c57a1b66feb\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$26f059a88466f97011d6993ef69208004ed7176d\$lut for cells of type $lut.
Using template $paramod$a6fefb61f7c76cae540700667fef9a01cc69c831\$lut for cells of type $lut.
Using template $paramod$aa5050f359fb8e8c47ee5a96e8e8b0434c5db34d\$lut for cells of type $lut.
Using template $paramod$d7c030f2236801d5d57cf855fda60fc6e2d9cc41\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$1526a10d0657bff89012de522b91816e4357e43b\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$0f8bdbe0b9189c5b7d3de649a1836bbe377416ff\$lut for cells of type $lut.
Using template $paramod$05bb6b467fb98a0bc5f2fcdc10c19875585f6f2b\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$1d6535f770c575539e9e3bf71773b0a7c1830b0a\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$871708979039ac51afdc9c7c015565be7a27dc0a\$lut for cells of type $lut.
Using template $paramod$79049b24b16431d880f2674f070a9d22378c25b5\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$df74975c142ef0eaecbeae59d62f051f8a6f71c0\$lut for cells of type $lut.
Using template $paramod$9bf504cc21d958c6dbf3b0180c081ede914575a4\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$4829b577deac9c6775a2e40f1f02520054a66c65\$lut for cells of type $lut.
Using template $paramod$0d43c09ea40c6ed2fcbb60c0142d14b8442d5bc7\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$88bbf73d3bae4dce6ae37a3f9903995c7026b6eb\$lut for cells of type $lut.
Using template $paramod$452f15f8c706f3c04afc42f217b2da610692a306\$lut for cells of type $lut.
Using template $paramod$fd6b224d2a643c71d653730396b244a248f4875e\$lut for cells of type $lut.
Using template $paramod$0a4bb6e1b21203cc13c67229c76568484fb52643\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$b6a23d7898def9534133d162a4f1d00b9442c818\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$6390577aa49a3fa9d4cce0e38f6ee59b6a529128\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$e88fd4964a1fec2c840276119a37af8117100980\$lut for cells of type $lut.
Using template $paramod$c105c3ef2f9a8105b3df66cbb6aad4c6c690aa8f\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$fb85387057a470832f8ae391311b6f154844582e\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$f662136eb3bf14124e48a08e8a5f943c7248b53d\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$c1504a9d65993355c514e13fac0a4787130cc6b3\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$4743360969d56d55cc37c0be6a9acf2aad2e92d9\$lut for cells of type $lut.
Using template $paramod$f107f5c4842c1fd61b60197b736e54648b7f4a1c\$lut for cells of type $lut.
Using template $paramod$7f603d05c5c43cfec03c5560870e2fac756459fd\$lut for cells of type $lut.
Using template $paramod$23a2459225cf47e5b5282c530ad7e5a819a841d7\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$a8c6cd85000baddfe6199109552f5357528f25a0\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$cacf3cf7584436df24633636eaae0da04641748b\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$ffeedda7e716eba1354ae8f44e4129e39bf62116\$lut for cells of type $lut.
Using template $paramod$a02fc0949b66293aed42216b15e4c01307ad2492\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$e0168b5d77eff9fed375f1578b2b2d5660924b82\$lut for cells of type $lut.
Using template $paramod$7f21164a29286b30cd9ee1d32fa329413cf9841a\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$c9eff09c2df8103fd922420703396464fed362ba\$lut for cells of type $lut.
Using template $paramod$2e5c8e7a601fa14fa6bf3c1221c81a8e74a7d978\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$50979a08fc088dc129f738edf0a527288a1d4a8a\$lut for cells of type $lut.
Using template $paramod$85e36ff70a5c579213ff37cbc6cf3cbe2dfecdef\$lut for cells of type $lut.
Using template $paramod$6aa869932f9cd46021a35f7874dc2462ec8f1292\$lut for cells of type $lut.
Using template $paramod$0b96c2f279702d9b2606a654bf7dfa7adbf57bb1\$lut for cells of type $lut.
Using template $paramod$59741ad3fae5a0cbb3511f6a008979cbff2fb797\$lut for cells of type $lut.
Using template $paramod$6be67edf79c16e855fe695331d2f0e727d7479fa\$lut for cells of type $lut.
Using template $paramod$b85c6c7ce86b0d5121b095fa5d28dd7a993faf4b\$lut for cells of type $lut.
Using template $paramod$109c2d26f82c2344e31f99f588f1a7a50a67bedb\$lut for cells of type $lut.
Using template $paramod$821bfd74dbddd49e9b02582c3de8226e1704978c\$lut for cells of type $lut.
Using template $paramod$05233030dc382ecdd298d01c6f9c3782692ebc3f\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$6e5cf24cc46dce5e702452e4a2ad26d066c60b52\$lut for cells of type $lut.
Using template $paramod$f3d19e5b08387709242d168128eb0a7209ce29bf\$lut for cells of type $lut.
Using template $paramod$12eb24f2db7daf9dd99cd95a05aa9ee4f09d162a\$lut for cells of type $lut.
Using template $paramod$31ec7db3a061c759e696f3d5ea0a70cb4415c09a\$lut for cells of type $lut.
Using template $paramod$fb23c52a754960eda71d5342711a769fcdad54db\$lut for cells of type $lut.
Using template $paramod$40f7cc32bb6b063d65d0f2431c090640e9bf2b92\$lut for cells of type $lut.
Using template $paramod$442f635eef5ea988636a1df754e02ef3a1bb18cf\$lut for cells of type $lut.
Using template $paramod$77c4c6a16bc0d795ad6c557e2d030fe7e041b7fa\$lut for cells of type $lut.
Using template $paramod$65f25c13bff80188d94778aaee01349724eb3451\$lut for cells of type $lut.
Using template $paramod$c4214e420286ea20c2ef400f63e868a72ba88e66\$lut for cells of type $lut.
Using template $paramod$c5c4a808da0fbbe5dc85e6dc4752024a5c3b2129\$lut for cells of type $lut.
Using template $paramod$12c5e487c4a33369a13c2980cc32113897b6a9f5\$lut for cells of type $lut.
Using template $paramod$0b75b79a89e113b01298418631f0a434cd98549a\$lut for cells of type $lut.
Using template $paramod$6f66209cc55b53dce2ecd4c632844e000ddb73a2\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$6aec90345cda57155bbebad33ef00b41aeb71417\$lut for cells of type $lut.
Using template $paramod$539397dfd6f2095e0b808b44bdb797233c34650d\$lut for cells of type $lut.
Using template $paramod$816c228b5c7f465523ebe8c2f4dd230f3c49d014\$lut for cells of type $lut.
Using template $paramod$8d1bcf5bb4960c654c15a2347a91187aab4b3343\$lut for cells of type $lut.
Using template $paramod$03360b2725db8cd047c7c6240947763498be05fc\$lut for cells of type $lut.
Using template $paramod$87c24551f5cf30b75229226a8574af1cbc76a476\$lut for cells of type $lut.
Using template $paramod$ced84adf4f1a67def968e07e3b0804ec37cdacd3\$lut for cells of type $lut.
Using template $paramod$dd6d167ef6439e8658b03d5ca13cb05546935538\$lut for cells of type $lut.
Using template $paramod$a05049a875ddd6a1dba3f38e524418b816c9f53e\$lut for cells of type $lut.
Using template $paramod$83eb3f4abfc65b1040b5982ceedec846593f7110\$lut for cells of type $lut.
Using template $paramod$0bd7efaf83476afa106af53fb86527ca38bd12b2\$lut for cells of type $lut.
Using template $paramod$94b3a52cfec5bc15406249e6234d120a5350aa78\$lut for cells of type $lut.
Using template $paramod$19cd60c73de31e1bdb27e3c14f759ef215588da9\$lut for cells of type $lut.
Using template $paramod$fced1e4a68a3ccd8a77f0172a7a27e31013c73a7\$lut for cells of type $lut.
Using template $paramod$3ba52f4d83180ea6443385d6cdb67cf0537cd728\$lut for cells of type $lut.
Using template $paramod$85868ac9072e18509c06d62dfc5410952aeab819\$lut for cells of type $lut.
Using template $paramod$2687393074da03194ec9b0e43ec37a6119033db3\$lut for cells of type $lut.
Using template $paramod$17172e4c36a8e319af9f0a130d0e31288f011a35\$lut for cells of type $lut.
Using template $paramod$f843df8b8168f410952670b812c2e7a9cb910e2d\$lut for cells of type $lut.
Using template $paramod$d6c1fc082cd90cd2d6891c8cdf00852e1c858ca2\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$3986154a40a8e841687e572a65f926a0a354ca7b\$lut for cells of type $lut.
Using template $paramod$d8a37936ce5bbb59d8a8f6bf0d5cbf111dfaf5c7\$lut for cells of type $lut.
Using template $paramod$afbb7ce752611e45f22faf989903b063462246b8\$lut for cells of type $lut.
Using template $paramod$48159ca3ce902ff42a62d755a18ca262db391a6a\$lut for cells of type $lut.
Using template $paramod$29a312c6b203015a8d2d2fe119999e5a14ad8dad\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$1988702369d004101daa49bbca08cc4510c07e06\$lut for cells of type $lut.
Using template $paramod$2f5467de1e1d470108c0d42d5ab5ae9ad1eb539b\$lut for cells of type $lut.
Using template $paramod$7139acae3600b1717e14e7eec0979765fb514c49\$lut for cells of type $lut.
Using template $paramod$35b3959c3fcd8a024885298e1d069bc1766eb53b\$lut for cells of type $lut.
Using template $paramod$6aabfe3ecd7ef86d767368b25bd481fa3e730a6b\$lut for cells of type $lut.
Using template $paramod$9226d8237b35bcf3e4152eb8f1fd14e007c791ae\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$236f873dea4126bf8eb7a486d8d2af6f904a6894\$lut for cells of type $lut.
Using template $paramod$5b9fb5f9a29beca9da08f859867fdd43f544bbec\$lut for cells of type $lut.
Using template $paramod$6e587457cd19267158fad21f959b27921af7c3eb\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$9457284db43267f3fe839e524ec1d6fabd93cab7\$lut for cells of type $lut.
Using template $paramod$1698f021bcfd537b372dd73348b63c2706cf6f9d\$lut for cells of type $lut.
Using template $paramod$e1e0860bc66b0ec3f1528c4ebf1eebcd83d23576\$lut for cells of type $lut.
Using template $paramod$03fbf64e28b7e6b764a46decb06e09da1c5fde82\$lut for cells of type $lut.
Using template $paramod$ee6682f13f4058ad3f1adfcfc64fc4b737208600\$lut for cells of type $lut.
Using template $paramod$ebaaa12a90b25d7054838fd26870a9ea4461cc16\$lut for cells of type $lut.
Using template $paramod$f9da5880d5f74882cb4f039c6b8c8504fc7d9713\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$dfa878fa093a2ca33fdaae486b6e43e540be349b\$lut for cells of type $lut.
Using template $paramod$c6529463e1f83a5679f24f38f745dd95e9b4635b\$lut for cells of type $lut.
Using template $paramod$1b76aa0d80e59ec8197e17c7c6843bd29c917a30\$lut for cells of type $lut.
Using template $paramod$76fab1a38138764359bfaaaccd7d53e7b4f030bc\$lut for cells of type $lut.
Using template $paramod$a15891675d2e33aefae9b08c6c43552d40079a03\$lut for cells of type $lut.
Using template $paramod$cecbde5a2d56e1e569006e36085129b5d08c8c6e\$lut for cells of type $lut.
Using template $paramod$06fc2007402bd8374714ba45b03265cdb5b17eb9\$lut for cells of type $lut.
Using template $paramod$53fd6a82e0ee38a221451447da17a994f5eddda7\$lut for cells of type $lut.
Using template $paramod$1508212f3a9b85ac6927422cfeb20341c3f77087\$lut for cells of type $lut.
Using template $paramod$3ae70c96a303dcfa2adae6cd3477fe1febd9310d\$lut for cells of type $lut.
Using template $paramod$4413121ee105ce55f0061069eefef0c095c61b72\$lut for cells of type $lut.
Using template $paramod$399371b56ff953da9d7d8bc0e6d0f203b883d463\$lut for cells of type $lut.
Using template $paramod$82e41d0cb65b7e6a7cec2c2bdbff883dc152630c\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$9716d6d0783543b457258b38333cd412015dd974\$lut for cells of type $lut.
Using template $paramod$f758f2ed051391a4e99c1366dd7e811574cddf79\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$5fc226fa79b71c91a62f88df931a8321cdd2a143\$lut for cells of type $lut.
Using template $paramod$0a2b3b5914dcd335002863722b012502007c4124\$lut for cells of type $lut.
Using template $paramod$6fc834834569ef7b743b37176d2a48715f0835bc\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$99236ed2b41731e868eeed95ba0036e201d02c67\$lut for cells of type $lut.
Using template $paramod$7b0ba662e5974e97c9279c8c1a66d3b9f4890e71\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$95dae71d66cfc754a1edf34daedcb33e29a90d1b\$lut for cells of type $lut.
Using template $paramod$4cb144bf3d7ad175ac816a1de9bb223c3af1ca8c\$lut for cells of type $lut.
Using template $paramod$97a96ae5e0abc376748954a0cd110ccd97d13df0\$lut for cells of type $lut.
Using template $paramod$5c8b58b0840a0aa16d49748effb2d8f05570f82e\$lut for cells of type $lut.
Using template $paramod$ac9b9cc1cd7776699a0ffc2df21fc3797723b257\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$2ec3479a8ef24ffe95410c9b2fbddfeda9f104eb\$lut for cells of type $lut.
Using template $paramod$fa4f2acdba28ce6eb73b71febb064127b6642dfa\$lut for cells of type $lut.
Using template $paramod$e3911821e2bbfab5e766f96c89a9179ca7818a5c\$lut for cells of type $lut.
Using template $paramod$efbd6acf9ccd87453c159fe7738543c8ae0e8344\$lut for cells of type $lut.
Using template $paramod$5161372e00af1962eff6027bd82fb42ca69df210\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$57582f4e89b4a3619a1e8275be6a5f18dac42e05\$lut for cells of type $lut.
Using template $paramod$700f16dd15e47fa4bc48c86aae53eeec77235752\$lut for cells of type $lut.
Using template $paramod$2a32e8c4c7c94a7bb817064cc244b86eb3838f23\$lut for cells of type $lut.
Using template $paramod$343d04990f2ad8b892251a340c8ba3d6e1e5014c\$lut for cells of type $lut.
Using template $paramod$b651d051156de406e4aba6487a921ffe3d74ad4d\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$fd8782d395ac5d8c9612a35e73c410289e06e6a1\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$c95d57ebd8ee30bf06dbf63a77913c9bf2bdff41\$lut for cells of type $lut.
Using template $paramod$580886e36fb40fdcf35d57af44b5815772958bb9\$lut for cells of type $lut.
Using template $paramod$eac7ee502612457d62e471974b70426d3c28f7fd\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$3751824aa15d879b13738f8fa603251a85c52773\$lut for cells of type $lut.
Using template $paramod$26f17f876bd71bc5e011925d1467f91fb7fe6f9c\$lut for cells of type $lut.
Using template $paramod$20c7cc22a364ab3ca601eb32e42a5e86d2e6a4c3\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$6431c688476747c9362502cacfebfbd13cbdb9aa\$lut for cells of type $lut.
Using template $paramod$a69e0b27c6185fc688131aa22031ba0695d6cc16\$lut for cells of type $lut.
Using template $paramod$98de9ef08fc35f91c1446acf8ddeeebbb4fe99dd\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$7716ea8355aa41539a2055811a6bd4543d20da92\$lut for cells of type $lut.
Using template $paramod$f70e76897c986f25e4dfdb27603441dff09b1d51\$lut for cells of type $lut.
Using template $paramod$5db819b347a55654ea4d22f4af9b9fc60368e6af\$lut for cells of type $lut.
Using template $paramod$ccc7283a88f00f5721ca35ca3bfc7084174205b5\$lut for cells of type $lut.
Using template $paramod$106271328d2708bd564637bc439478ab732d6955\$lut for cells of type $lut.
Using template $paramod$cd75dd0f65cc1de2d09a4358b5d3ca5371b8f737\$lut for cells of type $lut.
Using template $paramod$2f9bea8273916edcf09f01c51ddefc2b53c2b7bd\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$0a428436182a94dd9686d8691e6729ffe0de33e2\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$9d18e00f32b38b940522989e16b93e15e21c0023\$lut for cells of type $lut.
Using template $paramod$872b428dd695526f5c07bf2ee9551659618a6993\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$2a7dbb0cd867c9ddf8f2c19a0349f35013f9822e\$lut for cells of type $lut.
Using template $paramod$b4a256877a3892dde98476f020f2f3cf7f10f623\$lut for cells of type $lut.
Using template $paramod$a5b1698e0542a46540fc73b498d04a70e320e757\$lut for cells of type $lut.
Using template $paramod$71025da9fda189919bcd99d0c678523a2f3f77e1\$lut for cells of type $lut.
Using template $paramod$4280e203920c92f95217d4c88035105768e8f931\$lut for cells of type $lut.
Using template $paramod$44c653badd44c00350d3387aebe98a8f15517b7b\$lut for cells of type $lut.
Using template $paramod$2c612875bb862ff3a22303f7a0746065c7036719\$lut for cells of type $lut.
Using template $paramod$4c62cd62f8aead02187aea57d1c1f298db149c79\$lut for cells of type $lut.
Using template $paramod$6366e4b062f4e18898f58dea37137a4cbdaabf5f\$lut for cells of type $lut.
Using template $paramod$d366dd683aaa48d2f7ead84584ea275c53185351\$lut for cells of type $lut.
Using template $paramod$3de4a17011000e4091e77a5bb101154f727a263a\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$183ec85013f563a87069872545b92db2b08b7d60\$lut for cells of type $lut.
Using template $paramod$1e4d3a1017f104ba57074e5e83ef3c8a6970e237\$lut for cells of type $lut.
Using template $paramod$7ad42a0d9114d287765f290d6a246881e7b4942b\$lut for cells of type $lut.
Using template $paramod$4010e2b9cbfeea0ce4bcdacde2f9ac4b8412f1bb\$lut for cells of type $lut.
Using template $paramod$d409fd6e039c9fa7454a91efbe02d31d86fadd0f\$lut for cells of type $lut.
Using template $paramod$08934af5dae08366ccee732dc9cca0f43bbeaf5e\$lut for cells of type $lut.
Using template $paramod$30e9dfc193b593e5f9ba421e1459fc63afbde244\$lut for cells of type $lut.
Using template $paramod$69a6eefe328d25bca11b474880ab96735346adde\$lut for cells of type $lut.
Using template $paramod$c4a2635ac26eb92d5567c79e5516766d0e160fa7\$lut for cells of type $lut.
Using template $paramod$d582b84f4ebce1e874852f3336b19926c8ccd4d3\$lut for cells of type $lut.
Using template $paramod$322ac83f05782c843d364b459bb93d1c14177f79\$lut for cells of type $lut.
Using template $paramod$5c0f02d0589ccd638d490c099ec282d395349b2f\$lut for cells of type $lut.
Using template $paramod$80283a48ee7d087bbd1063af8b303958d2769e2d\$lut for cells of type $lut.
Using template $paramod$63c61d5eb9381808b8e22fbe93d9eb816c23399e\$lut for cells of type $lut.
Using template $paramod$1910e5bbdc7f6bbb491a728de6b29d43997286cd\$lut for cells of type $lut.
Using template $paramod$8618185e24c63e7c69326e7dce8c0f62ffcd3490\$lut for cells of type $lut.
Using template $paramod$416fa43d81f2298bb0b85baa522fe934a79f0f50\$lut for cells of type $lut.
Using template $paramod$cc778a82fd81ea9185402656ce1c9108e4328ce0\$lut for cells of type $lut.
Using template $paramod$202ef84368654d363b16460dd0f294cd7507b9c8\$lut for cells of type $lut.
Using template $paramod$377d2a33dcea52c4abba0020dba04405fda938ee\$lut for cells of type $lut.
Using template $paramod$1c3a3b85e908c35c66f011e41fc2c17d548ee647\$lut for cells of type $lut.
Using template $paramod$3e97b0e35b78f9ed075fb124e6881158e223e338\$lut for cells of type $lut.
Using template $paramod$f5cdd2c50ffc7b635233fdbd5baa5c70f6d2e843\$lut for cells of type $lut.
Using template $paramod$354216ff7946b3071638b8a0150a7081170cefdc\$lut for cells of type $lut.
Using template $paramod$5d92d6837338e845fdad22a18caed2f7b909193d\$lut for cells of type $lut.
Using template $paramod$0439bd68787722bb5bcffdc2f17019f34dcd85ac\$lut for cells of type $lut.
Using template $paramod$843f494e2a9308d7cb1a725c8865c6de0fc2cd36\$lut for cells of type $lut.
Using template $paramod$c107549d2597ccdc84e55ddd956ab85f19ef7b6a\$lut for cells of type $lut.
Using template $paramod$101c13373114fc7371b8d7b6bfe7ae3ba620b5f4\$lut for cells of type $lut.
Using template $paramod$6ea70405429b9603462af307fa652f873e2feda3\$lut for cells of type $lut.
Using template $paramod$0ec2cbfdfccab62d3e6648825f0843e35e6ff6e5\$lut for cells of type $lut.
Using template $paramod$ad4713b363bceddf24d3cbfecb8eff691677860d\$lut for cells of type $lut.
Using template $paramod$54a26c9060ded5436a02145add4602d44435f348\$lut for cells of type $lut.
Using template $paramod$3b87593c3df8ce227e7ab192c17acee82a6fbde4\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
Using template $paramod$b4e4d01e93fe9626ed3e10a2ea60eecbe09ab957\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$e3d029cabf2b7c68afa8400b9084ee4ecf1e95b8\$lut for cells of type $lut.
Using template $paramod$f72ab1cd6d48c28fcd925c87c733e066426b1f78\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$c31749656af9dfeda8ba6bb63e214a03ce3ead28\$lut for cells of type $lut.
Using template $paramod$5dad876aefc647ff107083e0e014d1fd5bd1d13b\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$0b7d81ff28efc2f21972b5968fb42f63121403ef\$lut for cells of type $lut.
Using template $paramod$669b0b701dd9d770a9b1d2ed821d282d85e0bfbd\$lut for cells of type $lut.
Using template $paramod$cb25365ef457199f43b7e42fae6d653c4340ec3a\$lut for cells of type $lut.
Using template $paramod$27375d4805c7fef033faed19017408156bccab67\$lut for cells of type $lut.
Using template $paramod$1cde47874e059c7488445ab6bbb2984fc9352d80\$lut for cells of type $lut.
Using template $paramod$fadb95605eaa81a5846e3a7f7e4faf0e6b51a190\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$663de12db6897bd8e7c814ab70a1ded8dbeb7082\$lut for cells of type $lut.
Using template $paramod$f7defcd573066404c868253de2933d1a602e19fd\$lut for cells of type $lut.
Using template $paramod$d086e8f1f3bfd7e66df07f3ba1328b709ecd9785\$lut for cells of type $lut.
Using template $paramod$851e43af8bbaa4692b25ebca77d44e90dea296e6\$lut for cells of type $lut.
Using template $paramod$133d27a12cd7371b0bb4f2afa09d7413db2d4d99\$lut for cells of type $lut.
Using template $paramod$3ad76d29cbc2e30182928635fae1f34f084cf678\$lut for cells of type $lut.
Using template $paramod$72955665f8ce24645d548f7d38c193e48893f64c\$lut for cells of type $lut.
Using template $paramod$7b7427d74887f8dc094460f11745df07de0efb05\$lut for cells of type $lut.
Using template $paramod$05fef23f4606ccda169a900a898e8fa601536d07\$lut for cells of type $lut.
Using template $paramod$e2b88b0d231bd4a49b3842a4ebba7b62c6654752\$lut for cells of type $lut.
Using template $paramod$ee26a6bcdee7b5167584ead86eefc91f97c4512d\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$1273a85283c450d76416ec1ef870b844e89c445b\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
Using template $paramod$f894836135259aec1072ad4f51e2da9e477e20ef\$lut for cells of type $lut.
Using template $paramod$e5cba6d062efdd18c0975190825ae6ad412ca74a\$lut for cells of type $lut.
Using template $paramod$8f8b10407c4d7eb49e0e255b26597cdf4b6d9e44\$lut for cells of type $lut.
Using template $paramod$1ce9028d239198809f171e29d8ac1290ec406e6a\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
Using template $paramod$c9447db0c377e9dbc772148767caf7e176756f04\$lut for cells of type $lut.
Using template $paramod$1876655ca2273d86d96922f892584230dffdbc6c\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$d301d16e525fdafac6455a6e235db1f466969d5e\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~26995 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_32.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$64284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$38071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$64783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$38431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$38639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$48152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$38017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$63229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$64327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$65120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$41375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$41861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41682.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$42175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42635.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$44515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$48531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$44008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$44194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$44785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$44789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$44975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$45962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$43004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$47959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$48602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$48943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$57851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$63620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$61448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$50033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$50063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$50085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$50144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$50660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$50961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$50974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$51148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$51209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$51508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$50961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$51852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_35.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$43418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42057.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_39.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_39.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_35.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_24.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_24.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$54965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$54557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_24.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$55811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$60418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$53578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42081.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$41766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$42109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$55811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$57297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$63164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$57962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$58514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_32.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$63351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$73973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$46495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$59676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$59886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$60299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$58822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$60618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$38503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$60809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$51342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$51342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$61315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$61638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$48763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$51719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$63620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$63607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$63652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$64002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_38.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$64284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64327.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$43057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$64796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$64770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$52725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$53031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$56700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$57120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_22.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$38125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$61405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$48412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$54579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$49943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$63351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$53005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$62996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$64002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$66842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$66962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$67079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$67237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$67237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$67515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$67515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$68616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$68876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$68889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$68942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$68942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$69594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$69744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$69875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$68837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70499.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$70736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$70919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$73523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$71291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$71392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$71340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$71472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$71919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$71962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$72101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$72242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$72388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$72401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$72401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$73438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$73590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$73934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$73934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$73973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$38585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$74562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$49380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$75438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$75412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$75507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$75616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$75841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$75934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$75971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$56288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$349244$lut$aiger349243$76770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$76993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$65798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_38.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$57699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$38233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$46070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$60133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$66182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$53049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42064.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$58386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_22.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_22.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_22.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_22.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_23.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_23.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_23.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_23.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_23.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_24.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_24.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$55672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_25.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_25.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_25.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_25.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_25.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_26.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_26.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_26.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_26.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_26.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_27.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_27.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_27.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_27.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_27.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_28.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_28.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_28.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_28.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_28.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_29.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_29.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_29.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_29.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_29.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$49529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_30.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_30.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_30.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_30.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_30.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$62497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_31.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_31.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_31.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_31.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_31.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_32.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_32.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_32.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_33.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_33.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_33.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_33.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_33.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$48108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_34.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_34.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_34.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_34.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_34.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$63652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_35.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_35.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_35.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_36.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_36.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_36.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_36.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_36.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_37.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_37.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_37.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_37.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_37.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_38.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_38.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_38.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_39.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_39.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut\corescorecore.core_39.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$65242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$70419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut\corescorecore.core_40.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_40.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_40.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_40.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_40.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_41.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_41.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_41.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_41.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_41.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_42.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_42.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_42.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_42.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_42.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$61275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$76744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$75709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$75056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$67449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$74029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$44911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$72101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$71201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$70178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350049.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$69346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$76980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$68616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$46495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$65934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$62435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$56937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$61224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$350944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$60349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$74814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$59801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$349570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$58908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$54812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$42608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$66437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$52576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$52228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$48378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$47820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$47523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$45887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$45468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$349244$lut$aiger349243$41735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$349244$lut$aiger349243$74588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$38179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$349244$lut$aiger349243$42205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$351995.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 32444 unused wires.

28.29. Executing AUTONAME pass.
Renamed 405999 objects in module corescore_gowin_yosys (125 iterations).
<suppressed ~44740 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              27550
   Number of wire bits:         114354
   Number of public wires:       27550
   Number of public wire bits:  114354
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29440
     $print                         43
     $scopeinfo                    819
     ALU                           968
     CLKDIV                          1
     DFF                          2795
     DFFC                            2
     DFFE                         6345
     DFFR                          824
     DFFRE                        2032
     DFFS                           47
     DFFSE                          87
     DPX9B                          43
     GND                             1
     IBUF                            2
     LUT1                         1152
     LUT2                         1604
     LUT3                         5054
     LUT4                         5674
     MUX2_LUT5                    1720
     MUX2_LUT6                     151
     MUX2_LUT7                      55
     MUX2_LUT8                      18
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 8a35d243f1, CPU: user 32.86s system 0.19s, MEM: 583.10 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 20% 31x opt_clean (7 sec), 11% 53x opt_expr (4 sec), ...
