// Seed: 9146456
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  input wire _id_6;
  inout tri id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_4;
  assign id_5 = -1;
  wire [id_6 : ""] id_8;
endmodule
module module_2 #(
    parameter id_0 = 32'd23
) (
    input supply1 _id_0
);
  wire id_2;
  module_0 modCall_1 ();
  wire [id_0 : id_0] id_3;
  wire [id_0 : -1 'b0] id_4;
  wire id_5;
  ;
  logic [{  !  1 'b0 } : ""] id_6 = (-1);
endmodule
