Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Receiver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Receiver"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/katie/Documents/ECE3700/UART_FPGA/Receiver.v" into library work
Parsing module <Receiver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Receiver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Receiver>.
    Related source file is "/home/katie/Documents/ECE3700/UART_FPGA/Receiver.v".
        count_to = 4
    Found 1-bit register for signal <intnl_clk>.
    Found 3-bit register for signal <counter>.
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 43                                             |
    | Inputs             | 5                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter[2]_GND_1_o_add_5_OUT> created at line 54.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_REQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RCV_DATA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Receiver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 2
 1-bit register                                        : 1
 3-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <RCV_DATA_6> (without init value) has a constant value of 0 in block <Receiver>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Receiver>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RCV_DATA_6> (without init value) has a constant value of 0 in block <Receiver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | unreached
-------------------

Optimizing unit <Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Receiver, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Receiver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT4                        : 9
#      LUT5                        : 2
#      LUT6                        : 2
# FlipFlops/Latches                : 16
#      FD                          : 8
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  18224     0%  
 Number of Slice LUTs:                   20  out of   9112     0%  
    Number used as Logic:                20  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     20
   Number with an unused Flip Flop:      12  out of     20    60%  
   Number with an unused LUT:             0  out of     20     0%  
   Number of fully used LUT-FF pairs:     8  out of     20    40%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  12  out of    232     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
state_FSM_FFd1                                | NONE(RCV_REQ)          | 1     |
state[3]_PWR_5_o_Mux_23_o(state__n0085<4>1:O) | NONE(*)(RCV_DATA_5)    | 1     |
state[3]_PWR_3_o_Mux_19_o(state__n0085<2>1:O) | NONE(*)(RCV_DATA_7)    | 1     |
state[3]_PWR_6_o_Mux_25_o(state__n0085<5>1:O) | NONE(*)(RCV_DATA_4)    | 1     |
state[3]_PWR_7_o_Mux_27_o(state__n0085<6>1:O) | NONE(*)(RCV_DATA_3)    | 1     |
state[3]_PWR_8_o_Mux_29_o(state__n0085<7>1:O) | NONE(*)(RCV_DATA_2)    | 1     |
state[3]_PWR_9_o_Mux_31_o(state__n0085<8>1:O) | NONE(*)(RCV_DATA_1)    | 1     |
state[3]_PWR_10_o_Mux_33_o(state__n0085<9>1:O)| NONE(*)(RCV_DATA_0)    | 1     |
clk                                           | BUFGP                  | 8     |
----------------------------------------------+------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.626ns (Maximum Frequency: 380.786MHz)
   Minimum input arrival time before clock: 2.606ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.626ns (frequency: 380.786MHz)
  Total number of paths / destination ports: 41 / 8
-------------------------------------------------------------------------
Delay:               2.626ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       state_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd2 to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.684  state_FSM_FFd4-In_SW0 (N01)
     LUT6:I4->O            1   0.203   0.000  state_FSM_FFd4-In (state_FSM_FFd4-In)
     FD:D                      0.102          state_FSM_FFd4
    ----------------------------------------
    Total                      2.626ns (0.955ns logic, 1.671ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_5_o_Mux_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_5 (LATCH)
  Destination Clock: state[3]_PWR_5_o_Mux_23_o falling

  Data Path: RCV to RCV_DATA_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            4   0.205   0.000  state[3]_GND_1_o_Mux_18_o1 (state[3]_GND_1_o_Mux_18_o)
     LD:D                      0.037          RCV_DATA_5
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_3_o_Mux_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_7 (LATCH)
  Destination Clock: state[3]_PWR_3_o_Mux_19_o falling

  Data Path: RCV to RCV_DATA_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            4   0.205   0.000  state[3]_GND_1_o_Mux_18_o1 (state[3]_GND_1_o_Mux_18_o)
     LD:D                      0.037          RCV_DATA_7
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_6_o_Mux_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_4 (LATCH)
  Destination Clock: state[3]_PWR_6_o_Mux_25_o falling

  Data Path: RCV to RCV_DATA_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            4   0.205   0.000  state[3]_GND_1_o_Mux_18_o1 (state[3]_GND_1_o_Mux_18_o)
     LD:D                      0.037          RCV_DATA_4
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_7_o_Mux_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_3 (LATCH)
  Destination Clock: state[3]_PWR_7_o_Mux_27_o falling

  Data Path: RCV to RCV_DATA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            4   0.205   0.000  state[3]_GND_1_o_Mux_18_o1 (state[3]_GND_1_o_Mux_18_o)
     LD:D                      0.037          RCV_DATA_3
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_8_o_Mux_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_2 (LATCH)
  Destination Clock: state[3]_PWR_8_o_Mux_29_o falling

  Data Path: RCV to RCV_DATA_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            2   0.205   0.000  state[3]_GND_1_o_Mux_28_o1 (state[3]_GND_1_o_Mux_28_o)
     LD:D                      0.037          RCV_DATA_2
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_9_o_Mux_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_1 (LATCH)
  Destination Clock: state[3]_PWR_9_o_Mux_31_o falling

  Data Path: RCV to RCV_DATA_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            2   0.205   0.000  state[3]_GND_1_o_Mux_28_o1 (state[3]_GND_1_o_Mux_28_o)
     LD:D                      0.037          RCV_DATA_1
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_PWR_10_o_Mux_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.376ns (Levels of Logic = 2)
  Source:            RCV (PAD)
  Destination:       RCV_DATA_0 (LATCH)
  Destination Clock: state[3]_PWR_10_o_Mux_33_o falling

  Data Path: RCV to RCV_DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  RCV_IBUF (RCV_IBUF)
     LUT3:I0->O            1   0.205   0.000  Mmux_state[3]_GND_1_o_Mux_32_o11 (state[3]_GND_1_o_Mux_32_o)
     LD:D                      0.037          RCV_DATA_0
    ----------------------------------------
    Total                      2.376ns (1.464ns logic, 0.912ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: clr to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  clr_IBUF (clr_IBUF)
     LUT6:I0->O            1   0.203   0.000  state_FSM_FFd1-In1 (state_FSM_FFd1-In)
     FD:D                      0.102          state_FSM_FFd1
    ----------------------------------------
    Total                      2.606ns (1.527ns logic, 1.079ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_3_o_Mux_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_7 (LATCH)
  Destination:       RCV_DATA<7> (PAD)
  Source Clock:      state[3]_PWR_3_o_Mux_19_o falling

  Data Path: RCV_DATA_7 to RCV_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_7 (RCV_DATA_7)
     OBUF:I->O                 2.571          RCV_DATA_7_OBUF (RCV_DATA<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_5_o_Mux_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_5 (LATCH)
  Destination:       RCV_DATA<5> (PAD)
  Source Clock:      state[3]_PWR_5_o_Mux_23_o falling

  Data Path: RCV_DATA_5 to RCV_DATA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_5 (RCV_DATA_5)
     OBUF:I->O                 2.571          RCV_DATA_5_OBUF (RCV_DATA<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_6_o_Mux_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_4 (LATCH)
  Destination:       RCV_DATA<4> (PAD)
  Source Clock:      state[3]_PWR_6_o_Mux_25_o falling

  Data Path: RCV_DATA_4 to RCV_DATA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_4 (RCV_DATA_4)
     OBUF:I->O                 2.571          RCV_DATA_4_OBUF (RCV_DATA<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_7_o_Mux_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_3 (LATCH)
  Destination:       RCV_DATA<3> (PAD)
  Source Clock:      state[3]_PWR_7_o_Mux_27_o falling

  Data Path: RCV_DATA_3 to RCV_DATA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_3 (RCV_DATA_3)
     OBUF:I->O                 2.571          RCV_DATA_3_OBUF (RCV_DATA<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_8_o_Mux_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_2 (LATCH)
  Destination:       RCV_DATA<2> (PAD)
  Source Clock:      state[3]_PWR_8_o_Mux_29_o falling

  Data Path: RCV_DATA_2 to RCV_DATA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_2 (RCV_DATA_2)
     OBUF:I->O                 2.571          RCV_DATA_2_OBUF (RCV_DATA<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_9_o_Mux_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_1 (LATCH)
  Destination:       RCV_DATA<1> (PAD)
  Source Clock:      state[3]_PWR_9_o_Mux_31_o falling

  Data Path: RCV_DATA_1 to RCV_DATA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_1 (RCV_DATA_1)
     OBUF:I->O                 2.571          RCV_DATA_1_OBUF (RCV_DATA<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state[3]_PWR_10_o_Mux_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_DATA_0 (LATCH)
  Destination:       RCV_DATA<0> (PAD)
  Source Clock:      state[3]_PWR_10_o_Mux_33_o falling

  Data Path: RCV_DATA_0 to RCV_DATA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_DATA_0 (RCV_DATA_0)
     OBUF:I->O                 2.571          RCV_DATA_0_OBUF (RCV_DATA<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            RCV_REQ (LATCH)
  Destination:       RCV_REQ (PAD)
  Source Clock:      state_FSM_FFd1 falling

  Data Path: RCV_REQ to RCV_REQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  RCV_REQ (RCV_REQ_OBUF)
     OBUF:I->O                 2.571          RCV_REQ_OBUF (RCV_REQ)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_10_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_3_o_Mux_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_5_o_Mux_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_6_o_Mux_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_7_o_Mux_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_8_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_PWR_9_o_Mux_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.749|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.441|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.30 secs
 
--> 


Total memory usage is 386896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

