{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684164477876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684164477876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 09:27:57 2023 " "Processing started: Mon May 15 09:27:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684164477876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164477876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador-pipeline -c procesador-pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador-pipeline -c procesador-pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164477876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684164478175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684164478175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(18) " "Verilog HDL warning at sign_extend.sv(18): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684164489387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryAccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryAccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryController.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_pipeline " "Found entity 1: procesador_pipeline" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryAccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryAccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_seno.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_seno.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_seno " "Found entity 1: dmem_seno" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684164489404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesador_pipeline " "Elaborating entity \"procesador_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684164489452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:pc\"" {  } { { "procesador_pipeline.sv" "pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc_register.sv(10) " "Verilog HDL or VHDL warning at pc_register.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "pc_register.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684164489457 "|procesador_pipeline|pc_register:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_pc " "Elaborating entity \"adder\" for hierarchy \"adder:add_pc\"" {  } { { "procesador_pipeline.sv" "add_pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_pc " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_pc\"" {  } { { "procesador_pipeline.sv" "mux_pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:if_id\"" {  } { { "procesador_pipeline.sv" "if_id" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "procesador_pipeline.sv" "control" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489460 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.sv(166) " "Inferred latch for \"RegWrite\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489465 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(166) " "Inferred latch for \"MemWrite\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489465 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(166) " "Inferred latch for \"MemRead\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(166) " "Inferred latch for \"MemToReg\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(166) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(166) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[0\] control_unit.sv(166) " "Inferred latch for \"RegDtn\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[1\] control_unit.sv(166) " "Inferred latch for \"RegDtn\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(166) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(166) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489466 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[2\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(166) " "Inferred latch for \"ALUSrc\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCD control_unit.sv(166) " "Inferred latch for \"JumpCD\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCI control_unit.sv(166) " "Inferred latch for \"JumpCI\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpI control_unit.sv(166) " "Inferred latch for \"JumpI\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(128) " "Inferred latch for \"RegSrc2\" at control_unit.sv(128)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489467 "|procesador_pipeline|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_RR1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_RR1\"" {  } { { "procesador_pipeline.sv" "mux_RR1" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_RR2 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_RR2\"" {  } { { "procesador_pipeline.sv" "mux_RR2" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "procesador_pipeline.sv" "sign_extend" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "procesador_pipeline.sv" "register_file" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:id_ex\"" {  } { { "procesador_pipeline.sv" "id_ex" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "procesador_pipeline.sv" "alu" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit jump_unit:jump_unit " "Elaborating entity \"jump_unit\" for hierarchy \"jump_unit:jump_unit\"" {  } { { "procesador_pipeline.sv" "jump_unit" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:ex_mem\"" {  } { { "procesador_pipeline.sv" "ex_mem" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "procesador_pipeline.sv" "memory" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489496 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489499 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489500 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489501 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489502 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memoryController.sv(17) " "Inferred latch for \"instruction\[0\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memoryController.sv(17) " "Inferred latch for \"instruction\[1\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memoryController.sv(17) " "Inferred latch for \"instruction\[2\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memoryController.sv(17) " "Inferred latch for \"instruction\[3\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memoryController.sv(17) " "Inferred latch for \"instruction\[4\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memoryController.sv(17) " "Inferred latch for \"instruction\[5\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489503 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memoryController.sv(17) " "Inferred latch for \"instruction\[6\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memoryController.sv(17) " "Inferred latch for \"instruction\[7\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memoryController.sv(17) " "Inferred latch for \"instruction\[8\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memoryController.sv(17) " "Inferred latch for \"instruction\[9\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memoryController.sv(17) " "Inferred latch for \"instruction\[10\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memoryController.sv(17) " "Inferred latch for \"instruction\[11\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memoryController.sv(17) " "Inferred latch for \"instruction\[12\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memoryController.sv(17) " "Inferred latch for \"instruction\[13\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memoryController.sv(17) " "Inferred latch for \"instruction\[14\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memoryController.sv(17) " "Inferred latch for \"instruction\[15\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memoryController.sv(17) " "Inferred latch for \"instruction\[16\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memoryController.sv(17) " "Inferred latch for \"instruction\[17\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memoryController.sv(17) " "Inferred latch for \"instruction\[18\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memoryController.sv(17) " "Inferred latch for \"instruction\[19\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memoryController.sv(17) " "Inferred latch for \"instruction\[20\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memoryController.sv(17) " "Inferred latch for \"instruction\[21\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memoryController.sv(17) " "Inferred latch for \"instruction\[22\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memoryController.sv(17) " "Inferred latch for \"instruction\[23\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memoryController.sv(17) " "Inferred latch for \"instruction\[24\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memoryController.sv(17) " "Inferred latch for \"instruction\[25\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memoryController.sv(17) " "Inferred latch for \"instruction\[26\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memoryController.sv(17) " "Inferred latch for \"instruction\[27\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memoryController.sv(17) " "Inferred latch for \"instruction\[28\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memoryController.sv(17) " "Inferred latch for \"instruction\[29\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memoryController.sv(17) " "Inferred latch for \"instruction\[30\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memoryController.sv(17) " "Inferred latch for \"instruction\[31\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489504 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489505 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[29\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[29\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489506 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[30\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[30\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489506 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[31\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[31\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164489506 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram " "Elaborating entity \"dmem_ram\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram\"" {  } { { "memoryController.sv" "ram" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489507 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dmem_ram.sv(7) " "Verilog HDL warning at dmem_ram.sv(7): ignoring unsupported system task" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1684164489508 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 dmem_ram.sv(25) " "Verilog HDL assignment warning at dmem_ram.sv(25): truncated value with size 63 to match size of target (32)" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684164489508 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_rom memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom " "Elaborating entity \"dmem_rom\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom\"" {  } { { "memoryController.sv" "rom" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489509 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90000 0 90000 dmem_rom.sv(10) " "Verilog HDL warning at dmem_rom.sv(10): number of words (90000) in memory file does not match the number of elements in the address range \[0:90000\]" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684164489510 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.data_a 0 dmem_rom.sv(5) " "Net \"dmem_ROM.data_a\" at dmem_rom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489510 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.waddr_a 0 dmem_rom.sv(5) " "Net \"dmem_ROM.waddr_a\" at dmem_rom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489510 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.we_a 0 dmem_rom.sv(5) " "Net \"dmem_ROM.we_a\" at dmem_rom.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489510 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom " "Elaborating entity \"imem\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom\"" {  } { { "memoryController.sv" "imem_rom" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489510 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "137 0 399 imem.sv(9) " "Verilog HDL warning at imem.sv(9): number of words (137) in memory file does not match the number of elements in the address range \[0:399\]" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684164489514 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.data_a 0 imem.sv(4) " "Net \"imem_ROM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489524 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.waddr_a 0 imem.sv(4) " "Net \"imem_ROM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489524 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.we_a 0 imem.sv(4) " "Net \"imem_ROM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489524 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_seno memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_seno:seno " "Elaborating entity \"dmem_seno\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_seno:seno\"" {  } { { "memoryController.sv" "seno" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489527 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "300 0 8099 dmem_seno.sv(9) " "Verilog HDL warning at dmem_seno.sv(9): number of words (300) in memory file does not match the number of elements in the address range \[0:8099\]" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684164489528 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.data_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.data_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489528 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.waddr_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.waddr_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489528 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.we_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.we_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684164489528 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:mem_wb\"" {  } { { "procesador_pipeline.sv" "mem_wb" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164489529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/output_files/procesador-pipeline.map.smsg " "Generated suppressed messages file /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/output_files/procesador-pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164490166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684164490246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684164490246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684164490282 "|procesador_pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684164490282 "|procesador_pipeline|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchStart " "No output dependent on input pin \"switchStart\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684164490282 "|procesador_pipeline|switchStart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684164490282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684164490282 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684164490282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684164490282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684164490298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 09:28:10 2023 " "Processing ended: Mon May 15 09:28:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684164490298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684164490298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684164490298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684164490298 ""}
