
*** Running vivado
    with args -log fil_test_fil.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fil_test_fil.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fil_test_fil.tcl -notrace
Command: synth_design -top fil_test_fil -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 703.762 ; gain = 177.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fil_test_fil' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876' bound to instance 'u_BSCANE2' of component 'BSCANE2' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-3491] module 'jtag_mac' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'jtag_mac' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/simcycle_fifo_wrapper.vhd:28]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/simcycle_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/simcycle_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/simcycle_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac_fifo_wrapper.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac_fifo_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/.Xil/Vivado-24072-MobileSickHorse/realtime/jtag_mac_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-7023] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' has 11 connections declared, but only 10 given [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:187]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mac' (4#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 1 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chiftop.vhd:73]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 1 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_bus2dut.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element shiftreg_reg was removed.  [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_bus2dut.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter DATA bound to: 8 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 8 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reset_d1_reg was removed.  [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_controller.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:219]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 1 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dut2bus.vhd:70]
WARNING: [Synth 8-3919] null assignment ignored [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dut2bus.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'fil_test_wrapper' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_wrapper.vhd:13' bound to instance 'u_dut' of component 'fil_test_wrapper' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chiftop.vhd:94]
INFO: [Synth 8-638] synthesizing module 'fil_test_wrapper' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'fil_test' declared at 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fil_test.vhd:6' bound to instance 'u_fil_test' of component 'fil_test' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_wrapper.vhd:44]
INFO: [Synth 8-638] synthesizing module 'fil_test' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fil_test.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fil_test' (11#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fil_test.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fil_test_wrapper' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fil_test_fil' (14#1) [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 771.598 ; gain = 245.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 771.598 ; gain = 245.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 771.598 ; gain = 245.160
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc:6]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fil_test_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/fil_test_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fil_test_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fil_test_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 900.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 900.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                  000000000000000
                 get_cmd |                  000000000000010 |                  000000000000010
              get_wr_len |                  000001000000000 |                  000000000000100
                 get_sim |                  000000000010000 |                  000000000001000
                      wr |                  000000000100000 |                  000000000010000
              get_rd_len |                  001000000000000 |                  000000001000000
                get_skip |                  000010000000000 |                  000000010000000
                exe_skip |                  000000001000000 |                  000000100000000
                rdbk_len |                  000000010000000 |                  000001000000000
                rdbk_dat |                  100000000000000 |                  000010000000000
                user_rst |                  010000000000000 |                  000000000000001
            ver_get_skip |                  000100000000000 |                  000100000000000
            ver_exe_skip |                  000000100000000 |                  001000000000000
            ver_rdbk_len |                  000000000000100 |                  010000000000000
            ver_rdbk_dat |                  000000000001000 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 6     
	  38 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jtag_mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 6     
	  38 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module mwfil_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mwfil_dpscram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module mwfil_udfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mwfil_dut2bus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mwfil_bus2dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fil_test 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg' into 'u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/sclr_d1_reg' [C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/filsrc/mwfil_udfifo.vhd:85]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives   | 
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+
|fil_test_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | Implied   | 16 x 8               | RAM32M x 2   | 
|fil_test_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_wiz_0/clk_out1' to pin 'u_clk_wiz_0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sysclk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 900.500 ; gain = 374.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 918.844 ; gain = 392.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                                                               | Inference | Size (Depth x Width) | Primitives   | 
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+
|fil_test_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg             | Implied   | 16 x 8               | RAM32M x 2   | 
|fil_test_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+-------------+--------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 918.844 ; gain = 392.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |clk_wiz_0_bbox_0        |     1|
|2     |jtag_mac_fifo_bbox_2    |     1|
|3     |jtag_mac_fifo_bbox_2__2 |     1|
|4     |simcycle_fifo_bbox_1    |     1|
|5     |BSCANE2                 |     1|
|6     |BUFG                    |     1|
|7     |CARRY4                  |    28|
|8     |LUT1                    |    25|
|9     |LUT2                    |    33|
|10    |LUT3                    |    43|
|11    |LUT4                    |    76|
|12    |LUT5                    |    92|
|13    |LUT6                    |   104|
|14    |RAM32M                  |     4|
|15    |FDRE                    |   344|
|16    |FDSE                    |     6|
+------+------------------------+------+

Report Instance Areas: 
+------+------------------------------+---------------------------------+------+
|      |Instance                      |Module                           |Cells |
+------+------------------------------+---------------------------------+------+
|1     |top                           |                                 |   829|
|2     |  u_jtag_mac                  |jtag_mac                         |   544|
|3     |    u_post_chif_fifo          |jtag_mac_fifo_wrapper            |    64|
|4     |    u_pre_chif_fifo           |jtag_mac_fifo_wrapper__xdcDup__1 |    26|
|5     |    u_simcycle_fifo           |simcycle_fifo_wrapper            |    22|
|6     |  u_mwfil_chiftop             |mwfil_chiftop                    |   281|
|7     |    u_dut                     |fil_test_wrapper                 |     8|
|8     |      u_fil_test              |fil_test                         |     8|
|9     |    u_mwfil_chifcore          |mwfil_chifcore                   |   273|
|10    |      \NormalBlock.u_b2dfifo  |mwfil_udfifo                     |    63|
|11    |        u_dpscram             |mwfil_dpscram_1                  |    26|
|12    |      \NormalBlock.u_bus2dut  |mwfil_bus2dut                    |    27|
|13    |      u_controller            |mwfil_controller                 |    83|
|14    |      u_d2bfifo               |mwfil_udfifo_0                   |    73|
|15    |        u_dpscram             |mwfil_dpscram                    |    34|
|16    |      u_dut2bus               |mwfil_dut2bus                    |    27|
+------+------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 933.645 ; gain = 278.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 933.645 ; gain = 407.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 938.238 ; gain = 647.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 938.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/matlab_test/fpgaproj/fil_test_fil.runs/synth_1/fil_test_fil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fil_test_fil_utilization_synth.rpt -pb fil_test_fil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 22 20:58:19 2020...
