// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_ram) {
        ram[0] = "0b00111111011000100101111001100110";
        ram[1] = "0b10111110110001100010010011011110";
        ram[2] = "0b10111111000000110110100111000100";
        ram[3] = "0b10111111100000100000101001011110";
        ram[4] = "0b00111111001000000110111011100001";
        ram[5] = "0b00111110110101110000000011111000";
        ram[6] = "0b00111111110000100101100111000011";
        ram[7] = "0b00111110111010010100010111011010";
        ram[8] = "0b10111111000110110000111101011000";
        ram[9] = "0b10111111110101000000000110011000";
        ram[10] = "0b00111111101111111111110110001100";
        ram[11] = "0b00111111011100010011100011011010";
        ram[12] = "0b00111111010111100110101100110101";
        ram[13] = "0b10111101111100011011101111001001";
        ram[14] = "0b10111110001110010101111101100010";
        ram[15] = "0b00111110111110110000111011100100";
        ram[16] = "0b00111110111101000011100001100000";
        ram[17] = "0b10111110011001001010100111010101";
        ram[18] = "0b10111110110111110111010001110101";
        ram[19] = "0b10111111010010111000000110011100";
        ram[20] = "0b00111111010010110010010011110101";
        ram[21] = "0b00111111101000010011100011000001";
        ram[22] = "0b10111111000011001000111110111101";
        ram[23] = "0b10111110111010010110001011001110";
        ram[24] = "0b10111110101101101110111001011010";
        ram[25] = "0b10111101110011000010000110110010";
        ram[26] = "0b00111111001010110010001010100110";
        ram[27] = "0b10111110001001101011111111111000";
        ram[28] = "0b10111101011100001000011100111111";
        ram[29] = "0b10111111011110110100111110001001";
        ram[30] = "0b01000000010101011000100011010101";
        ram[31] = "0b00111111001110111101011001101101";
        ram[32] = "0b00111111000100100110010110001101";
        ram[33] = "0b00111110100011010011100110011001";
        ram[34] = "0b10111111000010000110111100001111";
        ram[35] = "0b00111111000001110111011011001011";
        ram[36] = "0b00111110110011010000011111011011";
        ram[37] = "0b10111111010100100000000110001110";
        ram[38] = "0b10111111010110000001010111000001";
        ram[39] = "0b10111110110001010001111100000101";
        ram[40] = "0b00111111100000010011000110111010";
        ram[41] = "0b10111110010011110011011111010100";
        ram[42] = "0b10111111000011001000101111101001";
        ram[43] = "0b10111110110101100110100111110000";
        ram[44] = "0b10111100000100111010101100000110";
        ram[45] = "0b00111111001010000010110110010101";
        ram[46] = "0b10111111000001000100111110001011";
        ram[47] = "0b10111101111011011111111100000111";
        ram[48] = "0b00111100001000001110001100100010";
        ram[49] = "0b00111111101101100001101000110100";
        ram[50] = "0b01000000000000001001101100100010";
        ram[51] = "0b10111111011011010100101010110111";
        ram[52] = "0b10111110111010111011010010111101";
        ram[53] = "0b10111110001111100100010101000110";
        ram[54] = "0b00111111000111001111010000010101";
        ram[55] = "0b00111110100111010010010000100011";
        ram[56] = "0b00111101111011111111010011000010";
        ram[57] = "0b00111110100110100010001001010010";
        ram[58] = "0b00111110100111000111100011111111";
        ram[59] = "0b00111101011111101011111100010001";
        ram[60] = "0b10111111011111000101111000011010";
        ram[61] = "0b10111111101101100000101111101110";
        ram[62] = "0b10111110001010010000110011000111";
        ram[63] = "0b00111111000101111111100111111011";
        ram[64] = "0b00111110101100100111010111101100";
        ram[65] = "0b10111110010101100110010110100001";
        ram[66] = "0b10111110010111110010100011111110";
        ram[67] = "0b10111110011100100001110110000111";
        ram[68] = "0b00111110101110000101101000010000";
        ram[69] = "0b00111111000001000101011110111010";
        ram[70] = "0b10111111000000001101010000010001";
        ram[71] = "0b10111111011000000001010100011100";
        ram[72] = "0b00111110101011111101010011101111";
        ram[73] = "0b00111100110111010110000101100101";
        ram[74] = "0b10111101111000001011000001011011";
        ram[75] = "0b10111100000101010100011001100000";
        ram[76] = "0b00111101011111100100001100011010";
        ram[77] = "0b00111110101110000101001100100110";
        ram[78] = "0b00111110010101110010000001110001";
        ram[79] = "0b10111100011110010111011001100101";
        ram[80] = "0b00111101100001011010100111110101";
        ram[81] = "0b00111110100011111011011000110110";
        ram[82] = "0b00111110101010101100101101001001";
        ram[83] = "0b00111100111000011100010111000010";
        ram[84] = "0b10111100010001101100111000100111";
        ram[85] = "0b00111110000100011011000001010011";
        ram[86] = "0b10111101100000001110001000101001";
        ram[87] = "0b00111101101010001100001011100100";
        ram[88] = "0b00111101011101001000100101110011";
        ram[89] = "0b10111111001111000100010011001011";
        ram[90] = "0b10111111001001100111110011110110";
        ram[91] = "0b10111110101101011011111001101011";
        ram[92] = "0b00111110101011011001101010010101";
        ram[93] = "0b10111110111101110110010011010111";
        ram[94] = "0b10111111001100110100010010101101";
        ram[95] = "0b10111101110010011000011100100101";
        ram[96] = "0b10111110100110100100010100100001";
        ram[97] = "0b10111110110111111000000001101010";
        ram[98] = "0b10111111100000101010100100000000";
        ram[99] = "0b00111100000001010010100001101110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_ram("nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12() {
    delete meminst;
}


};//endmodule
#endif
