// Seed: 2226738119
module module_0 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    input wire id_6,
    output uwire id_7,
    input wor id_8,
    input tri0 id_9,
    output wor id_10,
    input wire id_11,
    input uwire id_12,
    output tri0 id_13,
    input supply1 id_14,
    input wand id_15,
    output uwire id_16,
    input tri1 id_17,
    output uwire id_18,
    output supply0 id_19,
    output uwire id_20,
    output wand id_21,
    input supply1 id_22,
    input tri0 id_23,
    input wire id_24,
    input tri id_25,
    output tri0 id_26,
    output tri id_27,
    input wor id_28,
    output supply1 id_29,
    input tri id_30,
    output wand id_31,
    input wor id_32,
    input tri id_33,
    input wand id_34
);
  wire id_36;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  logic id_3
);
  assign id_0 = id_3;
  module_0(
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign id_0 = 1'b0 && 1;
  assign id_0 = 1;
  initial id_0 <= 1;
endmodule
