

================================================================
== Vitis HLS Report for 'kernel_gesummv'
================================================================
* Date:           Thu Dec 12 12:45:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gesummv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   412762|   412762|  1.651 ms|  1.651 ms|  412763|  412763|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                              |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_gesummv_Pipeline_L2_fu_1175        |kernel_gesummv_Pipeline_L2        |       19|       19|  76.000 ns|  76.000 ns|     19|     19|       no|
        |grp_kernel_gesummv_Pipeline_L21_fu_1198       |kernel_gesummv_Pipeline_L21       |       19|       19|  76.000 ns|  76.000 ns|     19|     19|       no|
        |grp_kernel_gesummv_Pipeline_L22_fu_1221       |kernel_gesummv_Pipeline_L22       |    31254|    31254|   0.125 ms|   0.125 ms|  31254|  31254|       no|
        |grp_kernel_gesummv_Pipeline_L23_fu_1230       |kernel_gesummv_Pipeline_L23       |       19|       19|  76.000 ns|  76.000 ns|     19|     19|       no|
        |grp_kernel_gesummv_Pipeline_L25_fu_1253       |kernel_gesummv_Pipeline_L25       |    31254|    31254|   0.125 ms|   0.125 ms|  31254|  31254|       no|
        |grp_kernel_gesummv_Pipeline_L24_fu_1262       |kernel_gesummv_Pipeline_L24       |       19|       19|  76.000 ns|  76.000 ns|     19|     19|       no|
        |grp_kernel_gesummv_Pipeline_merlinL0_fu_1285  |kernel_gesummv_Pipeline_merlinL0  |     1509|     1509|   6.036 us|   6.036 us|   1509|   1509|       no|
        |grp_kernel_gesummv_Pipeline_L3_fu_1328        |kernel_gesummv_Pipeline_L3        |       18|       18|  72.000 ns|  72.000 ns|     18|     18|       no|
        |grp_kernel_gesummv_Pipeline_L36_fu_1351       |kernel_gesummv_Pipeline_L36       |       18|       18|  72.000 ns|  72.000 ns|     18|     18|       no|
        +----------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL1  |   381250|   381250|      1525|          -|          -|   250|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      208|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      106|    10|    18358|    13299|    0|
|Memory               |      244|     -|     2048|     2112|    0|
|Multiplexer          |        -|     -|        -|     5961|    -|
|Register             |        -|     -|     1894|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      350|    10|    22300|    21580|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       24|    ~0|        2|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        8|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                               |control_s_axi                             |        0|   0|   462|   808|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U164           |fadd_32ns_32ns_32_7_full_dsp_1            |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U165            |fmul_32ns_32ns_32_4_max_dsp_1             |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U166            |fmul_32ns_32ns_32_4_max_dsp_1             |        0|   3|   143|    78|    0|
    |grp_kernel_gesummv_Pipeline_L2_fu_1175        |kernel_gesummv_Pipeline_L2                |        0|   0|   533|    86|    0|
    |grp_kernel_gesummv_Pipeline_L21_fu_1198       |kernel_gesummv_Pipeline_L21               |        0|   0|   533|    86|    0|
    |grp_kernel_gesummv_Pipeline_L22_fu_1221       |kernel_gesummv_Pipeline_L22               |        0|   1|   454|   444|    0|
    |grp_kernel_gesummv_Pipeline_L23_fu_1230       |kernel_gesummv_Pipeline_L23               |        0|   0|   533|    86|    0|
    |grp_kernel_gesummv_Pipeline_L24_fu_1262       |kernel_gesummv_Pipeline_L24               |        0|   0|   533|    86|    0|
    |grp_kernel_gesummv_Pipeline_L25_fu_1253       |kernel_gesummv_Pipeline_L25               |        0|   1|   454|   444|    0|
    |grp_kernel_gesummv_Pipeline_L3_fu_1328        |kernel_gesummv_Pipeline_L3                |        0|   0|   521|    73|    0|
    |grp_kernel_gesummv_Pipeline_L36_fu_1351       |kernel_gesummv_Pipeline_L36               |        0|   0|   521|    73|    0|
    |grp_kernel_gesummv_Pipeline_merlinL0_fu_1285  |kernel_gesummv_Pipeline_merlinL0          |        0|   0|   285|   440|    0|
    |merlin_gmem_kernel_gesummv_512_0_m_axi_U      |merlin_gmem_kernel_gesummv_512_0_m_axi    |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gesummv_512_tmp_m_axi_U    |merlin_gmem_kernel_gesummv_512_tmp_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gesummv_512_y_m_axi_U      |merlin_gmem_kernel_gesummv_512_y_m_axi    |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gesummv_64_0_m_axi_U       |merlin_gmem_kernel_gesummv_64_0_m_axi     |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_gesummv_64_1_m_axi_U       |merlin_gmem_kernel_gesummv_64_1_m_axi     |        8|   0|  1181|  1117|    0|
    +----------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                         |                                          |      106|  10| 18358| 13299|    0|
    +----------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |B_3_0_buf_U     |B_3_0_buf_RAM_AUTO_1R1W  |       61|   0|   0|    0|  31250|   32|     1|      1000000|
    |B_3_0_buf_2_U   |B_3_0_buf_RAM_AUTO_1R1W  |       61|   0|   0|    0|  31250|   32|     1|      1000000|
    |A_3_0_buf_U     |B_3_0_buf_RAM_AUTO_1R1W  |       61|   0|   0|    0|  31250|   32|     1|      1000000|
    |A_3_0_buf_2_U   |B_3_0_buf_RAM_AUTO_1R1W  |       61|   0|   0|    0|  31250|   32|     1|      1000000|
    |x_3_1_buf_U     |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_16_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_17_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_18_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_19_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_20_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_21_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_22_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_23_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_24_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_25_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_26_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_27_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_28_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_29_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_1_buf_30_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_U     |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_16_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_17_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_18_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_19_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_20_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_21_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_22_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_23_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_24_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_25_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_26_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_27_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_28_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_29_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |x_3_0_buf_30_U  |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_U         |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_16_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_17_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_18_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_19_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_20_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_21_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_22_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_23_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_24_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_25_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_26_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_27_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_28_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_29_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |y_buf_30_U      |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_U       |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_16_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_17_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_18_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_19_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_20_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_21_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_22_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_23_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_24_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_25_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_26_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_27_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_28_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_29_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    |tmp_buf_30_U    |x_3_1_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     16|   32|     1|          512|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total           |                         |      244|2048|2112|    0| 126024| 2176|    68|      4032768|
    +----------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_1_fu_1502_p2             |         +|   0|  0|  22|          15|           7|
    |add_ln105_fu_1514_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln95_1_fu_1585_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln95_fu_1570_p2                |         +|   0|  0|  71|          64|          10|
    |icmp_ln105_fu_1508_p2              |      icmp|   0|  0|  15|           8|           4|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state164_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state166_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state169_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state234                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 208|         166|          39|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+------+-----------+-----+-----------+
    |                     Name                    |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+------+-----------+-----+-----------+
    |A_3_0_buf_2_address0                         |    14|          3|   15|         45|
    |A_3_0_buf_2_ce0                              |    14|          3|    1|          3|
    |A_3_0_buf_2_we0                              |     9|          2|    1|          2|
    |A_3_0_buf_address0                           |    14|          3|   15|         45|
    |A_3_0_buf_ce0                                |    14|          3|    1|          3|
    |A_3_0_buf_we0                                |     9|          2|    1|          2|
    |B_3_0_buf_2_address0                         |    14|          3|   15|         45|
    |B_3_0_buf_2_ce0                              |    14|          3|    1|          3|
    |B_3_0_buf_2_we0                              |     9|          2|    1|          2|
    |B_3_0_buf_address0                           |    14|          3|   15|         45|
    |B_3_0_buf_ce0                                |    14|          3|    1|          3|
    |B_3_0_buf_we0                                |     9|          2|    1|          2|
    |ap_NS_fsm                                    |  1265|        238|    1|        238|
    |ap_done                                      |     9|          2|    1|          2|
    |grp_fu_1374_ce                               |     9|          2|    1|          2|
    |grp_fu_1374_p0                               |    14|          3|   32|         96|
    |grp_fu_1374_p1                               |    14|          3|   32|         96|
    |grp_fu_1378_ce                               |     9|          2|    1|          2|
    |grp_fu_1378_p0                               |    14|          3|   32|         96|
    |grp_fu_1378_p1                               |    14|          3|   32|         96|
    |i_11_fu_200                                  |     9|          2|    8|         16|
    |merlin_gmem_kernel_gesummv_512_0_ARADDR      |    26|          5|   64|        320|
    |merlin_gmem_kernel_gesummv_512_0_ARLEN       |    20|          4|   32|        128|
    |merlin_gmem_kernel_gesummv_512_0_ARVALID     |    20|          4|    1|          4|
    |merlin_gmem_kernel_gesummv_512_0_RREADY      |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_0_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_tmp_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_512_tmp_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gesummv_512_tmp_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_tmp_AWADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_gesummv_512_tmp_AWLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_gesummv_512_tmp_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_tmp_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_tmp_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_tmp_WDATA     |    14|          3|  512|       1536|
    |merlin_gmem_kernel_gesummv_512_tmp_WSTRB     |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_512_tmp_WVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_tmp_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_tmp_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_tmp_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_tmp_blk_n_W   |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_y_ARADDR      |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_512_y_ARLEN       |    14|          3|   32|         96|
    |merlin_gmem_kernel_gesummv_512_y_ARVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_y_AWADDR      |    20|          4|   64|        256|
    |merlin_gmem_kernel_gesummv_512_y_AWLEN       |    20|          4|   32|        128|
    |merlin_gmem_kernel_gesummv_512_y_AWVALID     |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_y_BREADY      |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_y_RREADY      |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_y_WDATA       |    14|          3|  512|       1536|
    |merlin_gmem_kernel_gesummv_512_y_WSTRB       |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_512_y_WVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_512_y_blk_n_AR    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_y_blk_n_AW    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_y_blk_n_B     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_512_y_blk_n_W     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_64_0_ARADDR       |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_64_0_ARLEN        |    14|          3|   32|         96|
    |merlin_gmem_kernel_gesummv_64_0_ARVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_64_0_RREADY       |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_64_0_blk_n_AR     |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_64_1_ARADDR       |    14|          3|   64|        192|
    |merlin_gmem_kernel_gesummv_64_1_ARLEN        |    14|          3|   32|         96|
    |merlin_gmem_kernel_gesummv_64_1_ARVALID      |    14|          3|    1|          3|
    |merlin_gmem_kernel_gesummv_64_1_RREADY       |     9|          2|    1|          2|
    |merlin_gmem_kernel_gesummv_64_1_blk_n_AR     |     9|          2|    1|          2|
    |phi_mul_fu_196                               |     9|          2|   15|         30|
    |tmp_buf_16_address0                          |    31|          6|    4|         24|
    |tmp_buf_16_ce0                               |    20|          4|    1|          4|
    |tmp_buf_16_d0                                |    20|          4|   32|        128|
    |tmp_buf_16_we0                               |    14|          3|    1|          3|
    |tmp_buf_17_address0                          |    31|          6|    4|         24|
    |tmp_buf_17_ce0                               |    20|          4|    1|          4|
    |tmp_buf_17_d0                                |    20|          4|   32|        128|
    |tmp_buf_17_we0                               |    14|          3|    1|          3|
    |tmp_buf_18_address0                          |    31|          6|    4|         24|
    |tmp_buf_18_ce0                               |    20|          4|    1|          4|
    |tmp_buf_18_d0                                |    20|          4|   32|        128|
    |tmp_buf_18_we0                               |    14|          3|    1|          3|
    |tmp_buf_19_address0                          |    31|          6|    4|         24|
    |tmp_buf_19_ce0                               |    20|          4|    1|          4|
    |tmp_buf_19_d0                                |    20|          4|   32|        128|
    |tmp_buf_19_we0                               |    14|          3|    1|          3|
    |tmp_buf_20_address0                          |    31|          6|    4|         24|
    |tmp_buf_20_ce0                               |    20|          4|    1|          4|
    |tmp_buf_20_d0                                |    20|          4|   32|        128|
    |tmp_buf_20_we0                               |    14|          3|    1|          3|
    |tmp_buf_21_address0                          |    31|          6|    4|         24|
    |tmp_buf_21_ce0                               |    20|          4|    1|          4|
    |tmp_buf_21_d0                                |    20|          4|   32|        128|
    |tmp_buf_21_we0                               |    14|          3|    1|          3|
    |tmp_buf_22_address0                          |    31|          6|    4|         24|
    |tmp_buf_22_ce0                               |    20|          4|    1|          4|
    |tmp_buf_22_d0                                |    20|          4|   32|        128|
    |tmp_buf_22_we0                               |    14|          3|    1|          3|
    |tmp_buf_23_address0                          |    31|          6|    4|         24|
    |tmp_buf_23_ce0                               |    20|          4|    1|          4|
    |tmp_buf_23_d0                                |    20|          4|   32|        128|
    |tmp_buf_23_we0                               |    14|          3|    1|          3|
    |tmp_buf_24_address0                          |    31|          6|    4|         24|
    |tmp_buf_24_ce0                               |    20|          4|    1|          4|
    |tmp_buf_24_d0                                |    20|          4|   32|        128|
    |tmp_buf_24_we0                               |    14|          3|    1|          3|
    |tmp_buf_25_address0                          |    26|          5|    4|         20|
    |tmp_buf_25_ce0                               |    20|          4|    1|          4|
    |tmp_buf_25_d0                                |    20|          4|   32|        128|
    |tmp_buf_25_we0                               |    14|          3|    1|          3|
    |tmp_buf_26_address0                          |    26|          5|    4|         20|
    |tmp_buf_26_ce0                               |    20|          4|    1|          4|
    |tmp_buf_26_d0                                |    20|          4|   32|        128|
    |tmp_buf_26_we0                               |    14|          3|    1|          3|
    |tmp_buf_27_address0                          |    26|          5|    4|         20|
    |tmp_buf_27_ce0                               |    20|          4|    1|          4|
    |tmp_buf_27_d0                                |    20|          4|   32|        128|
    |tmp_buf_27_we0                               |    14|          3|    1|          3|
    |tmp_buf_28_address0                          |    26|          5|    4|         20|
    |tmp_buf_28_ce0                               |    20|          4|    1|          4|
    |tmp_buf_28_d0                                |    20|          4|   32|        128|
    |tmp_buf_28_we0                               |    14|          3|    1|          3|
    |tmp_buf_29_address0                          |    26|          5|    4|         20|
    |tmp_buf_29_ce0                               |    20|          4|    1|          4|
    |tmp_buf_29_d0                                |    20|          4|   32|        128|
    |tmp_buf_29_we0                               |    14|          3|    1|          3|
    |tmp_buf_30_address0                          |    26|          5|    4|         20|
    |tmp_buf_30_ce0                               |    20|          4|    1|          4|
    |tmp_buf_30_d0                                |    20|          4|   32|        128|
    |tmp_buf_30_we0                               |    14|          3|    1|          3|
    |tmp_buf_address0                             |    31|          6|    4|         24|
    |tmp_buf_ce0                                  |    20|          4|    1|          4|
    |tmp_buf_d0                                   |    20|          4|   32|        128|
    |tmp_buf_we0                                  |    14|          3|    1|          3|
    |x_3_0_buf_16_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_16_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_16_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_17_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_17_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_17_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_18_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_18_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_18_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_19_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_19_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_19_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_20_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_20_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_20_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_21_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_21_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_21_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_22_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_22_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_22_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_23_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_23_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_23_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_24_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_24_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_24_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_25_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_25_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_25_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_26_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_26_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_26_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_27_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_27_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_27_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_28_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_28_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_28_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_29_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_29_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_29_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_30_address0                        |    14|          3|    4|         12|
    |x_3_0_buf_30_ce0                             |    14|          3|    1|          3|
    |x_3_0_buf_30_we0                             |     9|          2|    1|          2|
    |x_3_0_buf_address0                           |    14|          3|    4|         12|
    |x_3_0_buf_ce0                                |    14|          3|    1|          3|
    |x_3_0_buf_we0                                |     9|          2|    1|          2|
    |x_3_1_buf_16_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_16_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_16_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_17_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_17_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_17_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_18_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_18_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_18_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_19_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_19_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_19_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_20_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_20_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_20_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_21_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_21_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_21_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_22_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_22_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_22_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_23_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_23_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_23_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_24_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_24_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_24_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_25_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_25_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_25_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_26_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_26_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_26_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_27_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_27_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_27_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_28_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_28_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_28_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_29_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_29_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_29_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_30_address0                        |    14|          3|    4|         12|
    |x_3_1_buf_30_ce0                             |    14|          3|    1|          3|
    |x_3_1_buf_30_we0                             |     9|          2|    1|          2|
    |x_3_1_buf_address0                           |    14|          3|    4|         12|
    |x_3_1_buf_ce0                                |    14|          3|    1|          3|
    |x_3_1_buf_we0                                |     9|          2|    1|          2|
    |y_buf_16_address0                            |    31|          6|    4|         24|
    |y_buf_16_ce0                                 |    20|          4|    1|          4|
    |y_buf_16_d0                                  |    20|          4|   32|        128|
    |y_buf_16_we0                                 |    14|          3|    1|          3|
    |y_buf_17_address0                            |    31|          6|    4|         24|
    |y_buf_17_ce0                                 |    20|          4|    1|          4|
    |y_buf_17_d0                                  |    20|          4|   32|        128|
    |y_buf_17_we0                                 |    14|          3|    1|          3|
    |y_buf_18_address0                            |    31|          6|    4|         24|
    |y_buf_18_ce0                                 |    20|          4|    1|          4|
    |y_buf_18_d0                                  |    20|          4|   32|        128|
    |y_buf_18_we0                                 |    14|          3|    1|          3|
    |y_buf_19_address0                            |    31|          6|    4|         24|
    |y_buf_19_ce0                                 |    20|          4|    1|          4|
    |y_buf_19_d0                                  |    20|          4|   32|        128|
    |y_buf_19_we0                                 |    14|          3|    1|          3|
    |y_buf_20_address0                            |    31|          6|    4|         24|
    |y_buf_20_ce0                                 |    20|          4|    1|          4|
    |y_buf_20_d0                                  |    20|          4|   32|        128|
    |y_buf_20_we0                                 |    14|          3|    1|          3|
    |y_buf_21_address0                            |    31|          6|    4|         24|
    |y_buf_21_ce0                                 |    20|          4|    1|          4|
    |y_buf_21_d0                                  |    20|          4|   32|        128|
    |y_buf_21_we0                                 |    14|          3|    1|          3|
    |y_buf_22_address0                            |    31|          6|    4|         24|
    |y_buf_22_ce0                                 |    20|          4|    1|          4|
    |y_buf_22_d0                                  |    20|          4|   32|        128|
    |y_buf_22_we0                                 |    14|          3|    1|          3|
    |y_buf_23_address0                            |    31|          6|    4|         24|
    |y_buf_23_ce0                                 |    20|          4|    1|          4|
    |y_buf_23_d0                                  |    20|          4|   32|        128|
    |y_buf_23_we0                                 |    14|          3|    1|          3|
    |y_buf_24_address0                            |    31|          6|    4|         24|
    |y_buf_24_ce0                                 |    20|          4|    1|          4|
    |y_buf_24_d0                                  |    20|          4|   32|        128|
    |y_buf_24_we0                                 |    14|          3|    1|          3|
    |y_buf_25_address0                            |    26|          5|    4|         20|
    |y_buf_25_ce0                                 |    20|          4|    1|          4|
    |y_buf_25_d0                                  |    20|          4|   32|        128|
    |y_buf_25_we0                                 |    14|          3|    1|          3|
    |y_buf_26_address0                            |    26|          5|    4|         20|
    |y_buf_26_ce0                                 |    20|          4|    1|          4|
    |y_buf_26_d0                                  |    20|          4|   32|        128|
    |y_buf_26_we0                                 |    14|          3|    1|          3|
    |y_buf_27_address0                            |    26|          5|    4|         20|
    |y_buf_27_ce0                                 |    20|          4|    1|          4|
    |y_buf_27_d0                                  |    20|          4|   32|        128|
    |y_buf_27_we0                                 |    14|          3|    1|          3|
    |y_buf_28_address0                            |    26|          5|    4|         20|
    |y_buf_28_ce0                                 |    20|          4|    1|          4|
    |y_buf_28_d0                                  |    20|          4|   32|        128|
    |y_buf_28_we0                                 |    14|          3|    1|          3|
    |y_buf_29_address0                            |    26|          5|    4|         20|
    |y_buf_29_ce0                                 |    20|          4|    1|          4|
    |y_buf_29_d0                                  |    20|          4|   32|        128|
    |y_buf_29_we0                                 |    14|          3|    1|          3|
    |y_buf_30_address0                            |    26|          5|    4|         20|
    |y_buf_30_ce0                                 |    20|          4|    1|          4|
    |y_buf_30_d0                                  |    20|          4|   32|        128|
    |y_buf_30_we0                                 |    14|          3|    1|          3|
    |y_buf_address0                               |    31|          6|    4|         24|
    |y_buf_ce0                                    |    20|          4|    1|          4|
    |y_buf_d0                                     |    20|          4|   32|        128|
    |y_buf_we0                                    |    14|          3|    1|          3|
    +---------------------------------------------+------+-----------+-----+-----------+
    |Total                                        |  5961|       1208| 3482|      12349|
    +---------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |add1_reg_2064                                              |   32|   0|   32|          0|
    |add_ln105_1_reg_1861                                       |   15|   0|   15|          0|
    |add_ln105_reg_1869                                         |    8|   0|    8|          0|
    |ap_CS_fsm                                                  |  237|   0|  237|          0|
    |ap_done_reg                                                |    1|   0|    1|          0|
    |ap_rst_n_inv                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                               |    1|   0|    1|          0|
    |buf_tmp_41_reg_2189                                        |   32|   0|   32|          0|
    |buf_tmp_42_reg_2194                                        |   32|   0|   32|          0|
    |buf_tmp_43_reg_2199                                        |   32|   0|   32|          0|
    |buf_tmp_44_reg_2204                                        |   32|   0|   32|          0|
    |buf_tmp_45_reg_2209                                        |   32|   0|   32|          0|
    |buf_tmp_46_reg_2214                                        |   32|   0|   32|          0|
    |buf_tmp_47_reg_2219                                        |   32|   0|   32|          0|
    |buf_tmp_48_reg_2224                                        |   32|   0|   32|          0|
    |buf_tmp_49_reg_2229                                        |   32|   0|   32|          0|
    |buf_tmp_50_reg_2240                                        |   32|   0|   32|          0|
    |buf_tmp_51_reg_2245                                        |   32|   0|   32|          0|
    |buf_tmp_52_reg_2250                                        |   32|   0|   32|          0|
    |buf_tmp_53_reg_2255                                        |   32|   0|   32|          0|
    |buf_tmp_54_reg_2260                                        |   32|   0|   32|          0|
    |buf_tmp_55_reg_2265                                        |   32|   0|   32|          0|
    |buf_tmp_56_reg_2270                                        |   32|   0|   32|          0|
    |buf_tmp_57_reg_2275                                        |   32|   0|   32|          0|
    |buf_tmp_58_reg_2280                                        |   32|   0|   32|          0|
    |buf_tmp_59_reg_2285                                        |   32|   0|   32|          0|
    |buf_tmp_reg_2184                                           |   32|   0|   32|          0|
    |c_buf_10_addr_reg_2008                                     |    4|   0|    4|          0|
    |c_buf_11_addr_reg_2013                                     |    4|   0|    4|          0|
    |c_buf_12_addr_reg_2018                                     |    4|   0|    4|          0|
    |c_buf_13_addr_reg_2023                                     |    4|   0|    4|          0|
    |c_buf_14_addr_reg_2028                                     |    4|   0|    4|          0|
    |c_buf_15_addr_reg_2033                                     |    4|   0|    4|          0|
    |c_buf_16_addr_1_reg_1878                                   |    4|   0|    4|          0|
    |c_buf_17_addr_1_reg_1883                                   |    4|   0|    4|          0|
    |c_buf_18_addr_1_reg_1888                                   |    4|   0|    4|          0|
    |c_buf_19_addr_1_reg_1893                                   |    4|   0|    4|          0|
    |c_buf_1_addr_reg_1963                                      |    4|   0|    4|          0|
    |c_buf_20_addr_1_reg_1898                                   |    4|   0|    4|          0|
    |c_buf_21_addr_1_reg_1903                                   |    4|   0|    4|          0|
    |c_buf_22_addr_1_reg_1908                                   |    4|   0|    4|          0|
    |c_buf_23_addr_1_reg_1913                                   |    4|   0|    4|          0|
    |c_buf_24_addr_1_reg_1918                                   |    4|   0|    4|          0|
    |c_buf_25_addr_1_reg_1923                                   |    4|   0|    4|          0|
    |c_buf_26_addr_reg_1928                                     |    4|   0|    4|          0|
    |c_buf_27_addr_reg_1933                                     |    4|   0|    4|          0|
    |c_buf_28_addr_reg_1938                                     |    4|   0|    4|          0|
    |c_buf_29_addr_reg_1943                                     |    4|   0|    4|          0|
    |c_buf_2_addr_reg_1968                                      |    4|   0|    4|          0|
    |c_buf_30_addr_reg_1948                                     |    4|   0|    4|          0|
    |c_buf_31_addr_reg_1953                                     |    4|   0|    4|          0|
    |c_buf_3_addr_reg_1973                                      |    4|   0|    4|          0|
    |c_buf_4_addr_reg_1978                                      |    4|   0|    4|          0|
    |c_buf_5_addr_reg_1983                                      |    4|   0|    4|          0|
    |c_buf_6_addr_reg_1988                                      |    4|   0|    4|          0|
    |c_buf_7_addr_reg_1993                                      |    4|   0|    4|          0|
    |c_buf_8_addr_reg_1998                                      |    4|   0|    4|          0|
    |c_buf_9_addr_reg_2003                                      |    4|   0|    4|          0|
    |c_buf_addr_reg_1958                                        |    4|   0|    4|          0|
    |grp_kernel_gesummv_Pipeline_L21_fu_1198_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L22_fu_1221_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L23_fu_1230_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L24_fu_1262_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L25_fu_1253_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L2_fu_1175_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L36_fu_1351_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_L3_fu_1328_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gesummv_Pipeline_merlinL0_fu_1285_ap_start_reg  |    1|   0|    1|          0|
    |i_11_fu_200                                                |    8|   0|    8|          0|
    |merlin_gmem_kernel_gesummv_512_0_addr_reg_1838             |   64|   0|   64|          0|
    |merlin_gmem_kernel_gesummv_512_tmp_addr_reg_1823           |   64|   0|   64|          0|
    |merlin_gmem_kernel_gesummv_512_y_addr_reg_1828             |   64|   0|   64|          0|
    |mul1_reg_2054                                              |   32|   0|   32|          0|
    |mul2_reg_2059                                              |   32|   0|   32|          0|
    |phi_mul_fu_196                                             |   15|   0|   15|          0|
    |tmp_read_reg_1773                                          |   64|   0|   64|          0|
    |trunc_ln105_reg_1874                                       |    4|   0|    4|          0|
    |trunc_ln1376_1_reg_1817                                    |   60|   0|   60|          0|
    |trunc_ln1_reg_1804                                         |   60|   0|   60|          0|
    |trunc_ln3421_1_reg_1797                                    |   58|   0|   58|          0|
    |trunc_ln3421_2_reg_1810                                    |   58|   0|   58|          0|
    |trunc_ln95_1_reg_2043                                      |   58|   0|   58|          0|
    |trunc_ln95_s_reg_2038                                      |   58|   0|   58|          0|
    |trunc_ln_reg_1790                                          |   58|   0|   58|          0|
    |y_read_reg_1768                                            |   64|   0|   64|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      | 1894|   0| 1894|          0|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|    Protocol   |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+
|s_axi_control_AWVALID                              |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_AWREADY                              |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_AWADDR                               |   in|    7|          s_axi|                             control|        scalar|
|s_axi_control_WVALID                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_WREADY                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_WDATA                                |   in|   32|          s_axi|                             control|        scalar|
|s_axi_control_WSTRB                                |   in|    4|          s_axi|                             control|        scalar|
|s_axi_control_ARVALID                              |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_ARREADY                              |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_ARADDR                               |   in|    7|          s_axi|                             control|        scalar|
|s_axi_control_RVALID                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_RREADY                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_RDATA                                |  out|   32|          s_axi|                             control|        scalar|
|s_axi_control_RRESP                                |  out|    2|          s_axi|                             control|        scalar|
|s_axi_control_BVALID                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_BREADY                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_BRESP                                |  out|    2|          s_axi|                             control|        scalar|
|ap_clk                                             |   in|    1|  ap_ctrl_chain|                      kernel_gesummv|  return value|
|ap_rst_n                                           |   in|    1|  ap_ctrl_chain|                      kernel_gesummv|  return value|
|interrupt                                          |  out|    1|  ap_ctrl_chain|                      kernel_gesummv|  return value|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WDATA        |  out|  128|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WSTRB        |  out|   16|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RDATA        |   in|  128|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_0_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WDATA        |  out|  128|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WSTRB        |  out|   16|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RDATA        |   in|  128|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_64_1_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_gesummv_64_1|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gesummv_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WDATA       |  out|  512|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WSTRB       |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RDATA       |   in|  512|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WDATA       |  out|  512|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WSTRB       |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RDATA       |   in|  512|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
|m_axi_merlin_gmem_kernel_gesummv_512_y_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_gesummv_512_y|       pointer|
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+

