{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607414267191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607414267191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 23:57:47 2020 " "Processing started: Mon Dec 07 23:57:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607414267191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607414267191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShutThePugUp -c ShutThePugUp --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShutThePugUp -c ShutThePugUp --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607414267192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607414267515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607414267515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wram-SYN " "Found design unit 1: wram-SYN" {  } { { "WRAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/WRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276906 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRAM " "Found entity 1: WRAM" {  } { { "WRAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/WRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uram-SYN " "Found design unit 1: uram-SYN" {  } { { "URAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/URAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276907 ""} { "Info" "ISGN_ENTITY_NAME" "1 URAM " "Found entity 1: URAM" {  } { { "URAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/URAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"(\", or \"'\", or \".\" PE.vhd(28) " "VHDL syntax error at PE.vhd(28) near text \"end\";  expecting \"(\", or \"'\", or \".\"" {  } { { "PE.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/PE.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1607414276922 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "D_FF PE.vhd(37) " "Ignored construct D_FF at PE.vhd(37) due to previous errors" {  } { { "PE.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/PE.vhd" 37 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1607414276922 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "PE PE.vhd(61) " "Ignored construct PE at PE.vhd(61) due to previous errors" {  } { { "PE.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/PE.vhd" 61 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1607414276922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pe.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_uram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_URAM-test " "Found design unit 1: TB_URAM-test" {  } { { "TB_URAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/TB_URAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276924 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_URAM " "Found entity 1: TB_URAM" {  } { { "TB_URAM.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/TB_URAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276924 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "menmory.vhd " "Can't analyze file -- file menmory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1607414276925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_menmory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_menmory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_menmory-test " "Found design unit 1: tb_menmory-test" {  } { { "tb_menmory.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_menmory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276926 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_menmory " "Found entity 1: tb_menmory" {  } { { "tb_menmory.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_menmory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wcu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file wcu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276927 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_WCU.vhd " "Can't analyze file -- file tb_WCU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1607414276929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU-arch " "Found design unit 1: MMU-arch" {  } { { "MMU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/MMU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276931 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "MMU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MMU-test " "Found design unit 1: tb_MMU-test" {  } { { "tb_MMU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_MMU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276932 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MMU " "Found entity 1: tb_MMU" {  } { { "tb_MMU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.vhd 4 1 " "Found 4 design units, including 1 entities, in source file au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systolic_package " "Found design unit 1: systolic_package" {  } { { "AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/AU.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 systolic_package-body " "Found design unit 2: systolic_package-body" {  } { { "AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/AU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AU-structural " "Found design unit 3: AU-structural" {  } { { "AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/AU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276933 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU " "Found entity 1: AU" {  } { { "AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/AU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_AU-test " "Found design unit 1: tb_AU-test" {  } { { "tb_AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_AU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276934 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_AU " "Found entity 1: tb_AU" {  } { { "tb_AU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_AU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menwri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menwri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menWri-stru " "Found design unit 1: menWri-stru" {  } { { "menWri.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/menWri.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276935 ""} { "Info" "ISGN_ENTITY_NAME" "1 menWri " "Found entity 1: menWri" {  } { { "menWri.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/menWri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_menWri.vhd " "Can't analyze file -- file tb_menWri.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1607414276937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STPU-struc " "Found design unit 1: STPU-struc" {  } { { "STPU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/STPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276938 ""} { "Info" "ISGN_ENTITY_NAME" "1 STPU " "Found entity 1: STPU" {  } { { "STPU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/STPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_stpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_stpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_STPU-test " "Found design unit 1: tb_STPU-test" {  } { { "tb_STPU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_STPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276940 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_STPU " "Found entity 1: tb_STPU" {  } { { "tb_STPU.vhd" "" { Text "D:/JoLi/SFU/FALL 2020 course/ensc 252 real/final project/ShutThePugUp/tb_STPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607414276940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607414276940 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607414277194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 23:57:57 2020 " "Processing ended: Mon Dec 07 23:57:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607414277194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607414277194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607414277194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607414277194 ""}
