
*** Running vivado
    with args -log adder_subtractor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_subtractor_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source adder_subtractor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 338.191 ; gain = 32.656
Command: synth_design -top adder_subtractor_wrapper -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 848.180 ; gain = 234.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_wrapper' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/hdl/adder_subtractor_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'adder_subtractor' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:14' bound to instance 'adder_subtractor_i' of component 'adder_subtractor' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/hdl/adder_subtractor_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:26]
INFO: [Synth 8-3491] module 'adder_subtractor_FA_0_0' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_0_stub.vhdl:5' bound to instance 'FA_0' of component 'adder_subtractor_FA_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_FA_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_FA_0_1' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_1_stub.vhdl:5' bound to instance 'FA_1' of component 'adder_subtractor_FA_0_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:198]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_FA_0_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_FA_0_2' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_2_stub.vhdl:5' bound to instance 'FA_2' of component 'adder_subtractor_FA_0_2' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_FA_0_2' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_FA_0_3' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_3_stub.vhdl:5' bound to instance 'FA_3' of component 'adder_subtractor_FA_0_3' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_FA_0_3' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_FA_0_3_stub.vhdl:16]
INFO: [Synth 8-3491] module 'adder_subtractor_util_vector_logic_0_0' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'adder_subtractor_util_vector_logic_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_util_vector_logic_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'adder_subtractor_util_vector_logic_0_1' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_1_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'adder_subtractor_util_vector_logic_0_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:228]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_util_vector_logic_0_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'adder_subtractor_util_vector_logic_0_2' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_2_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'adder_subtractor_util_vector_logic_0_2' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_util_vector_logic_0_2' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'adder_subtractor_util_vector_logic_0_3' declared at 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_3_stub.vhdl:5' bound to instance 'util_vector_logic_3' of component 'adder_subtractor_util_vector_logic_0_3' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_util_vector_logic_0_3' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/.Xil/Vivado-9724-RaymondGuevara-PC/realtime/adder_subtractor_util_vector_logic_0_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'adder_subtractor_xlconcat_0_0' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconcat_0_0/synth/adder_subtractor_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'adder_subtractor_xlconcat_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:246]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlconcat_0_0' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconcat_0_0/synth/adder_subtractor_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (1#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlconcat_0_0' (2#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconcat_0_0/synth/adder_subtractor_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'adder_subtractor_xlconstant_0_0' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconstant_0_0/synth/adder_subtractor_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'adder_subtractor_xlconstant_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:255]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlconstant_0_0' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconstant_0_0/synth/adder_subtractor_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (3#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlconstant_0_0' (4#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlconstant_0_0/synth/adder_subtractor_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_0_0' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_0/synth/adder_subtractor_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'adder_subtractor_xlslice_0_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:259]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_0_0' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_0/synth/adder_subtractor_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (5#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_0_0' (6#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_0/synth/adder_subtractor_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_0_1' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_1/synth/adder_subtractor_xlslice_0_1.v:57' bound to instance 'xlslice_1' of component 'adder_subtractor_xlslice_0_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:264]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_0_1' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_1/synth/adder_subtractor_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (6#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_0_1' (7#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_0_1/synth/adder_subtractor_xlslice_0_1.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_0' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_0/synth/adder_subtractor_xlslice_1_0.v:57' bound to instance 'xlslice_2' of component 'adder_subtractor_xlslice_1_0' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:269]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_0' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_0/synth/adder_subtractor_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (7#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_0' (8#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_0/synth/adder_subtractor_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_1' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_1/synth/adder_subtractor_xlslice_1_1.v:57' bound to instance 'xlslice_3' of component 'adder_subtractor_xlslice_1_1' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:274]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_1' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_1/synth/adder_subtractor_xlslice_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (8#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_1' (9#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_1/synth/adder_subtractor_xlslice_1_1.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_2' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_2/synth/adder_subtractor_xlslice_1_2.v:57' bound to instance 'xlslice_4' of component 'adder_subtractor_xlslice_1_2' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:279]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_2' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_2/synth/adder_subtractor_xlslice_1_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_2' (10#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_2/synth/adder_subtractor_xlslice_1_2.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_3' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_3/synth/adder_subtractor_xlslice_1_3.v:57' bound to instance 'xlslice_5' of component 'adder_subtractor_xlslice_1_3' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:284]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_3' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_3/synth/adder_subtractor_xlslice_1_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_3' (11#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_3/synth/adder_subtractor_xlslice_1_3.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_4' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_4/synth/adder_subtractor_xlslice_1_4.v:57' bound to instance 'xlslice_6' of component 'adder_subtractor_xlslice_1_4' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:289]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_4' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_4/synth/adder_subtractor_xlslice_1_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_4' (12#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_4/synth/adder_subtractor_xlslice_1_4.v:57]
INFO: [Synth 8-3491] module 'adder_subtractor_xlslice_1_5' declared at 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_5/synth/adder_subtractor_xlslice_1_5.v:57' bound to instance 'xlslice_7' of component 'adder_subtractor_xlslice_1_5' [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:294]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_xlslice_1_5' [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_5/synth/adder_subtractor_xlslice_1_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_xlslice_1_5' (13#1) [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_xlslice_1_5/synth/adder_subtractor_xlslice_1_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (14#1) [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/synth/adder_subtractor.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_wrapper' (15#1) [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/hdl/adder_subtractor_wrapper.vhd:22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 922.918 ; gain = 309.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 922.918 ; gain = 309.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 922.918 ; gain = 309.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 922.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_0/adder_subtractor_FA_0_0/adder_subtractor_FA_0_0_in_context.xdc] for cell 'adder_subtractor_i/FA_0'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_0/adder_subtractor_FA_0_0/adder_subtractor_FA_0_0_in_context.xdc] for cell 'adder_subtractor_i/FA_0'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_1/adder_subtractor_FA_0_1/adder_subtractor_FA_0_1_in_context.xdc] for cell 'adder_subtractor_i/FA_1'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_1/adder_subtractor_FA_0_1/adder_subtractor_FA_0_1_in_context.xdc] for cell 'adder_subtractor_i/FA_1'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_2/adder_subtractor_FA_0_2/adder_subtractor_FA_0_2_in_context.xdc] for cell 'adder_subtractor_i/FA_2'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_2/adder_subtractor_FA_0_2/adder_subtractor_FA_0_2_in_context.xdc] for cell 'adder_subtractor_i/FA_2'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_3/adder_subtractor_FA_0_3/adder_subtractor_FA_0_3_in_context.xdc] for cell 'adder_subtractor_i/FA_3'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_3/adder_subtractor_FA_0_3/adder_subtractor_FA_0_3_in_context.xdc] for cell 'adder_subtractor_i/FA_3'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_0/adder_subtractor_util_vector_logic_0_0/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_0'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_0/adder_subtractor_util_vector_logic_0_0/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_0'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_1/adder_subtractor_util_vector_logic_0_1/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_1'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_1/adder_subtractor_util_vector_logic_0_1/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_1'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_2/adder_subtractor_util_vector_logic_0_2/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_2'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_2/adder_subtractor_util_vector_logic_0_2/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_2'
Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_3/adder_subtractor_util_vector_logic_0_3/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_3'
Finished Parsing XDC File [c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_3/adder_subtractor_util_vector_logic_0_3/adder_subtractor_util_vector_logic_0_0_in_context.xdc] for cell 'adder_subtractor_i/util_vector_logic_3'
Parsing XDC File [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 968.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 968.918 ; gain = 355.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 968.918 ; gain = 355.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for adder_subtractor_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/FA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/FA_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/FA_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/FA_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_subtractor_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 968.918 ; gain = 355.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 968.918 ; gain = 355.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_5 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_5 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_5 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_4 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_4 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_4 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_3 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_3 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_3 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_2 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_1_0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design adder_subtractor_xlslice_0_0 has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 968.918 ; gain = 355.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 974.113 ; gain = 360.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 974.113 ; gain = 360.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 983.902 ; gain = 370.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |adder_subtractor_FA_0_0                |         1|
|2     |adder_subtractor_FA_0_1                |         1|
|3     |adder_subtractor_FA_0_2                |         1|
|4     |adder_subtractor_FA_0_3                |         1|
|5     |adder_subtractor_util_vector_logic_0_0 |         1|
|6     |adder_subtractor_util_vector_logic_0_1 |         1|
|7     |adder_subtractor_util_vector_logic_0_2 |         1|
|8     |adder_subtractor_util_vector_logic_0_3 |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |adder_subtractor_FA_0_0_bbox_0                |     1|
|2     |adder_subtractor_FA_0_1_bbox_1                |     1|
|3     |adder_subtractor_FA_0_2_bbox_2                |     1|
|4     |adder_subtractor_FA_0_3_bbox_3                |     1|
|5     |adder_subtractor_util_vector_logic_0_0_bbox_4 |     1|
|6     |adder_subtractor_util_vector_logic_0_1_bbox_5 |     1|
|7     |adder_subtractor_util_vector_logic_0_2_bbox_6 |     1|
|8     |adder_subtractor_util_vector_logic_0_3_bbox_7 |     1|
|9     |IBUF                                          |     8|
|10    |OBUF                                          |     5|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                |    25|
|2     |  adder_subtractor_i |adder_subtractor                |    12|
|3     |    xlconcat_0       |adder_subtractor_xlconcat_0_0   |     0|
|4     |    xlconstant_0     |adder_subtractor_xlconstant_0_0 |     0|
|5     |    xlslice_0        |adder_subtractor_xlslice_0_0    |     0|
|6     |    xlslice_1        |adder_subtractor_xlslice_0_1    |     0|
|7     |    xlslice_2        |adder_subtractor_xlslice_1_0    |     0|
|8     |    xlslice_3        |adder_subtractor_xlslice_1_1    |     0|
|9     |    xlslice_4        |adder_subtractor_xlslice_1_2    |     0|
|10    |    xlslice_5        |adder_subtractor_xlslice_1_3    |     0|
|11    |    xlslice_6        |adder_subtractor_xlslice_1_4    |     0|
|12    |    xlslice_7        |adder_subtractor_xlslice_1_5    |     0|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 999.715 ; gain = 340.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 999.715 ; gain = 386.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1010.117 ; gain = 671.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/synth_1/adder_subtractor_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_subtractor_wrapper_utilization_synth.rpt -pb adder_subtractor_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 04:39:45 2020...
