version 3
E:/CPE169/Experiment6/Exp6/Exp6.vhd
Exp6
VHDL
VHDL
E:/CPE169/Experiment6/Exp6/Exp6test.xwv
Clocked
-
-
5000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
R17
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A0
R17
A1
R17
A2
R17
A3
R17
DP
R17
Display
R17
L13
R17
L14
R17
N17
R17
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A0_DIFF
A1_DIFF
A2_DIFF
A3_DIFF
DP_DIFF
Display_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
R17
L13
L14
N17
A0
A1
A2
A3
DP
Display
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
