
AVRASM ver. 2.1.30  D:\University\Microprocessor lab\test\List\test1.asm Thu Jul 09 23:30:23 2020

D:\University\Microprocessor lab\test\List\test1.asm(1051): warning: Register r5 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1052): warning: Register r4 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1053): warning: Register r7 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1054): warning: Register r6 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1055): warning: Register r9 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1056): warning: Register r8 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1057): warning: Register r11 already defined by the .DEF directive
D:\University\Microprocessor lab\test\List\test1.asm(1058): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _TensHour=R5
                 	.DEF _OnesHour=R4
                 	.DEF _TensMin=R7
                 	.DEF _OnesMin=R6
                 	.DEF _TensSec=R9
                 	.DEF _OnesSec=R8
                 	.DEF _DP=R11
                 	.DEF _a=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 0032 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0062 	JMP  _timer1_compa_isr
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x1F:
00002a 0203
00002b 0508
00002c 0000
00002d 8001      	.DB  0x3,0x2,0x8,0x5,0x0,0x0,0x1,0x80
                 
                 __GLOBAL_INI_TBL:
00002e 0008      	.DW  0x08
00002f 0004      	.DW  0x04
000030 0054      	.DW  _0x1F*2
                 
                 _0xFFFFFFFF:
000031 0000      	.DW  0
                 
                 __RESET:
000032 94f8      	CLI
000033 27ee      	CLR  R30
000034 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000035 e0f1      	LDI  R31,1
000036 bffb      	OUT  GICR,R31
000037 bfeb      	OUT  GICR,R30
000038 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000039 e1f8      	LDI  R31,0x18
00003a bdf1      	OUT  WDTCR,R31
00003b bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003c e08d      	LDI  R24,(14-2)+1
00003d e0a2      	LDI  R26,2
00003e 27bb      	CLR  R27
                 __CLEAR_REG:
00003f 93ed      	ST   X+,R30
000040 958a      	DEC  R24
000041 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000042 e080      	LDI  R24,LOW(0x800)
000043 e098      	LDI  R25,HIGH(0x800)
000044 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000045 93ed      	ST   X+,R30
000046 9701      	SBIW R24,1
000047 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000048 e5ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000049 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004a 9185      	LPM  R24,Z+
00004b 9195      	LPM  R25,Z+
00004c 9700      	SBIW R24,0
00004d f061      	BREQ __GLOBAL_INI_END
00004e 91a5      	LPM  R26,Z+
00004f 91b5      	LPM  R27,Z+
000050 9005      	LPM  R0,Z+
000051 9015      	LPM  R1,Z+
000052 01bf      	MOVW R22,R30
000053 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000054 9005      	LPM  R0,Z+
000055 920d      	ST   X+,R0
000056 9701      	SBIW R24,1
000057 f7e1      	BRNE __GLOBAL_INI_LOOP
000058 01fb      	MOVW R30,R22
000059 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00005a e5ef      	LDI  R30,LOW(0x85F)
00005b bfed      	OUT  SPL,R30
00005c e0e8      	LDI  R30,HIGH(0x85F)
00005d bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005e e6c0      	LDI  R28,LOW(0x260)
00005f e0d2      	LDI  R29,HIGH(0x260)
                 
000060 940c 00ee 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;//Zahra Hosseini 96531226
                 ;
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : digital clock
                 ;Version : 1.0
                 ;Date    : 5/23/2020
                 ;Author  : Zahra Hosseini 96531226
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;unsigned char TensHour = 2;
                 ;unsigned char OnesHour = 3;
                 ;unsigned char TensMin = 5;
                 ;unsigned char OnesMin = 8;
                 ;unsigned char TensSec = 0;
                 ;unsigned char OnesSec = 0;
                 ;unsigned char DP = 0x80;
                 ;
                 ;
                 ;// Timer1 output compare A interrupt service routine
                 ;unsigned char a = 1;
                 ;interrupt [TIM1_COMPA] void timer1_compa_isr(void)
                 ; 0000 002B {
                 
                 	.CSEG
                 _timer1_compa_isr:
000062 920a      	ST   -Y,R0
000063 921a      	ST   -Y,R1
000064 939a      	ST   -Y,R25
000065 93aa      	ST   -Y,R26
000066 93ba      	ST   -Y,R27
000067 93ea      	ST   -Y,R30
000068 93fa      	ST   -Y,R31
000069 b7ef      	IN   R30,SREG
00006a 93ea      	ST   -Y,R30
                 ; 0000 002C // Place your code here
                 ; 0000 002D a = a << 1;
00006b 0caa      	LSL  R10
                 ; 0000 002E if(a==0) a= 1;
00006c 20aa      	TST  R10
00006d f411      	BRNE _0x3
00006e e0e1      	LDI  R30,LOW(1)
00006f 2eae      	MOV  R10,R30
                 ; 0000 002F 
                 ; 0000 0030   OnesSec=OnesSec+1;
                 _0x3:
000070 9483      	INC  R8
                 ; 0000 0031   if(OnesSec % 2 != 0)
000071 2da8      	MOV  R26,R8
000072 27bb      	CLR  R27
000073 e0e2      	LDI  R30,LOW(2)
000074 e0f0      	LDI  R31,HIGH(2)
000075 940e 0170 	CALL __MODW21
000077 9730      	SBIW R30,0
000078 f011      	BREQ _0x4
                 ; 0000 0032   {
                 ; 0000 0033         DP = 0x00;
000079 24bb      	CLR  R11
                 ; 0000 0034   }
                 ; 0000 0035   else
00007a c002      	RJMP _0x5
                 _0x4:
                 ; 0000 0036    {
                 ; 0000 0037     DP = 0x80;
00007b e8e0      	LDI  R30,LOW(128)
00007c 2ebe      	MOV  R11,R30
                 ; 0000 0038    }
                 _0x5:
                 ; 0000 0039 
                 ; 0000 003A   if(OnesSec==10)
00007d e0ea      	LDI  R30,LOW(10)
00007e 15e8      	CP   R30,R8
00007f f411      	BRNE _0x6
                 ; 0000 003B    {
                 ; 0000 003C         OnesSec=0;
000080 2488      	CLR  R8
                 ; 0000 003D         TensSec=TensSec+1;
000081 9493      	INC  R9
                 ; 0000 003E   }
                 ; 0000 003F   if(TensSec==6)
                 _0x6:
000082 e0e6      	LDI  R30,LOW(6)
000083 15e9      	CP   R30,R9
000084 f411      	BRNE _0x7
                 ; 0000 0040   {
                 ; 0000 0041      TensSec=0;
000085 2499      	CLR  R9
                 ; 0000 0042      OnesMin=OnesMin+1;
000086 9463      	INC  R6
                 ; 0000 0043   }
                 ; 0000 0044    if(OnesMin==10)
                 _0x7:
000087 e0ea      	LDI  R30,LOW(10)
000088 15e6      	CP   R30,R6
000089 f411      	BRNE _0x8
                 ; 0000 0045    {
                 ; 0000 0046 
                 ; 0000 0047       OnesMin=0;
00008a 2466      	CLR  R6
                 ; 0000 0048       TensMin=TensMin+1;
00008b 9473      	INC  R7
                 ; 0000 0049    }
                 ; 0000 004A    if( TensMin==6)
                 _0x8:
00008c e0e6      	LDI  R30,LOW(6)
00008d 15e7      	CP   R30,R7
00008e f411      	BRNE _0x9
                 ; 0000 004B    {
                 ; 0000 004C         TensMin=0;
00008f 2477      	CLR  R7
                 ; 0000 004D         OnesHour=OnesHour+1;
000090 9443      	INC  R4
                 ; 0000 004E    }
                 ; 0000 004F    if(OnesHour==10)
                 _0x9:
000091 e0ea      	LDI  R30,LOW(10)
000092 15e4      	CP   R30,R4
000093 f411      	BRNE _0xA
                 ; 0000 0050    {
                 ; 0000 0051        OnesHour=0;
000094 2444      	CLR  R4
                 ; 0000 0052        TensHour=TensHour+1;
000095 9453      	INC  R5
                 ; 0000 0053    }
                 ; 0000 0054    if(TensHour==2 && OnesHour==4)
                 _0xA:
000096 e0e2      	LDI  R30,LOW(2)
000097 15e5      	CP   R30,R5
000098 f419      	BRNE _0xC
000099 e0e4      	LDI  R30,LOW(4)
00009a 15e4      	CP   R30,R4
00009b f009      	BREQ _0xD
                 _0xC:
00009c c002      	RJMP _0xB
                 _0xD:
                 ; 0000 0055    {
                 ; 0000 0056         OnesHour=0;
00009d 2444      	CLR  R4
                 ; 0000 0057         TensHour=0;
00009e 2455      	CLR  R5
                 ; 0000 0058    }
                 ; 0000 0059 
                 ; 0000 005A 
                 ; 0000 005B }
                 _0xB:
00009f 91e9      	LD   R30,Y+
0000a0 bfef      	OUT  SREG,R30
0000a1 91f9      	LD   R31,Y+
0000a2 91e9      	LD   R30,Y+
0000a3 91b9      	LD   R27,Y+
0000a4 91a9      	LD   R26,Y+
0000a5 9199      	LD   R25,Y+
0000a6 9019      	LD   R1,Y+
0000a7 9009      	LD   R0,Y+
0000a8 9518      	RETI
                 ;
                 ;int ParseToHex(char x){
                 ; 0000 005D int ParseToHex(char x){
                 _ParseToHex:
                 ; 0000 005E switch (x)
                 ;	x -> Y+0
0000a9 81e8      	LD   R30,Y
0000aa e0f0      	LDI  R31,0
                 ; 0000 005F    {
                 ; 0000 0060         case 1: return 0x06;
0000ab 30e1      	CPI  R30,LOW(0x1)
0000ac e0a0      	LDI  R26,HIGH(0x1)
0000ad 07fa      	CPC  R31,R26
0000ae f419      	BRNE _0x11
0000af e0e6      	LDI  R30,LOW(6)
0000b0 e0f0      	LDI  R31,HIGH(6)
0000b1 c03a      	RJMP _0x2000001
                 ; 0000 0061                break;
                 ; 0000 0062        case 2: return 0x5b;
                 _0x11:
0000b2 30e2      	CPI  R30,LOW(0x2)
0000b3 e0a0      	LDI  R26,HIGH(0x2)
0000b4 07fa      	CPC  R31,R26
0000b5 f419      	BRNE _0x12
0000b6 e5eb      	LDI  R30,LOW(91)
0000b7 e0f0      	LDI  R31,HIGH(91)
0000b8 c033      	RJMP _0x2000001
                 ; 0000 0063                 break;
                 ; 0000 0064        case 3: return 0x4F;
                 _0x12:
0000b9 30e3      	CPI  R30,LOW(0x3)
0000ba e0a0      	LDI  R26,HIGH(0x3)
0000bb 07fa      	CPC  R31,R26
0000bc f419      	BRNE _0x13
0000bd e4ef      	LDI  R30,LOW(79)
0000be e0f0      	LDI  R31,HIGH(79)
0000bf c02c      	RJMP _0x2000001
                 ; 0000 0065                break;
                 ; 0000 0066        case 4:return 0x66;
                 _0x13:
0000c0 30e4      	CPI  R30,LOW(0x4)
0000c1 e0a0      	LDI  R26,HIGH(0x4)
0000c2 07fa      	CPC  R31,R26
0000c3 f419      	BRNE _0x14
0000c4 e6e6      	LDI  R30,LOW(102)
0000c5 e0f0      	LDI  R31,HIGH(102)
0000c6 c025      	RJMP _0x2000001
                 ; 0000 0067                 break;
                 ; 0000 0068        case 5: return 0x6D;
                 _0x14:
0000c7 30e5      	CPI  R30,LOW(0x5)
0000c8 e0a0      	LDI  R26,HIGH(0x5)
0000c9 07fa      	CPC  R31,R26
0000ca f419      	BRNE _0x15
0000cb e6ed      	LDI  R30,LOW(109)
0000cc e0f0      	LDI  R31,HIGH(109)
0000cd c01e      	RJMP _0x2000001
                 ; 0000 0069                break;
                 ; 0000 006A        case 6: return 0x7D;
                 _0x15:
0000ce 30e6      	CPI  R30,LOW(0x6)
0000cf e0a0      	LDI  R26,HIGH(0x6)
0000d0 07fa      	CPC  R31,R26
0000d1 f419      	BRNE _0x16
0000d2 e7ed      	LDI  R30,LOW(125)
0000d3 e0f0      	LDI  R31,HIGH(125)
0000d4 c017      	RJMP _0x2000001
                 ; 0000 006B                 break;
                 ; 0000 006C        case 7: return 0x07;
                 _0x16:
0000d5 30e7      	CPI  R30,LOW(0x7)
0000d6 e0a0      	LDI  R26,HIGH(0x7)
0000d7 07fa      	CPC  R31,R26
0000d8 f419      	BRNE _0x17
0000d9 e0e7      	LDI  R30,LOW(7)
0000da e0f0      	LDI  R31,HIGH(7)
0000db c010      	RJMP _0x2000001
                 ; 0000 006D                break;
                 ; 0000 006E         case 8: return 0x7F;
                 _0x17:
0000dc 30e8      	CPI  R30,LOW(0x8)
0000dd e0a0      	LDI  R26,HIGH(0x8)
0000de 07fa      	CPC  R31,R26
0000df f419      	BRNE _0x18
0000e0 e7ef      	LDI  R30,LOW(127)
0000e1 e0f0      	LDI  R31,HIGH(127)
0000e2 c009      	RJMP _0x2000001
                 ; 0000 006F                break;
                 ; 0000 0070        case 9: return 0x6F;
                 _0x18:
0000e3 30e9      	CPI  R30,LOW(0x9)
0000e4 e0a0      	LDI  R26,HIGH(0x9)
0000e5 07fa      	CPC  R31,R26
0000e6 f419      	BRNE _0x1A
0000e7 e6ef      	LDI  R30,LOW(111)
0000e8 e0f0      	LDI  R31,HIGH(111)
0000e9 c002      	RJMP _0x2000001
                 ; 0000 0071                 break;
                 ; 0000 0072        default:return 0x3F;
                 _0x1A:
0000ea e3ef      	LDI  R30,LOW(63)
0000eb e0f0      	LDI  R31,HIGH(63)
                 ; 0000 0073                 break;
                 ; 0000 0074    }
                 ; 0000 0075 }
                 _0x2000001:
0000ec 9621      	ADIW R28,1
0000ed 9508      	RET
                 ;
                 ;void main(void)
                 ; 0000 0078 {
                 _main:
                 ; 0000 0079 // Declare your local variables here
                 ; 0000 007A 
                 ; 0000 007B // Input/Output Ports initialization
                 ; 0000 007C // Port A initialization
                 ; 0000 007D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007E DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000ee e0e0      	LDI  R30,LOW(0)
0000ef bbea      	OUT  0x1A,R30
                 ; 0000 007F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0080 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000f0 bbeb      	OUT  0x1B,R30
                 ; 0000 0081 
                 ; 0000 0082 // Port B initialization
                 ; 0000 0083 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0084 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000f1 efef      	LDI  R30,LOW(255)
0000f2 bbe7      	OUT  0x17,R30
                 ; 0000 0085 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0086 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000f3 e0e0      	LDI  R30,LOW(0)
0000f4 bbe8      	OUT  0x18,R30
                 ; 0000 0087 
                 ; 0000 0088 // Port C initialization
                 ; 0000 0089 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 008A DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000f5 efef      	LDI  R30,LOW(255)
0000f6 bbe4      	OUT  0x14,R30
                 ; 0000 008B // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 008C PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000f7 e0e0      	LDI  R30,LOW(0)
0000f8 bbe5      	OUT  0x15,R30
                 ; 0000 008D 
                 ; 0000 008E // Port D initialization
                 ; 0000 008F // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0090 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
0000f9 efef      	LDI  R30,LOW(255)
0000fa bbe1      	OUT  0x11,R30
                 ; 0000 0091 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0092 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000fb e0e0      	LDI  R30,LOW(0)
0000fc bbe2      	OUT  0x12,R30
                 ; 0000 0093 
                 ; 0000 0094 // Timer/Counter 0 initialization
                 ; 0000 0095 // Clock source: System Clock
                 ; 0000 0096 // Clock value: Timer 0 Stopped
                 ; 0000 0097 // Mode: Normal top=0xFF
                 ; 0000 0098 // OC0 output: Disconnected
                 ; 0000 0099 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000fd bfe3      	OUT  0x33,R30
                 ; 0000 009A TCNT0=0x00;
0000fe bfe2      	OUT  0x32,R30
                 ; 0000 009B OCR0=0x00;
0000ff bfec      	OUT  0x3C,R30
                 ; 0000 009C 
                 ; 0000 009D // Timer/Counter 1 initialization
                 ; 0000 009E // Clock source: System Clock
                 ; 0000 009F // Clock value: 31.250 kHz
                 ; 0000 00A0 // Mode: CTC top=OCR1A
                 ; 0000 00A1 // OC1A output: Disconnected
                 ; 0000 00A2 // OC1B output: Disconnected
                 ; 0000 00A3 // Noise Canceler: Off
                 ; 0000 00A4 // Input Capture on Falling Edge
                 ; 0000 00A5 // Timer Period: 1 s
                 ; 0000 00A6 // Timer1 Overflow Interrupt: Off
                 ; 0000 00A7 // Input Capture Interrupt: Off
                 ; 0000 00A8 // Compare A Match Interrupt: On
                 ; 0000 00A9 // Compare B Match Interrupt: Off
                 ; 0000 00AA TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000100 bdef      	OUT  0x2F,R30
                 ; 0000 00AB TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (1<<WGM12) | (1<<CS12) | (0<<CS11) | (0<<CS10);
000101 e0ec      	LDI  R30,LOW(12)
000102 bdee      	OUT  0x2E,R30
                 ; 0000 00AC TCNT1H=0x00;
000103 e0e0      	LDI  R30,LOW(0)
000104 bded      	OUT  0x2D,R30
                 ; 0000 00AD TCNT1L=0x00;
000105 bdec      	OUT  0x2C,R30
                 ; 0000 00AE ICR1H=0x00;
000106 bde7      	OUT  0x27,R30
                 ; 0000 00AF ICR1L=0x00;
000107 bde6      	OUT  0x26,R30
                 ; 0000 00B0 OCR1AH=0x7A;
000108 e7ea      	LDI  R30,LOW(122)
000109 bdeb      	OUT  0x2B,R30
                 ; 0000 00B1 OCR1AL=0x12;
00010a e1e2      	LDI  R30,LOW(18)
00010b bdea      	OUT  0x2A,R30
                 ; 0000 00B2 OCR1BH=0x00;
00010c e0e0      	LDI  R30,LOW(0)
00010d bde9      	OUT  0x29,R30
                 ; 0000 00B3 OCR1BL=0x00;
00010e bde8      	OUT  0x28,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // Timer/Counter 2 initialization
                 ; 0000 00B6 // Clock source: System Clock
                 ; 0000 00B7 // Clock value: Timer2 Stopped
                 ; 0000 00B8 // Mode: Normal top=0xFF
                 ; 0000 00B9 // OC2 output: Disconnected
                 ; 0000 00BA ASSR=0<<AS2;
00010f bde2      	OUT  0x22,R30
                 ; 0000 00BB TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000110 bde5      	OUT  0x25,R30
                 ; 0000 00BC TCNT2=0x00;
000111 bde4      	OUT  0x24,R30
                 ; 0000 00BD OCR2=0x00;
000112 bde3      	OUT  0x23,R30
                 ; 0000 00BE 
                 ; 0000 00BF // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C0 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (1<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000113 e1e0      	LDI  R30,LOW(16)
000114 bfe9      	OUT  0x39,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // External Interrupt(s) initialization
                 ; 0000 00C3 // INT0: Off
                 ; 0000 00C4 // INT1: Off
                 ; 0000 00C5 // INT2: Off
                 ; 0000 00C6 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000115 e0e0      	LDI  R30,LOW(0)
000116 bfe5      	OUT  0x35,R30
                 ; 0000 00C7 MCUCSR=(0<<ISC2);
000117 bfe4      	OUT  0x34,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // USART initialization
                 ; 0000 00CA // USART disabled
                 ; 0000 00CB UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000118 b9ea      	OUT  0xA,R30
                 ; 0000 00CC 
                 ; 0000 00CD // Analog Comparator initialization
                 ; 0000 00CE // Analog Comparator: Off
                 ; 0000 00CF // The Analog Comparator's positive input is
                 ; 0000 00D0 // connected to the AIN0 pin
                 ; 0000 00D1 // The Analog Comparator's negative input is
                 ; 0000 00D2 // connected to the AIN1 pin
                 ; 0000 00D3 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000119 e8e0      	LDI  R30,LOW(128)
00011a b9e8      	OUT  0x8,R30
                 ; 0000 00D4 SFIOR=(0<<ACME);
00011b e0e0      	LDI  R30,LOW(0)
00011c bfe0      	OUT  0x30,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // ADC initialization
                 ; 0000 00D7 // ADC disabled
                 ; 0000 00D8 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00011d b9e6      	OUT  0x6,R30
                 ; 0000 00D9 
                 ; 0000 00DA // SPI initialization
                 ; 0000 00DB // SPI disabled
                 ; 0000 00DC SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00011e b9ed      	OUT  0xD,R30
                 ; 0000 00DD 
                 ; 0000 00DE // TWI initialization
                 ; 0000 00DF // TWI disabled
                 ; 0000 00E0 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00011f bfe6      	OUT  0x36,R30
                 ; 0000 00E1 
                 ; 0000 00E2 // Global enable interrupts
                 ; 0000 00E3 #asm("sei")
000120 9478      	sei
                 ; 0000 00E4 
                 ; 0000 00E5 while (1)
                 _0x1B:
                 ; 0000 00E6       {
                 ; 0000 00E7 
                 ; 0000 00E8 
                 ; 0000 00E9       PORTB = a;
000121 baa8      	OUT  0x18,R10
                 ; 0000 00EA       // Place your code here
                 ; 0000 00EB       //Digit 1
                 ; 0000 00EC       PORTD = 0b11111110;
000122 efee      	LDI  R30,LOW(254)
000123 bbe2      	OUT  0x12,R30
                 ; 0000 00ED       PORTC = ParseToHex(TensHour);
000124 925a      	ST   -Y,R5
000125 d016      	RCALL SUBOPT_0x0
                 ; 0000 00EE       delay_ms(5);
                 ; 0000 00EF       // Digit 2
                 ; 0000 00F0       PORTD = 0b11111101;
000126 efed      	LDI  R30,LOW(253)
000127 bbe2      	OUT  0x12,R30
                 ; 0000 00F1 
                 ; 0000 00F2 
                 ; 0000 00F3       PORTC = ParseToHex(OnesHour) | DP;
000128 924a      	ST   -Y,R4
000129 d01a      	RCALL SUBOPT_0x1
                 ; 0000 00F4       delay_ms(5);
                 ; 0000 00F5       // Digit 3
                 ; 0000 00F6       PORTD = 0b11111011;
00012a efeb      	LDI  R30,LOW(251)
00012b bbe2      	OUT  0x12,R30
                 ; 0000 00F7       PORTC = ParseToHex(TensMin);
00012c 927a      	ST   -Y,R7
00012d d00e      	RCALL SUBOPT_0x0
                 ; 0000 00F8       delay_ms(5);
                 ; 0000 00F9       // Digit 4
                 ; 0000 00FA       PORTD = 0b11110111;
00012e efe7      	LDI  R30,LOW(247)
00012f bbe2      	OUT  0x12,R30
                 ; 0000 00FB 
                 ; 0000 00FC       PORTC = ParseToHex(OnesMin) | DP ;
000130 926a      	ST   -Y,R6
000131 d012      	RCALL SUBOPT_0x1
                 ; 0000 00FD       delay_ms(5);
                 ; 0000 00FE       // Digit 5
                 ; 0000 00FF       PORTD = 0b11101111;
000132 eeef      	LDI  R30,LOW(239)
000133 bbe2      	OUT  0x12,R30
                 ; 0000 0100       PORTC = ParseToHex(TensSec);
000134 929a      	ST   -Y,R9
000135 d006      	RCALL SUBOPT_0x0
                 ; 0000 0101       delay_ms(5);
                 ; 0000 0102       // Digit 6
                 ; 0000 0103       PORTD = 0b11011111;
000136 edef      	LDI  R30,LOW(223)
000137 bbe2      	OUT  0x12,R30
                 ; 0000 0104 
                 ; 0000 0105       PORTC = ParseToHex(OnesSec) | DP ;
000138 928a      	ST   -Y,R8
000139 d00a      	RCALL SUBOPT_0x1
                 ; 0000 0106       delay_ms(5);
                 ; 0000 0107       }
00013a cfe6      	RJMP _0x1B
                 ; 0000 0108 }
                 _0x1E:
00013b cfff      	RJMP _0x1E
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:11 WORDS
                 SUBOPT_0x0:
00013c df6c      	RCALL _ParseToHex
00013d bbe5      	OUT  0x15,R30
00013e e0e5      	LDI  R30,LOW(5)
00013f e0f0      	LDI  R31,HIGH(5)
000140 93fa      	ST   -Y,R31
000141 93ea      	ST   -Y,R30
000142 940c 014d 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
000144 df64      	RCALL _ParseToHex
000145 29eb      	OR   R30,R11
000146 bbe5      	OUT  0x15,R30
000147 e0e5      	LDI  R30,LOW(5)
000148 e0f0      	LDI  R31,HIGH(5)
000149 93fa      	ST   -Y,R31
00014a 93ea      	ST   -Y,R30
00014b 940c 014d 	JMP  _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
00014d 91e9      	ld   r30,y+
00014e 91f9      	ld   r31,y+
00014f 9630      	adiw r30,0
000150 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000151 ed80     +LDI R24 , LOW ( 0x7D0 )
000152 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000153 9701     +SBIW R24 , 1
000154 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000155 95a8      	wdr
000156 9731      	sbiw r30,1
000157 f7c9      	brne __delay_ms0
                 __delay_ms1:
000158 9508      	ret
                 
                 __ANEGW1:
000159 95f1      	NEG  R31
00015a 95e1      	NEG  R30
00015b 40f0      	SBCI R31,0
00015c 9508      	RET
                 
                 __DIVW21U:
00015d 2400      	CLR  R0
00015e 2411      	CLR  R1
00015f e190      	LDI  R25,16
                 __DIVW21U1:
000160 0faa      	LSL  R26
000161 1fbb      	ROL  R27
000162 1c00      	ROL  R0
000163 1c11      	ROL  R1
000164 1a0e      	SUB  R0,R30
000165 0a1f      	SBC  R1,R31
000166 f418      	BRCC __DIVW21U2
000167 0e0e      	ADD  R0,R30
000168 1e1f      	ADC  R1,R31
000169 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00016a 60a1      	SBR  R26,1
                 __DIVW21U3:
00016b 959a      	DEC  R25
00016c f799      	BRNE __DIVW21U1
00016d 01fd      	MOVW R30,R26
00016e 01d0      	MOVW R26,R0
00016f 9508      	RET
                 
                 __MODW21:
000170 94e8      	CLT
000171 ffb7      	SBRS R27,7
000172 c004      	RJMP __MODW211
000173 95a0      	COM  R26
000174 95b0      	COM  R27
000175 9611      	ADIW R26,1
000176 9468      	SET
                 __MODW211:
000177 fdf7      	SBRC R31,7
000178 dfe0      	RCALL __ANEGW1
000179 dfe3      	RCALL __DIVW21U
00017a 01fd      	MOVW R30,R26
00017b f40e      	BRTC __MODW212
00017c dfdc      	RCALL __ANEGW1
                 __MODW212:
00017d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  11 r1 :   7 r2 :   0 r3 :   0 r4 :   6 r5 :   4 r6 :   4 r7 :   4 
r8 :   5 r9 :   4 r10:   4 r11:   3 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   7 r26:  31 r27:   8 r28:   2 r29:   1 r30: 138 r31:  38 
x  :   3 y  :  29 z  :   7 
Registers used: 22 out of 35 (62.9%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   3 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  22 brpl  :   0 brsh  :   0 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   1 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  13 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   7 cpc   :   9 cpi   :   9 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   1 inc   :   6 jmp   :  24 ld    :  11 ldd   :   0 ldi   :  83 
lds   :   0 lpm   :   7 lsl   :   2 lsr   :   0 mov   :   3 movw  :   6 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   0 out   :  52 pop   :   0 push  :   0 rcall :  11 ret   :   5 
reti  :   1 rjmp  :  16 rol   :   3 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   6 sbr   :   1 sbrc  :   1 
sbrs  :   1 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  21 std   :   0 sts   :   0 sub   :   1 subi  :   0 swap  :   0 
tst   :   1 wdr   :   1 
Instructions used: 45 out of 116 (38.8%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002fc    748     16    764   32768   2.3%
[.dseg] 0x000060 0x000260      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 8 warnings
