TRACE::2021-03-16.11:02:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:02:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:02:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.11:02:54::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-03-16.11:02:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-16.11:02:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top"
		}]
}
TRACE::2021-03-16.11:02:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-16.11:02:54::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2021-03-16.11:02:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top"
		}]
}
TRACE::2021-03-16.11:02:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top"
		}]
}
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:02:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:02:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:02:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:02:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:02:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:02:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:02:54::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:02:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:02:54::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.11:02:54::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::mss does not exists at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::Creating sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::Adding the swdes entry, created swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::updating the scw layer changes to swdes at   D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::Writing mss at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:02:54::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.11:02:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.11:02:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.11:02:54::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.11:02:54::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-16.11:03:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:03:01::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-16.11:03:01::SCWMssOS::Could not open the swdb for D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2021-03-16.11:03:01::SCWMssOS::Could not open the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2021-03-16.11:03:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-16.11:03:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-16.11:03:01::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-16.11:03:01::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-16.11:03:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.11:03:01::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-16.11:03:01::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-16.11:03:01::SCWSystem::Not a boot domain 
LOG::2021-03-16.11:03:01::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-16.11:03:01::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.11:03:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.11:03:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.11:03:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.11:03:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.11:03:01::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-16.11:03:01::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.11:03:01::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.11:03:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.11:03:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.11:03:01::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-16.11:03:01::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-16.11:03:01::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-16.11:03:01::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.11:03:01::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-16.11:03:01::SCWSystem::dir created 
TRACE::2021-03-16.11:03:01::SCWSystem::Writing the bif 
TRACE::2021-03-16.11:03:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.11:03:01::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.11:03:01::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.11:03:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:03:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.11:03:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.11:03:01::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:03:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.11:03:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:03:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:03:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.11:03:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-16.11:03:02::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-16.11:03:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.11:03:02::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-16.11:03:02::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-16.11:03:02::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.11:03:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.11:03:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.11:03:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.11:03:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.11:03:02::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-03-16.11:03:02::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.11:03:02::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.11:03:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.11:03:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.11:03:02::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-16.11:03:02::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-16.11:03:02::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-16.11:03:02::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.11:03:02::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-16.11:03:02::SCWSystem::dir created 
TRACE::2021-03-16.11:03:02::SCWSystem::Writing the bif 
TRACE::2021-03-16.11:03:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.11:03:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.11:03:02::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.11:03:02::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:03:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.11:03:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:03:02::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:03:02::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.11:03:02::SCWPlatform::updated the xpfm file.
LOG::2021-03-16.11:13:03::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-16.11:13:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.11:13:03::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-16.11:13:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-16.11:13:03::SCWSystem::Not a boot domain 
LOG::2021-03-16.11:13:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-16.11:13:03::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.11:13:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.11:13:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.11:13:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:13:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:13:03::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:13:03::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:13:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:13:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:13:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:03::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.11:13:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.11:13:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.11:13:03::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-03-16.11:13:03::SCWMssOS::doing bsp build ... 
TRACE::2021-03-16.11:13:03::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-03-16.11:13:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-16.11:13:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-16.11:13:04::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-16.11:13:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-16.11:13:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-16.11:13:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-16.11:13:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-16.11:13:04::SCWMssOS::-Wextra"

TRACE::2021-03-16.11:13:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-16.11:13:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-16.11:13:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-16.11:13:04::SCWMssOS::-Wextra"

TRACE::2021-03-16.11:13:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-16.11:13:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-16.11:13:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-16.11:13:04::SCWMssOS::ll -Wextra"

TRACE::2021-03-16.11:13:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-03-16.11:13:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-03-16.11:13:04::SCWMssOS::-Wall -Wextra"

TRACE::2021-03-16.11:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-16.11:13:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-03-16.11:13:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-03-16.11:13:05::SCWMssOS::all -Wextra"

TRACE::2021-03-16.11:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-16.11:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-16.11:13:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-16.11:13:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-16.11:13:06::SCWMssOS::xtra"

TRACE::2021-03-16.11:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-16.11:13:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-16.11:13:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-16.11:13:06::SCWMssOS::xtra"

TRACE::2021-03-16.11:13:06::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-16.11:13:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-16.11:13:06::SCWMssOS::-Wextra"

TRACE::2021-03-16.11:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-16.11:13:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-16.11:13:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-16.11:13:06::SCWMssOS::ll -Wextra"

TRACE::2021-03-16.11:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-16.11:13:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-03-16.11:13:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-03-16.11:13:06::SCWMssOS:: -Wextra"

TRACE::2021-03-16.11:13:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-03-16.11:13:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-16.11:13:10::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-16.11:13:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-03-16.11:13:10::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-03-16.11:13:10::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microbl
TRACE::2021-03-16.11:13:10::SCWMssOS::aze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microb
TRACE::2021-03-16.11:13:10::SCWMssOS::laze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microbl
TRACE::2021-03-16.11:13:10::SCWMssOS::aze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/x
TRACE::2021-03-16.11:13:10::SCWMssOS::bram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/_
TRACE::2021-03-16.11:13:10::SCWMssOS::exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microb
TRACE::2021-03-16.11:13:10::SCWMssOS::laze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/li
TRACE::2021-03-16.11:13:10::SCWMssOS::b/xuartlite_g.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_invalidate
TRACE::2021-03-16.11:13:10::SCWMssOS::_dcache_range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalida
TRACE::2021-03-16.11:13:10::SCWMssOS::te_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o 
TRACE::2021-03-16.11:13:10::SCWMssOS::microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0
TRACE::2021-03-16.11:13:10::SCWMssOS::/lib/microblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microbl
TRACE::2021-03-16.11:13:10::SCWMssOS::aze_0/lib/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate
TRACE::2021-03-16.11:13:10::SCWMssOS::_icache_range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_
TRACE::2021-03-16.11:13:10::SCWMssOS::invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_ra
TRACE::2021-03-16.11:13:10::SCWMssOS::nge.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xil_testmem.o microbl
TRACE::2021-03-16.11:13:10::SCWMssOS::aze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/
TRACE::2021-03-16.11:13:10::SCWMssOS::lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2021-03-16.11:13:10::SCWMssOS::roblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-03-16.11:13:10::SCWMssOS::'Finished building libraries'

TRACE::2021-03-16.11:13:11::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.11:13:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.11:13:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.11:13:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-16.11:13:12::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-16.11:13:12::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-16.11:13:12::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.11:13:12::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-16.11:13:12::SCWSystem::dir created 
TRACE::2021-03-16.11:13:12::SCWSystem::Writing the bif 
TRACE::2021-03-16.11:13:12::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.11:13:12::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.11:13:12::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.11:13:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.11:13:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.11:13:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:13:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:13:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:13:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:13:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:13:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:13:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:13:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:13:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:13:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.11:13:12::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.11:13:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.11:13:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.11:13:12::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-03-16.11:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.11:13:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.11:13:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.11:13:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:54::SCWPlatform::Clearing the existing platform
TRACE::2021-03-16.12:39:54::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-16.12:39:54::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:54::SCWSystem::Clearing the domains completed.
TRACE::2021-03-16.12:39:54::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:54::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.12:39:54::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-03-16.12:39:54::SCWReader::Active system found as  top
TRACE::2021-03-16.12:39:54::SCWReader::Handling sysconfig top
TRACE::2021-03-16.12:39:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.12:39:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:54::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:54::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:55::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.12:39:55::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-16.12:39:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.12:39:55::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.12:39:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.12:39:55::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.12:39:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.12:39:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:55::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:55::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:39:55::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:55::SCWReader::No isolation master present  
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:59::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-03-16.12:39:59::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-03-16.12:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:39:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::update - Opened existing hwdb top_3
TRACE::2021-03-16.12:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.12:39:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.12:39:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.12:39:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-16.12:39:59::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.12:39:59::SCWPlatform::Opened new HwDB with name top_4
TRACE::2021-03-16.12:39:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-16.12:39:59::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:39:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:39:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:39:59::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-16.12:39:59::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-16.12:39:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:39:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:39:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:39:59::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-16.12:40:07::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-16.12:40:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.12:40:08::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-16.12:40:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-16.12:40:08::SCWSystem::Not a boot domain 
LOG::2021-03-16.12:40:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-16.12:40:08::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.12:40:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.12:40:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:40:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:40:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:40:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-16.12:40:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.12:40:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.12:40:08::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-16.12:40:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.12:40:08::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.12:40:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.12:40:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.12:40:08::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-16.12:40:08::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-16.12:40:08::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-16.12:40:08::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.12:40:08::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-16.12:40:08::SCWSystem::dir created 
TRACE::2021-03-16.12:40:08::SCWSystem::Writing the bif 
TRACE::2021-03-16.12:40:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.12:40:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.12:40:08::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.12:40:08::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.12:40:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.12:40:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:40:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:40:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:40:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.12:40:08::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-16.12:40:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-16.12:40:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-16.12:40:08::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-03-16.12:40:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.12:40:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-16.12:40:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-16.12:40:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-23.14:59:03::SCWReader::Active system found as  top
TRACE::2021-03-23.14:59:03::SCWReader::Handling sysconfig top
TRACE::2021-03-23.14:59:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-23.14:59:03::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-23.14:59:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-23.14:59:03::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-23.14:59:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-23.14:59:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-23.14:59:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-23.14:59:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-23.14:59:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWReader::No isolation master present  
LOG::2021-03-23.14:59:03::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-23.14:59:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-23.14:59:03::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-23.14:59:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-23.14:59:03::SCWSystem::Not a boot domain 
LOG::2021-03-23.14:59:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-23.14:59:03::SCWDomain::Generating domain artifcats
TRACE::2021-03-23.14:59:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-23.14:59:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:03::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:03::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-23.14:59:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-23.14:59:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-23.14:59:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-23.14:59:03::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-03-23.14:59:03::SCWMssOS::doing bsp build ... 
TRACE::2021-03-23.14:59:03::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-03-23.14:59:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-23.14:59:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-23.14:59:04::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-23.14:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-23.14:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-23.14:59:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-23.14:59:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-23.14:59:04::SCWMssOS::-Wextra"

TRACE::2021-03-23.14:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-23.14:59:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-23.14:59:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-23.14:59:04::SCWMssOS::-Wextra"

TRACE::2021-03-23.14:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-23.14:59:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-23.14:59:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-23.14:59:04::SCWMssOS::ll -Wextra"

TRACE::2021-03-23.14:59:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-03-23.14:59:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-03-23.14:59:04::SCWMssOS::-Wall -Wextra"

TRACE::2021-03-23.14:59:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-23.14:59:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-03-23.14:59:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-03-23.14:59:04::SCWMssOS::all -Wextra"

TRACE::2021-03-23.14:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-23.14:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-23.14:59:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-23.14:59:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-23.14:59:07::SCWMssOS::xtra"

TRACE::2021-03-23.14:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-23.14:59:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-23.14:59:07::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-23.14:59:07::SCWMssOS::xtra"

TRACE::2021-03-23.14:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-23.14:59:07::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-23.14:59:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-23.14:59:07::SCWMssOS::-Wextra"

TRACE::2021-03-23.14:59:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-23.14:59:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-23.14:59:07::SCWMssOS::ll -Wextra"

TRACE::2021-03-23.14:59:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-23.14:59:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-03-23.14:59:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-03-23.14:59:07::SCWMssOS:: -Wextra"

TRACE::2021-03-23.14:59:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-23.14:59:08::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-23.14:59:08::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-03-23.14:59:08::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-03-23.14:59:08::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microbl
TRACE::2021-03-23.14:59:08::SCWMssOS::aze_0/lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microb
TRACE::2021-03-23.14:59:08::SCWMssOS::laze_0/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microbl
TRACE::2021-03-23.14:59:08::SCWMssOS::aze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/x
TRACE::2021-03-23.14:59:08::SCWMssOS::bram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/_
TRACE::2021-03-23.14:59:08::SCWMssOS::exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microb
TRACE::2021-03-23.14:59:08::SCWMssOS::laze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/li
TRACE::2021-03-23.14:59:08::SCWMssOS::b/xuartlite_g.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_invalidate
TRACE::2021-03-23.14:59:08::SCWMssOS::_dcache_range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalida
TRACE::2021-03-23.14:59:08::SCWMssOS::te_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o 
TRACE::2021-03-23.14:59:08::SCWMssOS::microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0
TRACE::2021-03-23.14:59:08::SCWMssOS::/lib/microblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microbl
TRACE::2021-03-23.14:59:08::SCWMssOS::aze_0/lib/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate
TRACE::2021-03-23.14:59:08::SCWMssOS::_icache_range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_
TRACE::2021-03-23.14:59:08::SCWMssOS::invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_ra
TRACE::2021-03-23.14:59:08::SCWMssOS::nge.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xil_testmem.o microbl
TRACE::2021-03-23.14:59:08::SCWMssOS::aze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/
TRACE::2021-03-23.14:59:08::SCWMssOS::lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2021-03-23.14:59:08::SCWMssOS::roblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-03-23.14:59:09::SCWMssOS::'Finished building libraries'

TRACE::2021-03-23.14:59:10::SCWMssOS::Copying to export directory.
TRACE::2021-03-23.14:59:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-23.14:59:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-23.14:59:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-23.14:59:11::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-23.14:59:11::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-23.14:59:11::SCWPlatform::Started preparing the platform 
TRACE::2021-03-23.14:59:11::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-23.14:59:11::SCWSystem::dir created 
TRACE::2021-03-23.14:59:11::SCWSystem::Writing the bif 
TRACE::2021-03-23.14:59:11::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-23.14:59:11::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-23.14:59:11::SCWPlatform::Completed generating the platform
TRACE::2021-03-23.14:59:11::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-23.14:59:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-23.14:59:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-23.14:59:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:11::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:11::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:11::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-23.14:59:11::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:11::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-23.14:59:11::SCWPlatform::updated the xpfm file.
TRACE::2021-03-23.14:59:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-23.14:59:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-23.14:59:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-23.14:59:11::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-23.14:59:11::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-23.14:59:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-23.14:59:11::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-23.14:59:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-23.14:59:11::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened new HwDB with name top
TRACE::2021-03-29.15:06:07::SCWReader::Active system found as  top
TRACE::2021-03-29.15:06:07::SCWReader::Handling sysconfig top
TRACE::2021-03-29.15:06:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-29.15:06:07::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-29.15:06:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-29.15:06:07::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-29.15:06:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-29.15:06:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-29.15:06:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-29.15:06:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:07::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:07::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:06:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:07::SCWReader::No isolation master present  
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:11::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-03-29.15:06:11::SCWPlatform::Opened existing hwdb top
TRACE::2021-03-29.15:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:11::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:06:11::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-03-29.15:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:11::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-29.15:06:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-29.15:06:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-29.15:06:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-29.15:06:11::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-29.15:06:11::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-03-29.15:06:11::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-29.15:06:11::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:06:11::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:06:11::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-29.15:06:11::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-29.15:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:06:11::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:06:11::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:06:11::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97ad5add227a4c0dccce9ef8f88293a5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-29.15:10:14::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-29.15:10:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-29.15:10:15::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-29.15:10:15::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-29.15:10:15::SCWSystem::Not a boot domain 
LOG::2021-03-29.15:10:15::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-29.15:10:15::SCWDomain::Generating domain artifcats
TRACE::2021-03-29.15:10:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-29.15:10:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-29.15:10:15::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:10:15::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:10:15::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:10:15::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:10:15::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:10:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:10:15::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-29.15:10:15::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-29.15:10:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:10:15::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:10:15::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:10:15::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:10:15::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-29.15:10:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:10:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-29.15:11:53::SCWMssOS::doing bsp build ... 
TRACE::2021-03-29.15:11:53::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-03-29.15:12:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-03-29.15:13:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-03-29.15:13:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-03-29.15:15:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-29.15:15:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-29.15:15:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-29.15:15:04::SCWMssOS::-Wextra"

TRACE::2021-03-29.15:15:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-29.15:15:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-29.15:15:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-29.15:15:13::SCWMssOS::-Wextra"

TRACE::2021-03-29.15:15:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-29.15:15:31::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-29.15:15:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-29.15:15:31::SCWMssOS::ll -Wextra"

TRACE::2021-03-29.15:15:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-03-29.15:15:36::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-03-29.15:15:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-03-29.15:15:36::SCWMssOS::Wextra"

TRACE::2021-03-29.15:15:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-29.15:15:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-29.15:15:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-03-29.15:15:36::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-03-29.15:15:36::SCWMssOS::-Wall -Wextra"

TRACE::2021-03-29.15:15:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-03-29.15:15:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-03-29.15:15:36::SCWMssOS::all -Wextra"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-29.15:15:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-29.15:15:37::SCWMssOS::xtra"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-03-29.15:15:37::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-03-29.15:15:37::SCWMssOS::xtra"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-03-29.15:15:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-03-29.15:15:37::SCWMssOS::-Wextra"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-03-29.15:15:37::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-03-29.15:15:37::SCWMssOS::tra"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-03-29.15:15:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-03-29.15:15:37::SCWMssOS::ll -Wextra"

TRACE::2021-03-29.15:15:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-03-29.15:15:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-03-29.15:15:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-03-29.15:15:37::SCWMssOS:: -Wextra"

TRACE::2021-03-29.15:15:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-03-29.15:15:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-03-29.15:15:41::SCWMssOS::make --no-print-directory archive

TRACE::2021-03-29.15:15:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-03-29.15:15:41::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-03-29.15:15:41::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-03-29.15:15:41::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-03-29.15:15:41::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-03-29.15:15:41::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-03-29.15:15:41::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-03-29.15:15:41::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-03-29.15:15:41::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-03-29.15:15:41::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-03-29.15:15:41::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-03-29.15:15:41::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-03-29.15:15:41::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-03-29.15:15:41::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-03-29.15:15:41::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-03-29.15:15:41::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-03-29.15:15:41::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-03-29.15:15:41::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-03-29.15:15:41::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-03-29.15:15:41::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-03-29.15:15:41::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-03-29.15:15:41::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-03-29.15:15:41::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-03-29.15:15:42::SCWMssOS::'Finished building libraries'

TRACE::2021-03-29.15:15:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-29.15:15:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-29.15:15:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-29.15:15:43::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-29.15:15:43::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-29.15:15:43::SCWPlatform::Started preparing the platform 
TRACE::2021-03-29.15:15:43::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-29.15:15:43::SCWSystem::dir created 
TRACE::2021-03-29.15:15:43::SCWSystem::Writing the bif 
TRACE::2021-03-29.15:15:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-29.15:15:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-29.15:15:43::SCWPlatform::Completed generating the platform
TRACE::2021-03-29.15:15:43::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:15:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-29.15:15:43::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-29.15:15:43::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-29.15:15:43::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-29.15:15:43::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-29.15:15:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-29.15:15:43::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:15:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-29.15:15:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:15:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:15:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-29.15:15:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-29.15:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:15:43::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:15:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:15:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:15:43::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-29.15:15:43::SCWPlatform::updated the xpfm file.
TRACE::2021-03-29.15:15:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-29.15:15:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-29.15:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-29.15:15:43::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-03-29.15:15:43::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-03-29.15:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-29.15:15:43::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-29.15:15:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-29.15:15:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:14::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:14::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:14::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-03-31.15:44:17::SCWReader::Active system found as  top
TRACE::2021-03-31.15:44:17::SCWReader::Handling sysconfig top
TRACE::2021-03-31.15:44:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-31.15:44:17::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.15:44:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-31.15:44:17::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.15:44:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.15:44:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.15:44:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-31.15:44:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:17::SCWReader::No isolation master present  
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:20::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-03-31.15:44:20::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-03-31.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:20::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:20::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-03-31.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:20::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.15:44:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.15:44:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.15:44:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.15:44:20::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.15:44:20::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-03-31.15:44:20::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.15:44:20::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:20::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-31.15:44:20::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-31.15:44:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:20::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:20::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:20::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-31.15:44:27::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-31.15:44:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-31.15:44:27::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-31.15:44:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-31.15:44:27::SCWSystem::Not a boot domain 
LOG::2021-03-31.15:44:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-31.15:44:27::SCWDomain::Generating domain artifcats
TRACE::2021-03-31.15:44:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-31.15:44:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-31.15:44:27::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:27::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:27::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-31.15:44:27::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-31.15:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:27::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:27::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:27::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:27::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-31.15:44:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-31.15:44:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-31.15:44:28::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-31.15:44:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-31.15:44:28::SCWMssOS::Copying to export directory.
TRACE::2021-03-31.15:44:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-31.15:44:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-31.15:44:30::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-31.15:44:30::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-31.15:44:30::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-31.15:44:30::SCWPlatform::Started preparing the platform 
TRACE::2021-03-31.15:44:30::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-31.15:44:30::SCWSystem::dir created 
TRACE::2021-03-31.15:44:30::SCWSystem::Writing the bif 
TRACE::2021-03-31.15:44:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-31.15:44:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-31.15:44:30::SCWPlatform::Completed generating the platform
TRACE::2021-03-31.15:44:30::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.15:44:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.15:44:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.15:44:30::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:30::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:30::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-31.15:44:30::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-31.15:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:30::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:30::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:30::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:30::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-31.15:44:30::SCWPlatform::updated the xpfm file.
TRACE::2021-03-31.15:44:30::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.15:44:30::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.15:44:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.15:44:30::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-03-31.15:44:30::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-03-31.15:44:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.15:44:30::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.15:44:30::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.15:44:30::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWPlatform::Clearing the existing platform
TRACE::2021-03-31.16:00:44::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-31.16:00:44::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWSystem::Clearing the domains completed.
TRACE::2021-03-31.16:00:44::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-03-31.16:00:44::SCWReader::Active system found as  top
TRACE::2021-03-31.16:00:44::SCWReader::Handling sysconfig top
TRACE::2021-03-31.16:00:44::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-31.16:00:44::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:00:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-31.16:00:44::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:00:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:00:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:00:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-31.16:00:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:44::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:00:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:44::SCWReader::No isolation master present  
TRACE::2021-03-31.16:00:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:46::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:00:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:47::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-03-31.16:00:47::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-03-31.16:00:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:00:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::update - Opened existing hwdb top_8
TRACE::2021-03-31.16:00:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:00:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:00:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:00:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:00:47::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:00:47::SCWPlatform::Opened new HwDB with name top_9
TRACE::2021-03-31.16:00:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:00:47::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:47::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-31.16:00:47::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-31.16:00:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:00:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-31.16:00:59::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-31.16:00:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-31.16:00:59::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-31.16:00:59::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-31.16:00:59::SCWSystem::Not a boot domain 
LOG::2021-03-31.16:00:59::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-31.16:00:59::SCWDomain::Generating domain artifcats
TRACE::2021-03-31.16:00:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-31.16:00:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-31.16:00:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:00:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:00:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:00:59::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-31.16:00:59::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-31.16:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:00:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:00:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:59::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-31.16:00:59::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:00:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-31.16:00:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-31.16:00:59::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-31.16:00:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-31.16:00:59::SCWMssOS::Copying to export directory.
TRACE::2021-03-31.16:00:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-31.16:00:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-31.16:00:59::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-31.16:00:59::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-31.16:00:59::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-31.16:00:59::SCWPlatform::Started preparing the platform 
TRACE::2021-03-31.16:01:00::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-31.16:01:00::SCWSystem::dir created 
TRACE::2021-03-31.16:01:00::SCWSystem::Writing the bif 
TRACE::2021-03-31.16:01:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-31.16:01:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-31.16:01:00::SCWPlatform::Completed generating the platform
TRACE::2021-03-31.16:01:00::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:01:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:01:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:01:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:01:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:01:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:01:00::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-31.16:01:00::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-31.16:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:01:00::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:01:00::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:01:00::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:01:00::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-31.16:01:00::SCWPlatform::updated the xpfm file.
TRACE::2021-03-31.16:01:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:01:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:01:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:01:00::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-03-31.16:01:00::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-03-31.16:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:01:00::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:01:00::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:01:00::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:20::SCWPlatform::Clearing the existing platform
TRACE::2021-03-31.16:26:20::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-31.16:26:20::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:20::SCWSystem::Clearing the domains completed.
TRACE::2021-03-31.16:26:20::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-31.16:26:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:20::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-03-31.16:26:21::SCWReader::Active system found as  top
TRACE::2021-03-31.16:26:21::SCWReader::Handling sysconfig top
TRACE::2021-03-31.16:26:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:21::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-31.16:26:21::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:26:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-31.16:26:21::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:26:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:26:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:26:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-31.16:26:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:21::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:21::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:21::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:21::SCWReader::No isolation master present  
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:23::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-03-31.16:26:23::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-03-31.16:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::update - Opened existing hwdb top_12
TRACE::2021-03-31.16:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:23::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:26:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:26:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:26:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:26:23::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:26:23::SCWPlatform::Opened new HwDB with name top_13
TRACE::2021-03-31.16:26:23::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:26:23::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:23::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-03-31.16:26:23::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-03-31.16:26:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:23::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-31.16:26:31::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-31.16:26:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-31.16:26:31::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-31.16:26:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-31.16:26:31::SCWSystem::Not a boot domain 
LOG::2021-03-31.16:26:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-31.16:26:31::SCWDomain::Generating domain artifcats
TRACE::2021-03-31.16:26:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-31.16:26:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-31.16:26:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:31::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-03-31.16:26:31::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-03-31.16:26:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:31::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:31::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:31::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:31::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-31.16:26:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-31.16:26:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-31.16:26:31::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-31.16:26:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-31.16:26:31::SCWMssOS::Copying to export directory.
TRACE::2021-03-31.16:26:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-31.16:26:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-31.16:26:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-31.16:26:32::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-31.16:26:32::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-31.16:26:32::SCWPlatform::Started preparing the platform 
TRACE::2021-03-31.16:26:32::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-31.16:26:32::SCWSystem::dir created 
TRACE::2021-03-31.16:26:32::SCWSystem::Writing the bif 
TRACE::2021-03-31.16:26:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-31.16:26:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-31.16:26:32::SCWPlatform::Completed generating the platform
TRACE::2021-03-31.16:26:32::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:26:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:26:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:26:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:32::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-03-31.16:26:32::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-03-31.16:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:32::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-31.16:26:32::SCWPlatform::updated the xpfm file.
TRACE::2021-03-31.16:26:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:26:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:26:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:26:32::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-03-31.16:26:32::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-03-31.16:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:26:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:26:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:26:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWPlatform::Clearing the existing platform
TRACE::2021-03-31.16:38:35::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-31.16:38:35::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWSystem::Clearing the domains completed.
TRACE::2021-03-31.16:38:35::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened new HwDB with name top_15
TRACE::2021-03-31.16:38:35::SCWReader::Active system found as  top
TRACE::2021-03-31.16:38:35::SCWReader::Handling sysconfig top
TRACE::2021-03-31.16:38:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-31.16:38:35::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:38:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-31.16:38:35::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:38:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:38:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:38:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-31.16:38:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:35::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:38:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:35::SCWReader::No isolation master present  
TRACE::2021-03-31.16:38:37::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:37::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:37::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:38:37::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-03-31.16:38:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-03-31.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:38:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::update - Opened existing hwdb top_16
TRACE::2021-03-31.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:38:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:38:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:38:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-03-31.16:38:38::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-31.16:38:38::SCWPlatform::Opened new HwDB with name top_17
TRACE::2021-03-31.16:38:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-03-31.16:38:38::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:38:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:38:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:38:38::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-03-31.16:38:38::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-03-31.16:38:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:38:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:38:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:38:38::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-31.16:56:08::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-03-31.16:56:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-31.16:56:08::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-03-31.16:56:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-03-31.16:56:08::SCWSystem::Not a boot domain 
LOG::2021-03-31.16:56:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-03-31.16:56:08::SCWDomain::Generating domain artifcats
TRACE::2021-03-31.16:56:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-31.16:56:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-31.16:56:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:56:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:56:08::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-03-31.16:56:08::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-03-31.16:56:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:56:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:56:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:08::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-03-31.16:56:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-31.16:56:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-31.16:56:08::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-03-31.16:56:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-31.16:56:08::SCWMssOS::Copying to export directory.
TRACE::2021-03-31.16:56:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-31.16:56:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-31.16:56:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-03-31.16:56:09::SCWSystem::Completed Processing the sysconfig top
LOG::2021-03-31.16:56:09::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-03-31.16:56:09::SCWPlatform::Started preparing the platform 
TRACE::2021-03-31.16:56:09::SCWSystem::Writing the bif file for system config top
TRACE::2021-03-31.16:56:09::SCWSystem::dir created 
TRACE::2021-03-31.16:56:09::SCWSystem::Writing the bif 
TRACE::2021-03-31.16:56:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-31.16:56:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-31.16:56:09::SCWPlatform::Completed generating the platform
TRACE::2021-03-31.16:56:09::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-31.16:56:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-31.16:56:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-31.16:56:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:56:09::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:56:09::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-03-31.16:56:09::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-03-31.16:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:56:09::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:56:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:09::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-31.16:56:09::SCWPlatform::updated the xpfm file.
TRACE::2021-03-31.16:56:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-03-31.16:56:09::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-03-31.16:56:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-31.16:56:09::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-03-31.16:56:09::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-03-31.16:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-31.16:56:09::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-03-31.16:56:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-03-31.16:56:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened new HwDB with name top_25
TRACE::2021-04-01.16:42:48::SCWReader::Active system found as  top
TRACE::2021-04-01.16:42:48::SCWReader::Handling sysconfig top
TRACE::2021-04-01.16:42:48::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:42:48::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-01.16:42:48::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-01.16:42:48::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-01.16:42:48::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-01.16:42:48::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-01.16:42:48::SCWMssOS::Commit changes completed.
TRACE::2021-04-01.16:42:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-01.16:42:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:42:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:42:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:42:48::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:42:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:42:48::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:42:48::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:42:48::SCWReader::No isolation master present  
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:43:01::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-01.16:43:01::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-01.16:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:43:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::update - Opened existing hwdb top_26
TRACE::2021-04-01.16:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-01.16:43:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-01.16:43:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-01.16:43:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-01.16:43:01::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-01.16:43:01::SCWPlatform::Opened new HwDB with name top_27
TRACE::2021-04-01.16:43:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-01.16:43:01::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:01::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-01.16:43:01::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-01.16:43:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:43:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:01::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-01.16:43:10::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-01.16:43:10::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-01.16:43:10::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-01.16:43:10::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-01.16:43:10::SCWSystem::Not a boot domain 
LOG::2021-04-01.16:43:10::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-01.16:43:10::SCWDomain::Generating domain artifcats
TRACE::2021-04-01.16:43:10::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-01.16:43:10::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-01.16:43:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:10::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-01.16:43:10::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-01.16:43:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:43:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:10::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-01.16:43:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-01.16:43:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-01.16:43:10::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-01.16:43:10::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-01.16:43:10::SCWMssOS::Copying to export directory.
TRACE::2021-04-01.16:43:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-01.16:43:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-01.16:43:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-01.16:43:12::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-01.16:43:12::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-01.16:43:12::SCWPlatform::Started preparing the platform 
TRACE::2021-04-01.16:43:12::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-01.16:43:12::SCWSystem::dir created 
TRACE::2021-04-01.16:43:12::SCWSystem::Writing the bif 
TRACE::2021-04-01.16:43:12::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-01.16:43:12::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-01.16:43:12::SCWPlatform::Completed generating the platform
TRACE::2021-04-01.16:43:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-01.16:43:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-01.16:43:12::SCWMssOS::Commit changes completed.
TRACE::2021-04-01.16:43:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:12::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-01.16:43:12::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-01.16:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:43:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:12::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-01.16:43:12::SCWPlatform::updated the xpfm file.
TRACE::2021-04-01.16:43:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-01.16:43:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-01.16:43:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-01.16:43:12::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-01.16:43:12::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-01.16:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-01.16:43:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-01.16:43:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-01.16:43:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:33:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:33:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:33:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.10:34:01::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-04-05.10:34:01::SCWReader::Active system found as  top
TRACE::2021-04-05.10:34:01::SCWReader::Handling sysconfig top
TRACE::2021-04-05.10:34:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.10:34:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.10:34:02::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.10:34:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.10:34:02::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:34:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:34:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:34:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.10:34:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:02::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:02::SCWReader::No isolation master present  
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:07::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-05.10:34:07::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-05.10:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::update - Opened existing hwdb top_8
TRACE::2021-04-05.10:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:34:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:34:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:34:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.10:34:07::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.10:34:07::SCWPlatform::Opened new HwDB with name top_9
TRACE::2021-04-05.10:34:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.10:34:07::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:07::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-05.10:34:07::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-05.10:34:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:07::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-05.10:34:21::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.10:34:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.10:34:21::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.10:34:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.10:34:21::SCWSystem::Not a boot domain 
LOG::2021-04-05.10:34:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.10:34:21::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.10:34:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.10:34:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.10:34:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:21::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-05.10:34:21::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-05.10:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:21::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:21::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:21::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:21::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.10:34:21::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.10:34:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.10:34:21::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-05.10:34:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-05.10:34:21::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.10:34:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.10:34:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.10:34:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.10:34:23::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.10:34:23::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.10:34:23::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.10:34:23::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.10:34:23::SCWSystem::dir created 
TRACE::2021-04-05.10:34:23::SCWSystem::Writing the bif 
TRACE::2021-04-05.10:34:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.10:34:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.10:34:23::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.10:34:23::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:34:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:34:23::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:34:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:23::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-05.10:34:23::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-05.10:34:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:23::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.10:34:23::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.10:34:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:34:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:34:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:34:23::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-05.10:34:23::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-05.10:34:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:34:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:34:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:34:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:28::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.10:38:28::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.10:38:28::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:28::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.10:38:28::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.10:38:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:28::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-04-05.10:38:29::SCWReader::Active system found as  top
TRACE::2021-04-05.10:38:29::SCWReader::Handling sysconfig top
TRACE::2021-04-05.10:38:29::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:29::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.10:38:29::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.10:38:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.10:38:29::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:38:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:38:29::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:38:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.10:38:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:29::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:29::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:38:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:29::SCWReader::No isolation master present  
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:31::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-05.10:38:31::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-05.10:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:31::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:38:31::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::update - Opened existing hwdb top_12
TRACE::2021-04-05.10:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:31::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:38:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:38:31::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:38:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.10:38:31::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.10:38:31::SCWPlatform::Opened new HwDB with name top_13
TRACE::2021-04-05.10:38:31::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.10:38:31::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:38:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:38:31::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-05.10:38:31::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-05.10:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:38:31::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:31::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:38:31::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:38:32::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-05.10:38:45::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.10:38:45::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.10:38:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.10:38:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.10:38:46::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.10:38:47::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.10:38:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.10:38:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.10:38:48::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-05.10:38:54::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.10:38:54::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.10:38:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.10:38:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.10:38:55::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.10:38:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.10:38:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.10:38:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.10:38:56::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-05.10:39:29::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.10:39:29::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.10:39:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.10:39:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.10:39:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.10:39:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.10:39:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.10:39:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.10:39:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-05.10:39:38::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.10:39:38::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.10:39:38::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.10:39:38::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.10:39:38::SCWSystem::Not a boot domain 
LOG::2021-04-05.10:39:38::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.10:39:38::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.10:39:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.10:39:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.10:39:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:39:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:39:38::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-05.10:39:38::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-05.10:39:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:39:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:39:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:38::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.10:39:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.10:39:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.10:39:38::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-05.10:39:38::SCWMssOS::doing bsp build ... 
TRACE::2021-04-05.10:39:38::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-05.10:39:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-05.10:39:38::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-05.10:39:38::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.10:39:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.10:39:38::SCWMssOS::-Wextra"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.10:39:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.10:39:38::SCWMssOS::-Wextra"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.10:39:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.10:39:38::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-05.10:39:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-05.10:39:38::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-05.10:39:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-05.10:39:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-05.10:39:38::SCWMssOS::all -Wextra"

TRACE::2021-04-05.10:39:38::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-05.10:39:38::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-05.10:39:38::SCWMssOS::Wextra"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.10:39:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.10:39:39::SCWMssOS::xtra"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.10:39:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.10:39:39::SCWMssOS::xtra"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.10:39:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.10:39:39::SCWMssOS::-Wextra"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-05.10:39:39::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-05.10:39:39::SCWMssOS::tra"

TRACE::2021-04-05.10:39:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.10:39:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.10:39:39::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.10:39:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-05.10:39:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-05.10:39:39::SCWMssOS:: -Wextra"

TRACE::2021-04-05.10:39:43::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-05.10:39:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-05.10:39:44::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-05.10:39:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-05.10:39:44::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-05.10:39:44::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-05.10:39:44::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-05.10:39:44::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-05.10:39:44::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-05.10:39:44::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-05.10:39:44::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-05.10:39:44::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-05.10:39:44::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-05.10:39:44::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-05.10:39:44::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-05.10:39:44::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-05.10:39:44::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-05.10:39:44::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-05.10:39:44::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-05.10:39:44::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-05.10:39:44::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-05.10:39:44::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-05.10:39:44::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-05.10:39:44::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-05.10:39:44::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-05.10:39:44::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-05.10:39:45::SCWMssOS::'Finished building libraries'

TRACE::2021-04-05.10:39:46::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.10:39:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.10:39:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.10:39:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.10:39:47::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.10:39:47::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.10:39:47::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.10:39:47::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.10:39:47::SCWSystem::dir created 
TRACE::2021-04-05.10:39:47::SCWSystem::Writing the bif 
TRACE::2021-04-05.10:39:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.10:39:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.10:39:47::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.10:39:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.10:39:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.10:39:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.10:39:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:39:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:39:47::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-05.10:39:47::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-05.10:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:39:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:39:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.10:39:47::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.10:39:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.10:39:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.10:39:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.10:39:47::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-05.10:39:47::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-05.10:39:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.10:39:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.10:39:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.10:39:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:43:06::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.11:43:06::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.11:43:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.11:43:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.11:43:07::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.11:43:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.11:43:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.11:43:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.11:43:08::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-05.11:46:27::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.11:46:27::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.11:46:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.11:46:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.11:46:28::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.11:46:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.11:46:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.11:46:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.11:46:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-05.11:46:38::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.11:46:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.11:46:38::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:38::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.11:46:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:38::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:46:38::SCWPlatform::Opened new HwDB with name top_14
TRACE::2021-04-05.11:46:38::SCWReader::Active system found as  top
TRACE::2021-04-05.11:46:38::SCWReader::Handling sysconfig top
TRACE::2021-04-05.11:46:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:38::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:38::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:39::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:39::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.11:46:39::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:46:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.11:46:39::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:46:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:46:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:46:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.11:46:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.11:46:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:39::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:46:39::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:39::SCWReader::No isolation master present  
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:41::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-05.11:46:41::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-05.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:46:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::update - Opened existing hwdb top_15
TRACE::2021-04-05.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:46:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:46:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:46:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:46:41::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:46:41::SCWPlatform::Opened new HwDB with name top_16
TRACE::2021-04-05.11:46:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:46:41::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:46:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:46:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:46:41::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-05.11:46:41::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-05.11:46:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:46:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:46:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:46:41::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-05.11:47:29::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.11:47:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.11:47:29::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.11:47:29::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.11:47:29::SCWSystem::Not a boot domain 
LOG::2021-04-05.11:47:29::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.11:47:29::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.11:47:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.11:47:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.11:47:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:47:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:47:29::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-05.11:47:29::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-05.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:47:29::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:47:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:29::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.11:47:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.11:47:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.11:47:29::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-05.11:47:29::SCWMssOS::doing bsp build ... 
TRACE::2021-04-05.11:47:29::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-05.11:47:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-05.11:47:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-05.11:47:29::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:47:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:47:29::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:47:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:47:29::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.11:47:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.11:47:29::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-05.11:47:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-05.11:47:29::SCWMssOS::Wextra"

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-05.11:47:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-05.11:47:29::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-05.11:47:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-05.11:47:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-05.11:47:29::SCWMssOS::all -Wextra"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.11:47:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.11:47:30::SCWMssOS::xtra"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.11:47:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.11:47:30::SCWMssOS::xtra"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:47:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:47:30::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-05.11:47:30::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-05.11:47:30::SCWMssOS::tra"

TRACE::2021-04-05.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.11:47:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.11:47:30::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-05.11:47:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-05.11:47:30::SCWMssOS:: -Wextra"

TRACE::2021-04-05.11:47:34::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-05.11:47:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-05.11:47:34::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-05.11:47:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-05.11:47:34::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-05.11:47:34::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:47:34::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-05.11:47:34::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-05.11:47:34::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-05.11:47:34::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-05.11:47:34::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-05.11:47:34::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-05.11:47:34::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-05.11:47:34::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-05.11:47:34::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-05.11:47:34::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-05.11:47:34::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-05.11:47:34::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-05.11:47:34::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-05.11:47:34::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-05.11:47:34::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:47:34::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-05.11:47:34::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-05.11:47:34::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:47:34::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-05.11:47:34::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-05.11:47:35::SCWMssOS::'Finished building libraries'

TRACE::2021-04-05.11:47:36::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.11:47:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.11:47:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.11:47:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.11:47:37::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.11:47:37::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.11:47:37::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.11:47:37::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.11:47:37::SCWSystem::dir created 
TRACE::2021-04-05.11:47:37::SCWSystem::Writing the bif 
TRACE::2021-04-05.11:47:37::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.11:47:37::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.11:47:37::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.11:47:37::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:47:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:47:37::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:47:37::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:47:37::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:47:37::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-05.11:47:37::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-05.11:47:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:47:37::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:37::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:47:37::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:37::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.11:47:37::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.11:47:37::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:47:37::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:47:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:47:37::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-05.11:47:37::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-05.11:47:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:47:37::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:47:37::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:47:37::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.11:49:03::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.11:49:03::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.11:49:03::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened new HwDB with name top_17
TRACE::2021-04-05.11:49:03::SCWReader::Active system found as  top
TRACE::2021-04-05.11:49:03::SCWReader::Handling sysconfig top
TRACE::2021-04-05.11:49:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.11:49:03::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:49:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.11:49:03::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:49:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:49:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:49:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.11:49:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:03::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:03::SCWReader::No isolation master present  
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:06::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-05.11:49:06::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-05.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::update - Opened existing hwdb top_18
TRACE::2021-04-05.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:49:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:49:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:49:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:49:06::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:49:06::SCWPlatform::Opened new HwDB with name top_19
TRACE::2021-04-05.11:49:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:49:06::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:06::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-05.11:49:06::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-05.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:06::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-05.11:49:12::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.11:49:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.11:49:12::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.11:49:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.11:49:12::SCWSystem::Not a boot domain 
LOG::2021-04-05.11:49:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.11:49:12::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.11:49:12::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.11:49:12::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.11:49:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:12::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-05.11:49:12::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-05.11:49:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:12::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.11:49:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.11:49:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.11:49:12::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-05.11:49:12::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-05.11:49:12::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.11:49:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.11:49:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.11:49:13::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.11:49:13::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.11:49:13::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.11:49:13::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.11:49:13::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.11:49:13::SCWSystem::dir created 
TRACE::2021-04-05.11:49:13::SCWSystem::Writing the bif 
TRACE::2021-04-05.11:49:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.11:49:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.11:49:13::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.11:49:13::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:49:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:49:13::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:49:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:13::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-05.11:49:13::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-05.11:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:13::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:13::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:13::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.11:49:13::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.11:49:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:49:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:49:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:49:13::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-05.11:49:13::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-05.11:49:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:49:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:49:13::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:49:13::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.11:52:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.11:52:47::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.11:52:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened new HwDB with name top_20
TRACE::2021-04-05.11:52:47::SCWReader::Active system found as  top
TRACE::2021-04-05.11:52:47::SCWReader::Handling sysconfig top
TRACE::2021-04-05.11:52:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.11:52:47::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:52:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.11:52:47::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:52:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:52:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:52:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.11:52:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:47::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:52:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:47::SCWReader::No isolation master present  
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:58::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-05.11:52:58::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-05.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:52:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::update - Opened existing hwdb top_21
TRACE::2021-04-05.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:58::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:52:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:52:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:52:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.11:52:58::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.11:52:58::SCWPlatform::Opened new HwDB with name top_22
TRACE::2021-04-05.11:52:58::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.11:52:58::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:52:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:52:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:52:58::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-05.11:52:58::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-05.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:52:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:52:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:52:58::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-05.11:53:06::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.11:53:06::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.11:53:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.11:53:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.11:53:07::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.11:53:07::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.11:53:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.11:53:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.11:53:09::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-05.11:53:19::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.11:53:19::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.11:53:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.11:53:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.11:53:19::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.11:53:19::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.11:53:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.11:53:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.11:53:20::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-05.11:53:27::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.11:53:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.11:53:27::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.11:53:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.11:53:27::SCWSystem::Not a boot domain 
LOG::2021-04-05.11:53:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.11:53:27::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.11:53:27::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.11:53:27::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.11:53:27::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:27::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:53:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:53:27::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-05.11:53:27::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-05.11:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:53:27::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:27::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:53:27::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:27::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.11:53:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.11:53:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.11:53:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-05.11:53:27::SCWMssOS::doing bsp build ... 
TRACE::2021-04-05.11:53:27::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-05.11:53:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-05.11:53:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-05.11:53:28::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:53:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:53:28::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-05.11:53:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-05.11:53:28::SCWMssOS::Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.11:53:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.11:53:28::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:53:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:53:28::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-05.11:53:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-05.11:53:28::SCWMssOS::all -Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-05.11:53:28::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-05.11:53:28::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.11:53:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.11:53:28::SCWMssOS::xtra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.11:53:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.11:53:28::SCWMssOS::xtra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.11:53:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.11:53:28::SCWMssOS::-Wextra"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-05.11:53:28::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-05.11:53:28::SCWMssOS::tra"

TRACE::2021-04-05.11:53:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.11:53:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-05.11:53:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-05.11:53:29::SCWMssOS:: -Wextra"

TRACE::2021-04-05.11:53:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.11:53:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.11:53:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.11:53:29::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.11:53:33::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-05.11:53:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-05.11:53:33::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-05.11:53:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-05.11:53:33::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-05.11:53:33::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:53:33::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-05.11:53:33::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-05.11:53:33::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-05.11:53:33::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-05.11:53:33::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-05.11:53:33::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-05.11:53:33::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-05.11:53:33::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-05.11:53:33::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-05.11:53:33::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-05.11:53:33::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-05.11:53:33::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-05.11:53:33::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-05.11:53:33::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-05.11:53:33::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:53:33::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-05.11:53:33::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-05.11:53:33::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-05.11:53:33::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-05.11:53:33::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-05.11:53:34::SCWMssOS::'Finished building libraries'

TRACE::2021-04-05.11:53:35::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.11:53:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.11:53:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.11:53:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.11:53:36::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.11:53:36::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.11:53:36::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.11:53:36::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.11:53:36::SCWSystem::dir created 
TRACE::2021-04-05.11:53:36::SCWSystem::Writing the bif 
TRACE::2021-04-05.11:53:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.11:53:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.11:53:36::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.11:53:36::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.11:53:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.11:53:36::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.11:53:36::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:53:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:53:36::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-05.11:53:36::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-05.11:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:53:36::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:36::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:53:36::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:36::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.11:53:36::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.11:53:36::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.11:53:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.11:53:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.11:53:36::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-05.11:53:36::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-05.11:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.11:53:36::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.11:53:36::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.11:53:36::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:00::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.15:22:00::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.15:22:00::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:00::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.15:22:00::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.15:22:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:00::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened new HwDB with name top_24
TRACE::2021-04-05.15:22:01::SCWReader::Active system found as  top
TRACE::2021-04-05.15:22:01::SCWReader::Handling sysconfig top
TRACE::2021-04-05.15:22:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.15:22:01::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.15:22:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.15:22:01::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:22:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:22:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:22:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.15:22:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:01::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:01::SCWReader::No isolation master present  
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:03::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-05.15:22:03::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-05.15:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::update - Opened existing hwdb top_25
TRACE::2021-04-05.15:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:22:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:22:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:22:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.15:22:03::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.15:22:03::SCWPlatform::Opened new HwDB with name top_26
TRACE::2021-04-05.15:22:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.15:22:03::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:03::SCWPlatform::Trying to set the existing hwdb with name top_26
TRACE::2021-04-05.15:22:03::SCWPlatform::Opened existing hwdb top_26
TRACE::2021-04-05.15:22:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:03::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-05.15:22:12::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.15:22:12::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.15:22:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.15:22:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.15:22:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.15:22:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.15:22:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.15:22:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.15:22:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-05.15:22:32::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.15:22:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.15:22:32::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.15:22:32::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.15:22:32::SCWSystem::Not a boot domain 
LOG::2021-04-05.15:22:32::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.15:22:32::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.15:22:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.15:22:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.15:22:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:32::SCWPlatform::Trying to set the existing hwdb with name top_26
TRACE::2021-04-05.15:22:32::SCWPlatform::Opened existing hwdb top_26
TRACE::2021-04-05.15:22:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:32::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.15:22:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.15:22:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.15:22:32::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-05.15:22:32::SCWMssOS::doing bsp build ... 
TRACE::2021-04-05.15:22:32::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-05.15:22:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-05.15:22:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-05.15:22:33::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:22:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:22:33::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:22:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:22:33::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.15:22:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.15:22:33::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-05.15:22:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-05.15:22:33::SCWMssOS::Wextra"

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-05.15:22:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-05.15:22:33::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-05.15:22:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.15:22:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-05.15:22:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-05.15:22:33::SCWMssOS::all -Wextra"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.15:22:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.15:22:34::SCWMssOS::xtra"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.15:22:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.15:22:34::SCWMssOS::xtra"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:22:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:22:34::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-05.15:22:34::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-05.15:22:34::SCWMssOS::tra"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.15:22:34::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.15:22:34::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.15:22:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.15:22:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-05.15:22:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-05.15:22:34::SCWMssOS:: -Wextra"

TRACE::2021-04-05.15:22:38::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-05.15:22:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-05.15:22:39::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-05.15:22:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-05.15:22:39::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-05.15:22:39::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:22:39::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-05.15:22:39::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-05.15:22:39::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-05.15:22:39::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-05.15:22:39::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-05.15:22:39::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-05.15:22:39::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-05.15:22:39::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-05.15:22:39::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-05.15:22:39::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-05.15:22:39::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-05.15:22:39::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-05.15:22:39::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-05.15:22:39::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-05.15:22:39::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:22:39::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-05.15:22:39::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-05.15:22:39::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:22:39::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-05.15:22:39::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-05.15:22:40::SCWMssOS::'Finished building libraries'

TRACE::2021-04-05.15:22:41::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.15:22:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.15:22:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.15:22:42::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.15:22:42::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.15:22:42::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.15:22:42::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.15:22:42::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.15:22:42::SCWSystem::dir created 
TRACE::2021-04-05.15:22:42::SCWSystem::Writing the bif 
TRACE::2021-04-05.15:22:42::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.15:22:42::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.15:22:42::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.15:22:42::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:22:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:22:42::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:22:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:42::SCWPlatform::Trying to set the existing hwdb with name top_26
TRACE::2021-04-05.15:22:42::SCWPlatform::Opened existing hwdb top_26
TRACE::2021-04-05.15:22:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:42::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:42::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:42::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.15:22:42::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.15:22:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:22:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:22:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:22:42::SCWPlatform::Trying to set the existing hwdb with name top_26
TRACE::2021-04-05.15:22:42::SCWPlatform::Opened existing hwdb top_26
TRACE::2021-04-05.15:22:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:22:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:22:42::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:22:42::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.15:54:25::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.15:54:25::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.15:54:25::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened new HwDB with name top_28
TRACE::2021-04-05.15:54:25::SCWReader::Active system found as  top
TRACE::2021-04-05.15:54:25::SCWReader::Handling sysconfig top
TRACE::2021-04-05.15:54:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.15:54:25::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.15:54:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.15:54:25::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:54:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:54:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:54:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.15:54:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:25::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:54:25::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:25::SCWReader::No isolation master present  
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:28::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to set the existing hwdb with name top_28
TRACE::2021-04-05.15:54:28::SCWPlatform::Opened existing hwdb top_28
TRACE::2021-04-05.15:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:28::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:54:28::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::update - Opened existing hwdb top_29
TRACE::2021-04-05.15:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:28::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:54:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:54:28::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:54:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.15:54:28::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.15:54:28::SCWPlatform::Opened new HwDB with name top_30
TRACE::2021-04-05.15:54:28::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.15:54:28::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:54:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:54:28::SCWPlatform::Trying to set the existing hwdb with name top_30
TRACE::2021-04-05.15:54:28::SCWPlatform::Opened existing hwdb top_30
TRACE::2021-04-05.15:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:54:28::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:54:28::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:54:28::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-05.15:54:38::SCWMssOS::cleaning the bsp 
TRACE::2021-04-05.15:54:38::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-05.15:54:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-05.15:54:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-05.15:54:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-05.15:54:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-05.15:54:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-05.15:54:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-05.15:54:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-05.15:56:32::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.15:56:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.15:56:32::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.15:56:32::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.15:56:32::SCWSystem::Not a boot domain 
LOG::2021-04-05.15:56:32::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.15:56:32::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.15:56:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.15:56:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.15:56:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:56:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:56:32::SCWPlatform::Trying to set the existing hwdb with name top_30
TRACE::2021-04-05.15:56:32::SCWPlatform::Opened existing hwdb top_30
TRACE::2021-04-05.15:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:56:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:56:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:32::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.15:56:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.15:56:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.15:56:32::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-05.15:56:32::SCWMssOS::doing bsp build ... 
TRACE::2021-04-05.15:56:32::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-05.15:56:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-05.15:56:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-05.15:56:32::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-05.15:56:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.15:56:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.15:56:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:56:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:56:32::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:56:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:56:33::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.15:56:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.15:56:33::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-05.15:56:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-05.15:56:33::SCWMssOS::Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-05.15:56:33::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-05.15:56:33::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-05.15:56:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-05.15:56:33::SCWMssOS::all -Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.15:56:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.15:56:33::SCWMssOS::xtra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-05.15:56:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-05.15:56:33::SCWMssOS::xtra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-05.15:56:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-05.15:56:33::SCWMssOS::-Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-05.15:56:33::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-05.15:56:33::SCWMssOS::tra"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-05.15:56:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-05.15:56:33::SCWMssOS::ll -Wextra"

TRACE::2021-04-05.15:56:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-05.15:56:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-05.15:56:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-05.15:56:33::SCWMssOS:: -Wextra"

TRACE::2021-04-05.15:56:37::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-05.15:56:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-05.15:56:38::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-05.15:56:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-05.15:56:38::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-05.15:56:38::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:56:38::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-05.15:56:38::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-05.15:56:38::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-05.15:56:38::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-05.15:56:38::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-05.15:56:38::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-05.15:56:38::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-05.15:56:38::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-05.15:56:38::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-05.15:56:38::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-05.15:56:38::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-05.15:56:38::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-05.15:56:38::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-05.15:56:38::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-05.15:56:38::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:56:38::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-05.15:56:38::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-05.15:56:38::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-05.15:56:38::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-05.15:56:38::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-05.15:56:39::SCWMssOS::'Finished building libraries'

TRACE::2021-04-05.15:56:40::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.15:56:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.15:56:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.15:56:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.15:56:41::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.15:56:41::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.15:56:41::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.15:56:41::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.15:56:41::SCWSystem::dir created 
TRACE::2021-04-05.15:56:41::SCWSystem::Writing the bif 
TRACE::2021-04-05.15:56:41::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.15:56:41::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.15:56:41::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.15:56:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.15:56:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.15:56:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.15:56:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:56:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:56:41::SCWPlatform::Trying to set the existing hwdb with name top_30
TRACE::2021-04-05.15:56:41::SCWPlatform::Opened existing hwdb top_30
TRACE::2021-04-05.15:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:56:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:56:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:41::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.15:56:41::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.15:56:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.15:56:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.15:56:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.15:56:41::SCWPlatform::Trying to set the existing hwdb with name top_30
TRACE::2021-04-05.15:56:41::SCWPlatform::Opened existing hwdb top_30
TRACE::2021-04-05.15:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.15:56:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.15:56:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.15:56:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.16:13:59::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.16:13:59::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.16:13:59::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened new HwDB with name top_32
TRACE::2021-04-05.16:13:59::SCWReader::Active system found as  top
TRACE::2021-04-05.16:13:59::SCWReader::Handling sysconfig top
TRACE::2021-04-05.16:13:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:13:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.16:13:59::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.16:13:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.16:13:59::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.16:13:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.16:13:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.16:13:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.16:13:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:13:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:13:59::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:13:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:13:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:13:59::SCWReader::No isolation master present  
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:14:05::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to set the existing hwdb with name top_32
TRACE::2021-04-05.16:14:05::SCWPlatform::Opened existing hwdb top_32
TRACE::2021-04-05.16:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:05::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:05::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:14:05::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:05::SCWPlatform::update - Opened existing hwdb top_33
TRACE::2021-04-05.16:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:05::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.16:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.16:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.16:14:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.16:14:05::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.16:14:06::SCWPlatform::Opened new HwDB with name top_34
TRACE::2021-04-05.16:14:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.16:14:06::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.16:14:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:06::SCWPlatform::Trying to set the existing hwdb with name top_34
TRACE::2021-04-05.16:14:06::SCWPlatform::Opened existing hwdb top_34
TRACE::2021-04-05.16:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:14:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:06::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-05.16:14:26::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.16:14:26::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.16:14:26::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.16:14:26::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.16:14:26::SCWSystem::Not a boot domain 
LOG::2021-04-05.16:14:26::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.16:14:26::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.16:14:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.16:14:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.16:14:26::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:26::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:26::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:26::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:26::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:26::SCWPlatform::Trying to set the existing hwdb with name top_34
TRACE::2021-04-05.16:14:26::SCWPlatform::Opened existing hwdb top_34
TRACE::2021-04-05.16:14:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:26::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:26::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:14:26::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:26::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.16:14:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.16:14:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.16:14:26::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-05.16:14:26::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-05.16:14:26::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.16:14:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.16:14:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.16:14:27::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.16:14:27::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.16:14:27::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.16:14:27::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.16:14:27::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.16:14:27::SCWSystem::dir created 
TRACE::2021-04-05.16:14:27::SCWSystem::Writing the bif 
TRACE::2021-04-05.16:14:27::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.16:14:27::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.16:14:27::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.16:14:27::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.16:14:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.16:14:27::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.16:14:27::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_34
TRACE::2021-04-05.16:14:27::SCWPlatform::Opened existing hwdb top_34
TRACE::2021-04-05.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:27::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:27::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:14:27::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:27::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.16:14:27::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.16:14:27::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.16:14:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.16:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.16:14:27::SCWPlatform::Trying to set the existing hwdb with name top_34
TRACE::2021-04-05.16:14:27::SCWPlatform::Opened existing hwdb top_34
TRACE::2021-04-05.16:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.16:14:27::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.16:14:27::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.16:14:27::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWPlatform::Clearing the existing platform
TRACE::2021-04-05.17:10:56::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-05.17:10:56::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWSystem::Clearing the domains completed.
TRACE::2021-04-05.17:10:56::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened new HwDB with name top_36
TRACE::2021-04-05.17:10:56::SCWReader::Active system found as  top
TRACE::2021-04-05.17:10:56::SCWReader::Handling sysconfig top
TRACE::2021-04-05.17:10:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-05.17:10:56::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.17:10:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-05.17:10:56::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.17:10:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.17:10:56::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.17:10:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-05.17:10:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:56::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:10:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:56::SCWReader::No isolation master present  
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:59::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to set the existing hwdb with name top_36
TRACE::2021-04-05.17:10:59::SCWPlatform::Opened existing hwdb top_36
TRACE::2021-04-05.17:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:10:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::update - Opened existing hwdb top_37
TRACE::2021-04-05.17:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.17:10:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.17:10:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.17:10:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-05.17:10:59::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-05.17:10:59::SCWPlatform::Opened new HwDB with name top_38
TRACE::2021-04-05.17:10:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-05.17:10:59::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:10:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:10:59::SCWPlatform::Trying to set the existing hwdb with name top_38
TRACE::2021-04-05.17:10:59::SCWPlatform::Opened existing hwdb top_38
TRACE::2021-04-05.17:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:10:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:10:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:10:59::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-05.17:11:14::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-05.17:11:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-05.17:11:14::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-05.17:11:14::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-05.17:11:14::SCWSystem::Not a boot domain 
LOG::2021-04-05.17:11:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-05.17:11:14::SCWDomain::Generating domain artifcats
TRACE::2021-04-05.17:11:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-05.17:11:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-05.17:11:14::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:14::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:14::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:14::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:11:14::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:11:14::SCWPlatform::Trying to set the existing hwdb with name top_38
TRACE::2021-04-05.17:11:14::SCWPlatform::Opened existing hwdb top_38
TRACE::2021-04-05.17:11:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:11:14::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:14::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:11:14::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:14::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-05.17:11:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-05.17:11:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-05.17:11:14::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-05.17:11:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-05.17:11:14::SCWMssOS::Copying to export directory.
TRACE::2021-04-05.17:11:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-05.17:11:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-05.17:11:15::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-05.17:11:15::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-05.17:11:15::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-05.17:11:15::SCWPlatform::Started preparing the platform 
TRACE::2021-04-05.17:11:15::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-05.17:11:15::SCWSystem::dir created 
TRACE::2021-04-05.17:11:15::SCWSystem::Writing the bif 
TRACE::2021-04-05.17:11:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-05.17:11:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-05.17:11:15::SCWPlatform::Completed generating the platform
TRACE::2021-04-05.17:11:15::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-05.17:11:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-05.17:11:15::SCWMssOS::Commit changes completed.
TRACE::2021-04-05.17:11:15::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:11:15::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:11:15::SCWPlatform::Trying to set the existing hwdb with name top_38
TRACE::2021-04-05.17:11:15::SCWPlatform::Opened existing hwdb top_38
TRACE::2021-04-05.17:11:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:11:15::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:15::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:11:15::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:15::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-05.17:11:15::SCWPlatform::updated the xpfm file.
TRACE::2021-04-05.17:11:15::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-05.17:11:15::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-05.17:11:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-05.17:11:15::SCWPlatform::Trying to set the existing hwdb with name top_38
TRACE::2021-04-05.17:11:15::SCWPlatform::Opened existing hwdb top_38
TRACE::2021-04-05.17:11:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-05.17:11:15::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-05.17:11:15::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-05.17:11:15::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-04-06.11:48:45::SCWReader::Active system found as  top
TRACE::2021-04-06.11:48:45::SCWReader::Handling sysconfig top
TRACE::2021-04-06.11:48:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.11:48:45::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.11:48:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.11:48:45::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.11:48:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.11:48:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.11:48:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.11:48:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:45::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:48:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:45::SCWReader::No isolation master present  
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:49::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-06.11:48:49::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-06.11:48:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:48:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::update - Opened existing hwdb top_1
TRACE::2021-04-06.11:48:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.11:48:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.11:48:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.11:48:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.11:48:49::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.11:48:49::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-04-06.11:48:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.11:48:49::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:48:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:48:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:48:49::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-06.11:48:49::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-06.11:48:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:48:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:48:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:48:49::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-06.11:49:08::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.11:49:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.11:49:08::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.11:49:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.11:49:08::SCWSystem::Not a boot domain 
LOG::2021-04-06.11:49:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.11:49:08::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.11:49:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.11:49:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.11:49:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:49:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:49:08::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-06.11:49:08::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-06.11:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:49:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:49:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:08::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.11:49:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.11:49:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.11:49:08::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-06.11:49:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-06.11:49:08::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.11:49:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.11:49:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.11:49:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.11:49:10::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.11:49:10::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.11:49:10::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.11:49:10::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.11:49:10::SCWSystem::dir created 
TRACE::2021-04-06.11:49:10::SCWSystem::Writing the bif 
TRACE::2021-04-06.11:49:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.11:49:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.11:49:10::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.11:49:10::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.11:49:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.11:49:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.11:49:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:49:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:49:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-06.11:49:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-06.11:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:49:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:49:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:10::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.11:49:10::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.11:49:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.11:49:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.11:49:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.11:49:10::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-06.11:49:10::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-06.11:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.11:49:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.11:49:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.11:49:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWPlatform::Clearing the existing platform
TRACE::2021-04-06.12:54:20::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-06.12:54:20::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWSystem::Clearing the domains completed.
TRACE::2021-04-06.12:54:20::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened new HwDB with name top_4
TRACE::2021-04-06.12:54:20::SCWReader::Active system found as  top
TRACE::2021-04-06.12:54:20::SCWReader::Handling sysconfig top
TRACE::2021-04-06.12:54:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:20::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.12:54:20::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.12:54:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.12:54:20::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.12:54:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.12:54:20::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.12:54:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.12:54:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:20::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:20::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:54:20::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:20::SCWReader::No isolation master present  
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:22::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-06.12:54:22::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-06.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:54:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::update - Opened existing hwdb top_5
TRACE::2021-04-06.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.12:54:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.12:54:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.12:54:22::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.12:54:22::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-04-06.12:54:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.12:54:22::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:22::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-06.12:54:22::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-06.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:54:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-06.12:54:32::SCWMssOS::cleaning the bsp 
TRACE::2021-04-06.12:54:32::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-06.12:54:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-06.12:54:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-06.12:54:33::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-06.12:54:33::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-06.12:54:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-06.12:54:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-06.12:54:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-06.12:54:54::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.12:54:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.12:54:54::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.12:54:54::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.12:54:54::SCWSystem::Not a boot domain 
LOG::2021-04-06.12:54:54::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.12:54:54::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.12:54:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.12:54:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.12:54:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:54:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:54:54::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-06.12:54:54::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-06.12:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:54:54::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:54::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:54:54::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:54::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.12:54:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:54:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.12:54:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.12:54:54::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-06.12:54:54::SCWMssOS::doing bsp build ... 
TRACE::2021-04-06.12:54:54::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-06.12:54:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-06.12:54:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-06.12:54:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.12:54:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.12:54:55::SCWMssOS::-Wextra"

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.12:54:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.12:54:55::SCWMssOS::-Wextra"

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.12:54:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.12:54:55::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-06.12:54:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-06.12:54:55::SCWMssOS::Wextra"

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-06.12:54:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-06.12:54:55::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-06.12:54:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.12:54:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-06.12:54:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-06.12:54:55::SCWMssOS::all -Wextra"

TRACE::2021-04-06.12:54:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.12:54:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.12:54:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.12:54:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.12:54:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.12:54:56::SCWMssOS::xtra"

TRACE::2021-04-06.12:54:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.12:54:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.12:54:56::SCWMssOS::xtra"

TRACE::2021-04-06.12:54:56::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.12:54:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.12:54:56::SCWMssOS::-Wextra"

TRACE::2021-04-06.12:54:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.12:54:57::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-06.12:54:57::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-06.12:54:57::SCWMssOS::tra"

TRACE::2021-04-06.12:54:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.12:54:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.12:54:57::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.12:54:57::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.12:54:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.12:54:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-06.12:54:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-06.12:54:57::SCWMssOS:: -Wextra"

TRACE::2021-04-06.12:55:02::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-06.12:55:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-06.12:55:03::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-06.12:55:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-06.12:55:03::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-06.12:55:03::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-06.12:55:03::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-06.12:55:03::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-06.12:55:03::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-06.12:55:03::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-06.12:55:03::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-06.12:55:03::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-06.12:55:03::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-06.12:55:03::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-06.12:55:03::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-06.12:55:03::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-06.12:55:03::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-06.12:55:03::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-06.12:55:03::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-06.12:55:03::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-06.12:55:03::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-06.12:55:03::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-06.12:55:03::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-06.12:55:03::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-06.12:55:03::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-06.12:55:03::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-06.12:55:04::SCWMssOS::'Finished building libraries'

TRACE::2021-04-06.12:55:05::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.12:55:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.12:55:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.12:55:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.12:55:06::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.12:55:06::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.12:55:06::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.12:55:06::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.12:55:06::SCWSystem::dir created 
TRACE::2021-04-06.12:55:06::SCWSystem::Writing the bif 
TRACE::2021-04-06.12:55:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.12:55:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.12:55:06::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.12:55:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:55:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.12:55:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.12:55:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.12:55:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:55:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:55:06::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-06.12:55:06::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-06.12:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:55:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:55:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:55:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:55:06::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.12:55:06::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.12:55:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.12:55:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.12:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.12:55:06::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-06.12:55:06::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-06.12:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.12:55:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.12:55:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.12:55:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWPlatform::Clearing the existing platform
TRACE::2021-04-06.14:40:22::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-06.14:40:22::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWSystem::Clearing the domains completed.
TRACE::2021-04-06.14:40:22::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-04-06.14:40:22::SCWReader::Active system found as  top
TRACE::2021-04-06.14:40:22::SCWReader::Handling sysconfig top
TRACE::2021-04-06.14:40:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.14:40:22::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.14:40:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.14:40:22::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:40:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:40:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.14:40:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:22::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:40:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:22::SCWReader::No isolation master present  
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:31::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:31::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-06.14:40:31::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-06.14:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:31::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:31::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:40:31::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:31::SCWPlatform::update - Opened existing hwdb top_9
TRACE::2021-04-06.14:40:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:31::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:40:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:40:31::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:40:31::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.14:40:31::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:31::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:31::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.14:40:32::SCWPlatform::Opened new HwDB with name top_10
TRACE::2021-04-06.14:40:32::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.14:40:32::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:32::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:40:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:40:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:40:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:40:32::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-06.14:40:32::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-06.14:40:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:40:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:40:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:40:32::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-06.14:40:49::SCWMssOS::cleaning the bsp 
TRACE::2021-04-06.14:40:49::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-06.14:40:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-06.14:40:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-06.14:40:50::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-06.14:40:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-06.14:40:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-06.14:40:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-06.14:40:52::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-06.14:41:03::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.14:41:03::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.14:41:03::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.14:41:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.14:41:03::SCWSystem::Not a boot domain 
LOG::2021-04-06.14:41:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.14:41:03::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.14:41:03::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.14:41:03::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.14:41:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:41:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:41:03::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-06.14:41:03::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-06.14:41:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:41:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:41:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:03::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.14:41:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.14:41:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.14:41:03::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-06.14:41:03::SCWMssOS::doing bsp build ... 
TRACE::2021-04-06.14:41:03::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-06.14:41:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-06.14:41:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-06.14:41:03::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:41:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:41:03::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:41:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:41:03::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.14:41:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.14:41:03::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-06.14:41:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-06.14:41:03::SCWMssOS::all -Wextra"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-06.14:41:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-06.14:41:03::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-06.14:41:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-06.14:41:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-06.14:41:03::SCWMssOS::Wextra"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.14:41:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.14:41:04::SCWMssOS::xtra"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.14:41:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.14:41:04::SCWMssOS::xtra"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-06.14:41:04::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-06.14:41:04::SCWMssOS::tra"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:41:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:41:04::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-06.14:41:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-06.14:41:04::SCWMssOS:: -Wextra"

TRACE::2021-04-06.14:41:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.14:41:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.14:41:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.14:41:04::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.14:41:09::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-06.14:41:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-06.14:41:09::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-06.14:41:09::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-06.14:41:09::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-06.14:41:09::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:41:09::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-06.14:41:09::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-06.14:41:09::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-06.14:41:09::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-06.14:41:09::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-06.14:41:09::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-06.14:41:09::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-06.14:41:09::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-06.14:41:09::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-06.14:41:09::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-06.14:41:09::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-06.14:41:09::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-06.14:41:09::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-06.14:41:09::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-06.14:41:09::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:41:09::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-06.14:41:09::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-06.14:41:09::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:41:09::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-06.14:41:09::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-06.14:41:10::SCWMssOS::'Finished building libraries'

TRACE::2021-04-06.14:41:12::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.14:41:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.14:41:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.14:41:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.14:41:12::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.14:41:12::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.14:41:12::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.14:41:12::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.14:41:12::SCWSystem::dir created 
TRACE::2021-04-06.14:41:12::SCWSystem::Writing the bif 
TRACE::2021-04-06.14:41:12::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.14:41:12::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.14:41:12::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.14:41:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:41:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:41:12::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:41:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:41:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:41:12::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-06.14:41:12::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-06.14:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:41:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:41:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:12::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.14:41:12::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.14:41:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:41:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:41:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:41:12::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-06.14:41:12::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-06.14:41:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:41:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:41:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:41:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWPlatform::Clearing the existing platform
TRACE::2021-04-06.14:53:12::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-06.14:53:12::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWSystem::Clearing the domains completed.
TRACE::2021-04-06.14:53:12::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened new HwDB with name top_12
TRACE::2021-04-06.14:53:12::SCWReader::Active system found as  top
TRACE::2021-04-06.14:53:12::SCWReader::Handling sysconfig top
TRACE::2021-04-06.14:53:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.14:53:12::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.14:53:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.14:53:12::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:53:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:53:12::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:53:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.14:53:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:12::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:12::SCWReader::No isolation master present  
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:18::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-06.14:53:18::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-06.14:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::update - Opened existing hwdb top_13
TRACE::2021-04-06.14:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:18::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:53:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:53:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:53:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.14:53:18::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.14:53:18::SCWPlatform::Opened new HwDB with name top_14
TRACE::2021-04-06.14:53:18::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.14:53:18::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:18::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-06.14:53:18::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-06.14:53:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:18::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-06.14:53:38::SCWMssOS::cleaning the bsp 
TRACE::2021-04-06.14:53:38::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-06.14:53:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-06.14:53:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-06.14:53:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-06.14:53:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-06.14:53:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-06.14:53:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-06.14:53:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-06.14:53:44::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.14:53:44::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.14:53:44::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.14:53:44::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.14:53:44::SCWSystem::Not a boot domain 
LOG::2021-04-06.14:53:44::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.14:53:44::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.14:53:44::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.14:53:44::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.14:53:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:44::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-06.14:53:44::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-06.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:44::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.14:53:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.14:53:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.14:53:44::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-06.14:53:44::SCWMssOS::doing bsp build ... 
TRACE::2021-04-06.14:53:44::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-06.14:53:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-06.14:53:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-06.14:53:44::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-06.14:53:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.14:53:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:53:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:53:44::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:53:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:53:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:53:45::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.14:53:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.14:53:45::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-06.14:53:45::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-06.14:53:45::SCWMssOS::Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-06.14:53:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-06.14:53:45::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-06.14:53:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-06.14:53:45::SCWMssOS::all -Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.14:53:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.14:53:45::SCWMssOS::xtra"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-06.14:53:45::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-06.14:53:45::SCWMssOS::tra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.14:53:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.14:53:45::SCWMssOS::-Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.14:53:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.14:53:45::SCWMssOS::xtra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.14:53:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.14:53:45::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.14:53:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-06.14:53:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-06.14:53:45::SCWMssOS:: -Wextra"

TRACE::2021-04-06.14:53:50::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-06.14:53:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-06.14:53:50::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-06.14:53:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-06.14:53:50::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-06.14:53:50::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:53:50::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-06.14:53:50::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-06.14:53:50::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-06.14:53:50::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-06.14:53:50::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-06.14:53:50::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-06.14:53:50::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-06.14:53:50::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-06.14:53:50::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-06.14:53:50::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-06.14:53:50::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-06.14:53:50::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-06.14:53:50::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-06.14:53:50::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-06.14:53:50::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:53:50::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-06.14:53:50::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-06.14:53:50::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-06.14:53:50::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-06.14:53:50::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-06.14:53:51::SCWMssOS::'Finished building libraries'

TRACE::2021-04-06.14:53:52::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.14:53:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.14:53:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.14:53:53::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.14:53:53::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.14:53:53::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.14:53:53::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.14:53:53::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.14:53:53::SCWSystem::dir created 
TRACE::2021-04-06.14:53:53::SCWSystem::Writing the bif 
TRACE::2021-04-06.14:53:53::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.14:53:53::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.14:53:53::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.14:53:53::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.14:53:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.14:53:53::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.14:53:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:53::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-06.14:53:53::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-06.14:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:53::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:53::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:53::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:53::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.14:53:53::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.14:53:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.14:53:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.14:53:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.14:53:53::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-06.14:53:53::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-06.14:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.14:53:53::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.14:53:53::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.14:53:53::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWPlatform::Clearing the existing platform
TRACE::2021-04-06.15:09:12::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-06.15:09:12::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWSystem::Clearing the domains completed.
TRACE::2021-04-06.15:09:12::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened new HwDB with name top_16
TRACE::2021-04-06.15:09:12::SCWReader::Active system found as  top
TRACE::2021-04-06.15:09:12::SCWReader::Handling sysconfig top
TRACE::2021-04-06.15:09:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.15:09:12::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.15:09:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.15:09:12::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:09:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:09:12::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:09:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.15:09:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:12::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:09:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:12::SCWReader::No isolation master present  
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:16::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-06.15:09:16::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-06.15:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:16::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:09:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::update - Opened existing hwdb top_17
TRACE::2021-04-06.15:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:16::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:09:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:09:16::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:09:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.15:09:16::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.15:09:16::SCWPlatform::Opened new HwDB with name top_18
TRACE::2021-04-06.15:09:16::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.15:09:16::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:09:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:09:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:09:16::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:09:16::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:09:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:09:16::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:09:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:09:16::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-06.15:10:46::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.15:10:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.15:10:47::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.15:10:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.15:10:47::SCWSystem::Not a boot domain 
LOG::2021-04-06.15:10:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.15:10:47::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.15:10:47::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.15:10:47::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:10:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:10:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:10:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.15:10:47::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.15:10:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.15:10:47::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-06.15:10:47::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-06.15:10:47::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.15:10:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.15:10:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.15:10:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.15:10:47::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.15:10:47::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.15:10:47::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.15:10:47::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.15:10:47::SCWSystem::dir created 
TRACE::2021-04-06.15:10:47::SCWSystem::Writing the bif 
TRACE::2021-04-06.15:10:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.15:10:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.15:10:47::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.15:10:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:10:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:10:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:10:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:10:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:10:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.15:10:47::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:10:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:10:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:10:47::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:10:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:10:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:10:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:10:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:17:39::SCWMssOS::cleaning the bsp 
TRACE::2021-04-06.15:17:39::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-06.15:17:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-06.15:17:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-06.15:17:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-06.15:17:40::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-06.15:17:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-06.15:17:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-06.15:17:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-06.15:18:49::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.15:18:49::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.15:18:49::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.15:18:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.15:18:49::SCWSystem::Not a boot domain 
LOG::2021-04-06.15:18:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.15:18:49::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.15:18:49::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.15:18:49::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.15:18:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:18:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:18:49::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:18:49::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:18:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:18:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:18:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:49::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.15:18:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.15:18:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.15:18:49::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-06.15:18:49::SCWMssOS::doing bsp build ... 
TRACE::2021-04-06.15:18:49::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-06.15:18:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-06.15:18:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-06.15:18:50::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:18:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:18:50::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:18:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:18:50::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.15:18:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.15:18:50::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-06.15:18:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-06.15:18:50::SCWMssOS::Wextra"

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-06.15:18:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-06.15:18:50::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-06.15:18:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-06.15:18:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-06.15:18:50::SCWMssOS::all -Wextra"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.15:18:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.15:18:51::SCWMssOS::xtra"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.15:18:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.15:18:51::SCWMssOS::xtra"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:18:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:18:51::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-06.15:18:51::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-06.15:18:51::SCWMssOS::tra"

TRACE::2021-04-06.15:18:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.15:18:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.15:18:51::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.15:18:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-06.15:18:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-06.15:18:51::SCWMssOS:: -Wextra"

TRACE::2021-04-06.15:18:56::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-06.15:18:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-06.15:18:56::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-06.15:18:56::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-06.15:18:56::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-06.15:18:56::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:18:56::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-06.15:18:56::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-06.15:18:56::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-06.15:18:56::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-06.15:18:56::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-06.15:18:56::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-06.15:18:56::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-06.15:18:56::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-06.15:18:56::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-06.15:18:56::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-06.15:18:56::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-06.15:18:56::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-06.15:18:56::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-06.15:18:56::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-06.15:18:56::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:18:56::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-06.15:18:56::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-06.15:18:56::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:18:56::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-06.15:18:56::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-06.15:18:57::SCWMssOS::'Finished building libraries'

TRACE::2021-04-06.15:18:59::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.15:18:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.15:18:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.15:18:59::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.15:18:59::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.15:18:59::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.15:18:59::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.15:18:59::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.15:18:59::SCWSystem::dir created 
TRACE::2021-04-06.15:18:59::SCWSystem::Writing the bif 
TRACE::2021-04-06.15:18:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.15:18:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.15:18:59::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.15:18:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:18:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:18:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:18:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:18:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:18:59::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:18:59::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:18:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:18:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:59::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.15:18:59::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.15:18:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:18:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:18:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:18:59::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-06.15:18:59::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-06.15:18:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:18:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:18:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:18:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWPlatform::Clearing the existing platform
TRACE::2021-04-06.15:28:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-06.15:28:38::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWSystem::Clearing the domains completed.
TRACE::2021-04-06.15:28:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened new HwDB with name top_20
TRACE::2021-04-06.15:28:38::SCWReader::Active system found as  top
TRACE::2021-04-06.15:28:38::SCWReader::Handling sysconfig top
TRACE::2021-04-06.15:28:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-06.15:28:38::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.15:28:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-06.15:28:38::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:28:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:28:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-06.15:28:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:38::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:28:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:38::SCWReader::No isolation master present  
TRACE::2021-04-06.15:28:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:42::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.15:28:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:43::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-06.15:28:43::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-06.15:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:43::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:28:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::update - Opened existing hwdb top_21
TRACE::2021-04-06.15:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:43::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:28:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:28:43::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:28:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-06.15:28:43::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-06.15:28:43::SCWPlatform::Opened new HwDB with name top_22
TRACE::2021-04-06.15:28:43::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-06.15:28:43::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:28:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:28:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:28:43::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-06.15:28:43::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-06.15:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:28:43::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:28:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:28:43::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-06.15:28:57::SCWMssOS::cleaning the bsp 
TRACE::2021-04-06.15:28:57::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-06.15:28:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-06.15:28:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-06.15:28:58::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-06.15:28:58::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-06.15:28:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-06.15:29:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-06.15:29:00::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-06.15:29:07::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-06.15:29:07::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-06.15:29:07::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-06.15:29:07::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-06.15:29:07::SCWSystem::Not a boot domain 
LOG::2021-04-06.15:29:07::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-06.15:29:07::SCWDomain::Generating domain artifcats
TRACE::2021-04-06.15:29:07::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-06.15:29:07::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-06.15:29:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:29:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:29:07::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-06.15:29:07::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-06.15:29:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:29:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:29:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:07::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-06.15:29:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-06.15:29:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-06.15:29:07::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-06.15:29:07::SCWMssOS::doing bsp build ... 
TRACE::2021-04-06.15:29:07::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-06.15:29:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-06.15:29:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-06.15:29:07::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:29:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:29:08::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:29:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:29:08::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.15:29:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.15:29:08::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-06.15:29:08::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-06.15:29:08::SCWMssOS::Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-06.15:29:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-06.15:29:08::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-06.15:29:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-06.15:29:08::SCWMssOS::all -Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.15:29:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.15:29:08::SCWMssOS::xtra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-06.15:29:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-06.15:29:08::SCWMssOS::xtra"

TRACE::2021-04-06.15:29:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-06.15:29:08::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-06.15:29:08::SCWMssOS::tra"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-06.15:29:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-06.15:29:08::SCWMssOS::ll -Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-06.15:29:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-06.15:29:08::SCWMssOS::-Wextra"

TRACE::2021-04-06.15:29:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-06.15:29:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-06.15:29:08::SCWMssOS:: -Wextra"

TRACE::2021-04-06.15:29:13::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-06.15:29:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-06.15:29:13::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-06.15:29:13::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2021-04-06.15:29:13::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/mic
TRACE::2021-04-06.15:29:13::SCWMssOS::roblaze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:29:13::SCWMssOS::_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2021-04-06.15:29:13::SCWMssOS::aze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/m
TRACE::2021-04-06.15:29:13::SCWMssOS::icroblaze_exception_handler.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2021-04-06.15:29:13::SCWMssOS::lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaz
TRACE::2021-04-06.15:29:13::SCWMssOS::e_0/lib/microblaze_disable_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microbl
TRACE::2021-04-06.15:29:13::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xi
TRACE::2021-04-06.15:29:13::SCWMssOS::l_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-06.15:29:13::SCWMssOS::vice_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_
TRACE::2021-04-06.15:29:13::SCWMssOS::range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache
TRACE::2021-04-06.15:29:13::SCWMssOS::_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microbla
TRACE::2021-04-06.15:29:13::SCWMssOS::ze_0/lib/xuartlite_selftest.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/mic
TRACE::2021-04-06.15:29:13::SCWMssOS::roblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/li
TRACE::2021-04-06.15:29:13::SCWMssOS::b/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_
TRACE::2021-04-06.15:29:13::SCWMssOS::range.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalida
TRACE::2021-04-06.15:29:13::SCWMssOS::te_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:29:13::SCWMssOS::_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram_g.o microblaze_0/l
TRACE::2021-04-06.15:29:13::SCWMssOS::ib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flus
TRACE::2021-04-06.15:29:13::SCWMssOS::h_dcache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze
TRACE::2021-04-06.15:29:13::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/
TRACE::2021-04-06.15:29:13::SCWMssOS::lib/microblaze_init_icache_range.o

TRACE::2021-04-06.15:29:14::SCWMssOS::'Finished building libraries'

TRACE::2021-04-06.15:29:16::SCWMssOS::Copying to export directory.
TRACE::2021-04-06.15:29:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-06.15:29:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-06.15:29:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-06.15:29:16::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-06.15:29:16::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-06.15:29:16::SCWPlatform::Started preparing the platform 
TRACE::2021-04-06.15:29:16::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-06.15:29:16::SCWSystem::dir created 
TRACE::2021-04-06.15:29:16::SCWSystem::Writing the bif 
TRACE::2021-04-06.15:29:16::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-06.15:29:16::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-06.15:29:16::SCWPlatform::Completed generating the platform
TRACE::2021-04-06.15:29:16::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-06.15:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-06.15:29:16::SCWMssOS::Commit changes completed.
TRACE::2021-04-06.15:29:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:29:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:29:16::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-06.15:29:16::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-06.15:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:29:16::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:29:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:16::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-06.15:29:16::SCWPlatform::updated the xpfm file.
TRACE::2021-04-06.15:29:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-06.15:29:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-06.15:29:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-06.15:29:16::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-06.15:29:16::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-06.15:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-06.15:29:16::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-06.15:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-06.15:29:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened new HwDB with name top
TRACE::2021-04-08.16:21:47::SCWReader::Active system found as  top
TRACE::2021-04-08.16:21:47::SCWReader::Handling sysconfig top
TRACE::2021-04-08.16:21:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-08.16:21:47::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:21:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-08.16:21:47::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:21:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:21:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-08.16:21:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:47::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:47::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:21:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:47::SCWReader::No isolation master present  
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:49::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-08.16:21:49::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-08.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:21:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-04-08.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:21:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:21:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:21:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:21:49::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:21:49::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-04-08.16:21:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:21:49::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:21:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:21:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:21:49::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-08.16:21:49::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-08.16:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:21:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:21:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:21:49::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-08.16:22:05::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-08.16:22:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-08.16:22:05::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-08.16:22:05::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-08.16:22:05::SCWSystem::Not a boot domain 
LOG::2021-04-08.16:22:05::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-08.16:22:05::SCWDomain::Generating domain artifcats
TRACE::2021-04-08.16:22:05::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-08.16:22:05::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-08.16:22:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:22:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:22:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-08.16:22:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-08.16:22:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:22:05::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:05::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:22:05::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:05::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-08.16:22:05::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-08.16:22:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-08.16:22:05::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-08.16:22:05::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-08.16:22:05::SCWMssOS::Copying to export directory.
TRACE::2021-04-08.16:22:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-08.16:22:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-08.16:22:08::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-08.16:22:08::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-08.16:22:08::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-08.16:22:08::SCWPlatform::Started preparing the platform 
TRACE::2021-04-08.16:22:08::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-08.16:22:08::SCWSystem::dir created 
TRACE::2021-04-08.16:22:08::SCWSystem::Writing the bif 
TRACE::2021-04-08.16:22:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-08.16:22:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-08.16:22:08::SCWPlatform::Completed generating the platform
TRACE::2021-04-08.16:22:08::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:22:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:22:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:22:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:22:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:22:08::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-08.16:22:08::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-08.16:22:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:22:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:22:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:08::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-08.16:22:08::SCWPlatform::updated the xpfm file.
TRACE::2021-04-08.16:22:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:22:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:22:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:22:08::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-08.16:22:08::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-08.16:22:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:22:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:22:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:22:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWPlatform::Clearing the existing platform
TRACE::2021-04-08.16:36:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-08.16:36:07::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWSystem::Clearing the domains completed.
TRACE::2021-04-08.16:36:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-04-08.16:36:07::SCWReader::Active system found as  top
TRACE::2021-04-08.16:36:07::SCWReader::Handling sysconfig top
TRACE::2021-04-08.16:36:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-08.16:36:07::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:36:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-08.16:36:07::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:36:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:36:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:36:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-08.16:36:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:07::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:36:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:07::SCWReader::No isolation master present  
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-08.16:36:12::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-08.16:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:36:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:12::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-04-08.16:36:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:12::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:36:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:36:12::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:36:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:36:12::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:36:13::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-04-08.16:36:13::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:36:13::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:13::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:36:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:36:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:36:13::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-08.16:36:13::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-08.16:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:36:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:13::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:36:13::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:36:13::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-08.16:38:20::SCWPlatform::Clearing the existing platform
TRACE::2021-04-08.16:38:20::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-08.16:38:20::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:20::SCWSystem::Clearing the domains completed.
TRACE::2021-04-08.16:38:20::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-08.16:38:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:20::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:20::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-04-08.16:38:21::SCWReader::Active system found as  top
TRACE::2021-04-08.16:38:21::SCWReader::Handling sysconfig top
TRACE::2021-04-08.16:38:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:21::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-08.16:38:21::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:38:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-08.16:38:21::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:38:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:38:21::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:38:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-08.16:38:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:21::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:21::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:21::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:21::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:21::SCWReader::No isolation master present  
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:24::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-08.16:38:24::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-08.16:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:24::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:24::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::update - Opened existing hwdb top_7
TRACE::2021-04-08.16:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:24::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:38:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:38:24::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:38:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-08.16:38:24::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-08.16:38:24::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-04-08.16:38:24::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-08.16:38:24::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:24::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-08.16:38:24::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-08.16:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:24::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:24::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:24::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-08.16:38:31::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-08.16:38:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-08.16:38:32::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-08.16:38:32::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-08.16:38:32::SCWSystem::Not a boot domain 
LOG::2021-04-08.16:38:32::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-08.16:38:32::SCWDomain::Generating domain artifcats
TRACE::2021-04-08.16:38:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-08.16:38:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-08.16:38:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-08.16:38:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-08.16:38:32::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-08.16:38:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-08.16:38:32::SCWMssOS::Copying to export directory.
TRACE::2021-04-08.16:38:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-08.16:38:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-08.16:38:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-08.16:38:32::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-08.16:38:32::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-08.16:38:32::SCWPlatform::Started preparing the platform 
TRACE::2021-04-08.16:38:32::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-08.16:38:32::SCWSystem::dir created 
TRACE::2021-04-08.16:38:32::SCWSystem::Writing the bif 
TRACE::2021-04-08.16:38:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-08.16:38:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-08.16:38:32::SCWPlatform::Completed generating the platform
TRACE::2021-04-08.16:38:32::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-08.16:38:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-08.16:38:32::SCWMssOS::Commit changes completed.
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-08.16:38:32::SCWPlatform::updated the xpfm file.
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-08.16:38:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-08.16:38:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-08.16:38:32::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-08.16:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-08.16:38:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-08.16:38:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-08.16:38:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-04-09.15:38:03::SCWReader::Active system found as  top
TRACE::2021-04-09.15:38:03::SCWReader::Handling sysconfig top
TRACE::2021-04-09.15:38:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-09.15:38:03::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.15:38:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-09.15:38:03::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.15:38:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.15:38:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.15:38:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-09.15:38:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:03::SCWReader::No isolation master present  
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.15:38:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:05::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-09.15:38:05::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-09.15:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:05::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:05::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:05::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:05::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.15:38:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:05::SCWPlatform::update - Opened existing hwdb top_2
TRACE::2021-04-09.15:38:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:05::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.15:38:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.15:38:05::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.15:38:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.15:38:05::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.15:38:06::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-04-09.15:38:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.15:38:06::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.15:38:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:06::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:38:06::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:38:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:06::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9fc0a85e082e98e8d9d50cba6085b1e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-09.15:38:12::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-09.15:38:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-09.15:38:13::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-09.15:38:13::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-09.15:38:13::SCWSystem::Not a boot domain 
LOG::2021-04-09.15:38:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-09.15:38:13::SCWDomain::Generating domain artifcats
TRACE::2021-04-09.15:38:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-09.15:38:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-09.15:38:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:13::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:38:13::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:13::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:13::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:13::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-09.15:38:13::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:14::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-04-09.15:38:21::SCWMssOS::doing bsp build ... 
TRACE::2021-04-09.15:38:21::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-09.15:38:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-09.15:38:22::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-09.15:38:22::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:22::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-09.15:38:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-09.15:38:22::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:22::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:22::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-09.15:38:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-09.15:38:22::SCWMssOS::ll -Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-09.15:38:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-09.15:38:22::SCWMssOS::Wextra"

TRACE::2021-04-09.15:38:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-09.15:38:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-09.15:38:22::SCWMssOS::all -Wextra"

TRACE::2021-04-09.15:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-09.15:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-09.15:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-09.15:38:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:23::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-09.15:38:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-09.15:38:23::SCWMssOS::ll -Wextra"

TRACE::2021-04-09.15:38:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-09.15:38:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:24::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-09.15:38:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:24::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:24::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:24::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-09.15:38:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-09.15:38:24::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-09.15:38:24::SCWMssOS::tra"

TRACE::2021-04-09.15:38:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-09.15:38:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-09.15:38:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-09.15:38:24::SCWMssOS:: -Wextra"

TRACE::2021-04-09.15:38:26::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-09.15:38:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-09.15:38:28::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-09.15:38:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/microblaze_invalidate_icache_range.o micr
TRACE::2021-04-09.15:38:28::SCWMssOS::oblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_disabl
TRACE::2021-04-09.15:38:28::SCWMssOS::e_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_enab
TRACE::2021-04-09.15:38:28::SCWMssOS::le_icache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_
TRACE::2021-04-09.15:38:28::SCWMssOS::ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/inbyte.o microbl
TRACE::2021-04-09.15:38:28::SCWMssOS::aze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/microblaze_disa
TRACE::2021-04-09.15:38:28::SCWMssOS::ble_dcache.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interru
TRACE::2021-04-09.15:38:28::SCWMssOS::pts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_ica
TRACE::2021-04-09.15:38:28::SCWMssOS::che.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/l
TRACE::2021-04-09.15:38:28::SCWMssOS::ib/xgpio_selftest.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0
TRACE::2021-04-09.15:38:28::SCWMssOS::/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/
TRACE::2021-04-09.15:38:28::SCWMssOS::lib/xspi_options.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_in
TRACE::2021-04-09.15:38:28::SCWMssOS::validate_dcache_range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_srp
TRACE::2021-04-09.15:38:28::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o m
TRACE::2021-04-09.15:38:28::SCWMssOS::icroblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/microblaze_selftest.o microblaze_0/l
TRACE::2021-04-09.15:38:28::SCWMssOS::ib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xbram_g.o microblaze_0
TRACE::2021-04-09.15:38:28::SCWMssOS::/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_ena
TRACE::2021-04-09.15:38:28::SCWMssOS::ble_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_init_dcache_r
TRACE::2021-04-09.15:38:28::SCWMssOS::ange.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib
TRACE::2021-04-09.15:38:28::SCWMssOS::/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/x
TRACE::2021-04-09.15:38:28::SCWMssOS::gpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o mi
TRACE::2021-04-09.15:38:28::SCWMssOS::croblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_
TRACE::2021-04-09.15:38:28::SCWMssOS::0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/li
TRACE::2021-04-09.15:38:28::SCWMssOS::b/microblaze_init_icache_range.o microblaze_0/lib/xil_util.o microblaze_0/lib/fcntl.o

TRACE::2021-04-09.15:38:29::SCWMssOS::'Finished building libraries'

TRACE::2021-04-09.15:38:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-09.15:38:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-09.15:38:30::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-09.15:38:30::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-09.15:38:30::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-09.15:38:30::SCWPlatform::Started preparing the platform 
TRACE::2021-04-09.15:38:30::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-09.15:38:30::SCWSystem::dir created 
TRACE::2021-04-09.15:38:30::SCWSystem::Writing the bif 
TRACE::2021-04-09.15:38:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-09.15:38:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-09.15:38:30::SCWPlatform::Completed generating the platform
TRACE::2021-04-09.15:38:30::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.15:38:30::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-09.15:38:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-09.15:38:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-09.15:38:30::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-09.15:38:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.15:38:30::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:30::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.15:38:30::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:30::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:38:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:30::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:30::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:30::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:30::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-09.15:38:30::SCWPlatform::updated the xpfm file.
TRACE::2021-04-09.15:38:30::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:30::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:30::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:38:30::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:38:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:30::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:30::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:30::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:35::SCWMssOS::cleaning the bsp 
TRACE::2021-04-09.15:38:35::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-09.15:38:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-09.15:38:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-09.15:38:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-09.15:38:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-09.15:38:37::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-09.15:38:37::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-09.15:38:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-09.15:38:37::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-09.15:38:55::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-09.15:38:55::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-09.15:38:55::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-09.15:38:55::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-09.15:38:55::SCWSystem::Not a boot domain 
LOG::2021-04-09.15:38:55::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-09.15:38:55::SCWDomain::Generating domain artifcats
TRACE::2021-04-09.15:38:55::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-09.15:38:55::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-09.15:38:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:38:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:38:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:38:55::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:38:55::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:38:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:38:55::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:55::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:38:55::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:55::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-09.15:38:55::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:38:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-09.15:38:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-09.15:38:55::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-09.15:38:55::SCWMssOS::doing bsp build ... 
TRACE::2021-04-09.15:38:55::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-09.15:38:55::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-09.15:38:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-09.15:38:55::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:55::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-09.15:38:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-09.15:38:55::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:55::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:55::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-09.15:38:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-09.15:38:55::SCWMssOS::ll -Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-09.15:38:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-09.15:38:55::SCWMssOS::Wextra"

TRACE::2021-04-09.15:38:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-09.15:38:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-09.15:38:55::SCWMssOS::all -Wextra"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:56::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-09.15:38:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-09.15:38:56::SCWMssOS::ll -Wextra"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:56::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-09.15:38:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-09.15:38:56::SCWMssOS::-Wextra"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-09.15:38:56::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-09.15:38:56::SCWMssOS::tra"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-09.15:38:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-09.15:38:56::SCWMssOS:: -Wextra"

TRACE::2021-04-09.15:38:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-09.15:38:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-09.15:38:56::SCWMssOS::xtra"

TRACE::2021-04-09.15:38:57::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-09.15:39:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-09.15:39:00::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-09.15:39:00::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze
TRACE::2021-04-09.15:39:00::SCWMssOS::_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_me
TRACE::2021-04-09.15:39:00::SCWMssOS::m.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/m
TRACE::2021-04-09.15:39:00::SCWMssOS::icroblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_s
TRACE::2021-04-09.15:39:00::SCWMssOS::init.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/
TRACE::2021-04-09.15:39:00::SCWMssOS::xil_cache.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_exception_han
TRACE::2021-04-09.15:39:00::SCWMssOS::dler.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o 
TRACE::2021-04-09.15:39:00::SCWMssOS::microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o 
TRACE::2021-04-09.15:39:00::SCWMssOS::microblaze_0/lib/_exit.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_exception
TRACE::2021-04-09.15:39:00::SCWMssOS::s.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microb
TRACE::2021-04-09.15:39:00::SCWMssOS::laze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_
TRACE::2021-04-09.15:39:00::SCWMssOS::0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-09.15:39:00::SCWMssOS::vice_write_frame.o microblaze_0/lib/fcntl.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/micr
TRACE::2021-04-09.15:39:00::SCWMssOS::oblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/mi
TRACE::2021-04-09.15:39:00::SCWMssOS::croblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartl
TRACE::2021-04-09.15:39:00::SCWMssOS::ite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaz
TRACE::2021-04-09.15:39:00::SCWMssOS::e_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/in
TRACE::2021-04-09.15:39:00::SCWMssOS::byte.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_flush_dcache.o microbla
TRACE::2021-04-09.15:39:00::SCWMssOS::ze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/l
TRACE::2021-04-09.15:39:00::SCWMssOS::ib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/
TRACE::2021-04-09.15:39:00::SCWMssOS::lib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microbl
TRACE::2021-04-09.15:39:00::SCWMssOS::aze_0/lib/print.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhw
TRACE::2021-04-09.15:39:00::SCWMssOS::icap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_update_dcach
TRACE::2021-04-09.15:39:00::SCWMssOS::e.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-09.15:39:00::SCWMssOS::'Finished building libraries'

TRACE::2021-04-09.15:39:02::SCWMssOS::Copying to export directory.
TRACE::2021-04-09.15:39:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-09.15:39:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-09.15:39:03::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-09.15:39:03::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-09.15:39:03::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-09.15:39:03::SCWPlatform::Started preparing the platform 
TRACE::2021-04-09.15:39:03::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-09.15:39:03::SCWSystem::dir created 
TRACE::2021-04-09.15:39:03::SCWSystem::Writing the bif 
TRACE::2021-04-09.15:39:03::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-09.15:39:03::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-09.15:39:03::SCWPlatform::Completed generating the platform
TRACE::2021-04-09.15:39:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:39:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.15:39:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.15:39:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.15:39:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:39:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:39:03::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:39:03::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:39:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:39:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:39:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:39:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:39:03::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-09.15:39:03::SCWPlatform::updated the xpfm file.
TRACE::2021-04-09.15:39:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.15:39:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.15:39:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.15:39:03::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-09.15:39:03::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-09.15:39:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.15:39:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.15:39:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.15:39:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:43::SCWPlatform::Clearing the existing platform
TRACE::2021-04-09.16:03:43::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-09.16:03:43::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:43::SCWSystem::Clearing the domains completed.
TRACE::2021-04-09.16:03:43::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-09.16:03:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:43::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:43::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-04-09.16:03:44::SCWReader::Active system found as  top
TRACE::2021-04-09.16:03:44::SCWReader::Handling sysconfig top
TRACE::2021-04-09.16:03:44::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-09.16:03:44::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.16:03:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-09.16:03:44::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:03:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:03:44::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:03:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-09.16:03:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:44::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:44::SCWReader::No isolation master present  
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:47::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-09.16:03:47::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-09.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::update - Opened existing hwdb top_6
TRACE::2021-04-09.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:03:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:03:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:03:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.16:03:47::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.16:03:47::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-04-09.16:03:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.16:03:47::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:47::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-09.16:03:47::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-09.16:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-09.16:03:56::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-09.16:03:56::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-09.16:03:56::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-09.16:03:56::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-09.16:03:56::SCWSystem::Not a boot domain 
LOG::2021-04-09.16:03:56::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-09.16:03:56::SCWDomain::Generating domain artifcats
TRACE::2021-04-09.16:03:56::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-09.16:03:56::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-09.16:03:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:56::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-09.16:03:56::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-09.16:03:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:56::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-09.16:03:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-09.16:03:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-09.16:03:56::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-09.16:03:56::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-09.16:03:56::SCWMssOS::Copying to export directory.
TRACE::2021-04-09.16:03:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-09.16:03:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-09.16:03:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-09.16:03:57::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-09.16:03:57::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-09.16:03:57::SCWPlatform::Started preparing the platform 
TRACE::2021-04-09.16:03:57::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-09.16:03:57::SCWSystem::dir created 
TRACE::2021-04-09.16:03:57::SCWSystem::Writing the bif 
TRACE::2021-04-09.16:03:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-09.16:03:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-09.16:03:57::SCWPlatform::Completed generating the platform
TRACE::2021-04-09.16:03:57::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:03:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:03:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:03:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:57::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-09.16:03:57::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-09.16:03:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:57::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-09.16:03:57::SCWPlatform::updated the xpfm file.
TRACE::2021-04-09.16:03:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:03:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:03:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:03:57::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-09.16:03:57::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-09.16:03:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:03:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:03:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:03:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:34::SCWPlatform::Clearing the existing platform
TRACE::2021-04-09.16:31:34::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-09.16:31:34::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:34::SCWSystem::Clearing the domains completed.
TRACE::2021-04-09.16:31:34::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-09.16:31:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:34::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:34::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened new HwDB with name top_9
TRACE::2021-04-09.16:31:35::SCWReader::Active system found as  top
TRACE::2021-04-09.16:31:35::SCWReader::Handling sysconfig top
TRACE::2021-04-09.16:31:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-09.16:31:35::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.16:31:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-09.16:31:35::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:31:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:31:35::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:31:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-09.16:31:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:35::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:35::SCWReader::No isolation master present  
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:39::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-09.16:31:39::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-09.16:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:39::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::update - Opened existing hwdb top_10
TRACE::2021-04-09.16:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:39::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:31:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:31:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:31:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-09.16:31:39::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-09.16:31:39::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-04-09.16:31:39::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-09.16:31:39::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:39::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-09.16:31:39::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-09.16:31:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:39::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:39::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-09.16:31:46::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-09.16:31:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-09.16:31:46::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-09.16:31:46::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-09.16:31:46::SCWSystem::Not a boot domain 
LOG::2021-04-09.16:31:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-09.16:31:46::SCWDomain::Generating domain artifcats
TRACE::2021-04-09.16:31:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-09.16:31:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-09.16:31:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:46::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-09.16:31:46::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-09.16:31:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:46::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:46::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:46::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-09.16:31:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-09.16:31:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-09.16:31:46::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-09.16:31:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-09.16:31:46::SCWMssOS::Copying to export directory.
TRACE::2021-04-09.16:31:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-09.16:31:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-09.16:31:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-09.16:31:47::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-09.16:31:47::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-09.16:31:47::SCWPlatform::Started preparing the platform 
TRACE::2021-04-09.16:31:47::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-09.16:31:47::SCWSystem::dir created 
TRACE::2021-04-09.16:31:47::SCWSystem::Writing the bif 
TRACE::2021-04-09.16:31:47::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-09.16:31:47::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-09.16:31:47::SCWPlatform::Completed generating the platform
TRACE::2021-04-09.16:31:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-09.16:31:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-09.16:31:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-09.16:31:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:47::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-09.16:31:47::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-09.16:31:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-09.16:31:47::SCWPlatform::updated the xpfm file.
TRACE::2021-04-09.16:31:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-09.16:31:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-09.16:31:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-09.16:31:47::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-09.16:31:47::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-09.16:31:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-09.16:31:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-09.16:31:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-09.16:31:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:19::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:19::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:19::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-04-13.12:46:22::SCWReader::Active system found as  top
TRACE::2021-04-13.12:46:22::SCWReader::Handling sysconfig top
TRACE::2021-04-13.12:46:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.12:46:22::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.12:46:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.12:46:22::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.12:46:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.12:46:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:46:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.12:46:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:22::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:46:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:22::SCWReader::No isolation master present  
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:33::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-13.12:46:33::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-13.12:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:33::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:46:33::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::update - Opened existing hwdb top_1
TRACE::2021-04-13.12:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:33::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.12:46:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.12:46:33::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:46:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.12:46:33::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.12:46:33::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-04-13.12:46:33::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.12:46:33::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:46:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:46:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:46:33::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-13.12:46:33::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-13.12:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:46:33::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:46:33::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:46:33::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-13.12:48:34::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.12:48:34::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.12:48:34::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.12:48:34::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-04-13.12:48:34::SCWReader::Active system found as  top
TRACE::2021-04-13.12:48:34::SCWReader::Handling sysconfig top
TRACE::2021-04-13.12:48:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:34::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.12:48:34::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.12:48:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.12:48:34::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.12:48:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.12:48:34::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:48:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.12:48:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:34::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:34::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:48:34::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:34::SCWReader::No isolation master present  
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:40::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-13.12:48:40::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:40::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:48:40::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::update - Opened existing hwdb top_4
TRACE::2021-04-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:40::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.12:48:40::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.12:48:40::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:48:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.12:48:40::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.12:48:40::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-04-13.12:48:40::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.12:48:40::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:48:40::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:48:40::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-13.12:48:40::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-13.12:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:48:40::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:48:40::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:48:40::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-13.12:48:58::SCWMssOS::cleaning the bsp 
TRACE::2021-04-13.12:48:58::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-13.12:48:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-13.12:48:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-13.12:49:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-13.12:49:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-13.12:49:00::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-13.12:49:01::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-13.12:49:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-13.12:49:01::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-13.12:49:09::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.12:49:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.12:49:09::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.12:49:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.12:49:09::SCWSystem::Not a boot domain 
LOG::2021-04-13.12:49:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.12:49:09::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.12:49:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.12:49:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.12:49:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:09::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:09::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:09::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:49:09::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:49:09::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-13.12:49:09::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-13.12:49:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:49:09::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:49:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:09::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.12:49:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:10::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-04-13.12:49:15::SCWMssOS::doing bsp build ... 
TRACE::2021-04-13.12:49:15::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-13.12:49:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-13.12:49:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-13.12:49:15::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.12:49:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.12:49:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-13.12:49:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-13.12:49:15::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.12:49:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.12:49:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.12:49:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.12:49:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.12:49:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.12:49:15::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-13.12:49:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-13.12:49:15::SCWMssOS::Wextra"

TRACE::2021-04-13.12:49:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-13.12:49:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-13.12:49:15::SCWMssOS::all -Wextra"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.12:49:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.12:49:16::SCWMssOS::xtra"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.12:49:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.12:49:16::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.12:49:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.12:49:16::SCWMssOS::xtra"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.12:49:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.12:49:16::SCWMssOS::xtra"

TRACE::2021-04-13.12:49:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.12:49:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.12:49:16::SCWMssOS::-Wextra"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-13.12:49:16::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-13.12:49:16::SCWMssOS::tra"

TRACE::2021-04-13.12:49:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-13.12:49:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-13.12:49:16::SCWMssOS:: -Wextra"

TRACE::2021-04-13.12:49:20::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-13.12:49:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-13.12:49:20::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-13.12:49:20::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xil_printf.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_
TRACE::2021-04-13.12:49:20::SCWMssOS::l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib
TRACE::2021-04-13.12:49:20::SCWMssOS::/microblaze_enable_icache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_dcache.o microbl
TRACE::2021-04-13.12:49:20::SCWMssOS::aze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o m
TRACE::2021-04-13.12:49:20::SCWMssOS::icroblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xi
TRACE::2021-04-13.12:49:20::SCWMssOS::l_cache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/print.o microblaze_0/lib/
TRACE::2021-04-13.12:49:20::SCWMssOS::pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_s
TRACE::2021-04-13.12:49:20::SCWMssOS::elftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g
TRACE::2021-04-13.12:49:20::SCWMssOS::.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xil_clocking.o m
TRACE::2021-04-13.12:49:20::SCWMssOS::icroblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_
TRACE::2021-04-13.12:49:20::SCWMssOS::0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib
TRACE::2021-04-13.12:49:20::SCWMssOS::/xhwicap_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xhwicap_int
TRACE::2021-04-13.12:49:20::SCWMssOS::r.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/mic
TRACE::2021-04-13.12:49:20::SCWMssOS::roblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_
TRACE::2021-04-13.12:49:20::SCWMssOS::0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/hw
TRACE::2021-04-13.12:49:20::SCWMssOS::_exception_handler.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o m
TRACE::2021-04-13.12:49:20::SCWMssOS::icroblaze_0/lib/xil_testcache.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/inbyte.o microblaze_0/lib/microbl
TRACE::2021-04-13.12:49:20::SCWMssOS::aze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2021-04-13.12:49:20::SCWMssOS::init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o mi
TRACE::2021-04-13.12:49:20::SCWMssOS::croblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o micr
TRACE::2021-04-13.12:49:20::SCWMssOS::oblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o micr
TRACE::2021-04-13.12:49:20::SCWMssOS::oblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/
TRACE::2021-04-13.12:49:20::SCWMssOS::microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/micr
TRACE::2021-04-13.12:49:20::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/fcntl.o

TRACE::2021-04-13.12:49:21::SCWMssOS::'Finished building libraries'

TRACE::2021-04-13.12:49:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.12:49:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.12:49:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.12:49:22::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.12:49:22::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.12:49:22::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.12:49:22::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.12:49:22::SCWSystem::dir created 
TRACE::2021-04-13.12:49:22::SCWSystem::Writing the bif 
TRACE::2021-04-13.12:49:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.12:49:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.12:49:22::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.12:49:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.12:49:22::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-13.12:49:22::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-13.12:49:22::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-13.12:49:22::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-13.12:49:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.12:49:22::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.12:49:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:49:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:49:22::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-13.12:49:22::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-13.12:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:49:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:49:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"281c2ed26ed2db124d068c5023fd87d9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.12:49:22::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.12:49:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.12:49:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.12:49:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.12:49:23::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-13.12:49:23::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-13.12:49:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.12:49:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.12:49:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.12:49:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.13:17:45::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.13:17:45::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.13:17:45::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-04-13.13:17:45::SCWReader::Active system found as  top
TRACE::2021-04-13.13:17:45::SCWReader::Handling sysconfig top
TRACE::2021-04-13.13:17:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:17:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.13:17:45::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.13:17:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.13:17:45::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.13:17:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.13:17:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.13:17:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.13:17:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:17:45::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:17:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:17:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:17:45::SCWReader::No isolation master present  
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:20:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:20:55::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-13.13:20:55::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-13.13:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:20:55::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:20:55::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::update - Opened existing hwdb top_8
TRACE::2021-04-13.13:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:20:55::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.13:20:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.13:20:55::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.13:20:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.13:20:55::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.13:20:55::SCWPlatform::Opened new HwDB with name top_9
TRACE::2021-04-13.13:20:55::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.13:20:55::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:20:55::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:20:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:20:55::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-13.13:20:55::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-13.13:20:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:20:55::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:20:55::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:20:55::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"281c2ed26ed2db124d068c5023fd87d9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-13.13:21:03::SCWMssOS::cleaning the bsp 
TRACE::2021-04-13.13:21:03::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-13.13:21:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-13.13:21:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-13.13:21:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-13.13:21:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-13.13:21:05::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-13.13:21:05::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-13.13:21:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-13.13:21:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-13.13:21:12::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.13:21:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.13:21:12::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.13:21:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.13:21:12::SCWSystem::Not a boot domain 
LOG::2021-04-13.13:21:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.13:21:12::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.13:21:12::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.13:21:12::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.13:21:12::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:12::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:12::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:12::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:21:12::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:21:12::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-13.13:21:12::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-13.13:21:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:21:12::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:12::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:21:12::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:12::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.13:21:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:13::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-04-13.13:21:16::SCWMssOS::doing bsp build ... 
TRACE::2021-04-13.13:21:16::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-13.13:21:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-13.13:21:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-13.13:21:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.13:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.13:21:17::SCWMssOS::-Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-13.13:21:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-13.13:21:17::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.13:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.13:21:17::SCWMssOS::-Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.13:21:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.13:21:17::SCWMssOS::-Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.13:21:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.13:21:17::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-13.13:21:17::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-13.13:21:17::SCWMssOS::Wextra"

TRACE::2021-04-13.13:21:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-13.13:21:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-13.13:21:17::SCWMssOS::all -Wextra"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.13:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.13:21:18::SCWMssOS::xtra"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.13:21:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.13:21:18::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.13:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.13:21:18::SCWMssOS::xtra"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.13:21:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.13:21:18::SCWMssOS::xtra"

TRACE::2021-04-13.13:21:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.13:21:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.13:21:18::SCWMssOS::-Wextra"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-13.13:21:18::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-13.13:21:18::SCWMssOS::tra"

TRACE::2021-04-13.13:21:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-13.13:21:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-13.13:21:18::SCWMssOS:: -Wextra"

TRACE::2021-04-13.13:21:21::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-13.13:21:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-13.13:21:22::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-13.13:21:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze
TRACE::2021-04-13.13:21:22::SCWMssOS::_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.
TRACE::2021-04-13.13:21:22::SCWMssOS::o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_flush_dcache.o microbl
TRACE::2021-04-13.13:21:22::SCWMssOS::aze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o m
TRACE::2021-04-13.13:21:22::SCWMssOS::icroblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_testi
TRACE::2021-04-13.13:21:22::SCWMssOS::o.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_in
TRACE::2021-04-13.13:21:22::SCWMssOS::validate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaz
TRACE::2021-04-13.13:21:22::SCWMssOS::e_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_clocking.o m
TRACE::2021-04-13.13:21:22::SCWMssOS::icroblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xhwi
TRACE::2021-04-13.13:21:22::SCWMssOS::cap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio
TRACE::2021-04-13.13:21:22::SCWMssOS::.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microbla
TRACE::2021-04-13.13:21:22::SCWMssOS::ze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2021-04-13.13:21:22::SCWMssOS::roblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0
TRACE::2021-04-13.13:21:22::SCWMssOS::/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/hw_
TRACE::2021-04-13.13:21:22::SCWMssOS::exception_handler.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o mi
TRACE::2021-04-13.13:21:22::SCWMssOS::croblaze_0/lib/xil_testcache.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microbl
TRACE::2021-04-13.13:21:22::SCWMssOS::aze_scrub.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/xua
TRACE::2021-04-13.13:21:22::SCWMssOS::rtlite_intr.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_
TRACE::2021-04-13.13:21:22::SCWMssOS::0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o mi
TRACE::2021-04-13.13:21:22::SCWMssOS::croblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o micr
TRACE::2021-04-13.13:21:22::SCWMssOS::oblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o micr
TRACE::2021-04-13.13:21:22::SCWMssOS::oblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/
TRACE::2021-04-13.13:21:22::SCWMssOS::microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/micr
TRACE::2021-04-13.13:21:22::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/fcntl.o

TRACE::2021-04-13.13:21:22::SCWMssOS::'Finished building libraries'

TRACE::2021-04-13.13:21:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.13:21:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.13:21:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.13:21:24::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.13:21:24::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.13:21:24::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.13:21:24::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.13:21:24::SCWSystem::dir created 
TRACE::2021-04-13.13:21:24::SCWSystem::Writing the bif 
TRACE::2021-04-13.13:21:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.13:21:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.13:21:24::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.13:21:24::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.13:21:24::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-13.13:21:24::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-13.13:21:24::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-13.13:21:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-13.13:21:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.13:21:24::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:24::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.13:21:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:21:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:21:24::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-13.13:21:24::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-13.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:21:24::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:24::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:21:24::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:24::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.13:21:24::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.13:21:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.13:21:24::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.13:21:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.13:21:24::SCWPlatform::Trying to set the existing hwdb with name top_9
TRACE::2021-04-13.13:21:24::SCWPlatform::Opened existing hwdb top_9
TRACE::2021-04-13.13:21:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.13:21:24::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.13:21:24::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.13:21:24::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.14:40:41::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.14:40:41::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.14:40:41::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-04-13.14:40:41::SCWReader::Active system found as  top
TRACE::2021-04-13.14:40:41::SCWReader::Handling sysconfig top
TRACE::2021-04-13.14:40:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.14:40:41::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.14:40:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.14:40:41::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.14:40:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.14:40:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.14:40:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.14:40:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:41::SCWReader::No isolation master present  
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:45::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-13.14:40:45::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-13.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::update - Opened existing hwdb top_12
TRACE::2021-04-13.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.14:40:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.14:40:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.14:40:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.14:40:45::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.14:40:45::SCWPlatform::Opened new HwDB with name top_13
TRACE::2021-04-13.14:40:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.14:40:45::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:45::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-13.14:40:45::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-13.14:40:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:45::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-13.14:40:57::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.14:40:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.14:40:57::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.14:40:57::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.14:40:57::SCWSystem::Not a boot domain 
LOG::2021-04-13.14:40:57::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.14:40:57::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.14:40:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.14:40:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.14:40:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:57::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-13.14:40:57::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-13.14:40:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:57::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.14:40:57::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.14:40:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.14:40:57::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-13.14:40:57::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-13.14:40:57::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.14:40:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.14:40:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.14:40:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.14:40:57::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.14:40:57::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.14:40:57::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.14:40:57::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.14:40:57::SCWSystem::dir created 
TRACE::2021-04-13.14:40:57::SCWSystem::Writing the bif 
TRACE::2021-04-13.14:40:58::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.14:40:58::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.14:40:58::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.14:40:58::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.14:40:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.14:40:58::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.14:40:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:58::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-13.14:40:58::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-13.14:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:58::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.14:40:58::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.14:40:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.14:40:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.14:40:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.14:40:58::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-13.14:40:58::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-13.14:40:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.14:40:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.14:40:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.14:40:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.16:56:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.16:56:38::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.16:56:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.16:56:38::SCWPlatform::Opened new HwDB with name top_15
TRACE::2021-04-13.16:56:38::SCWReader::Active system found as  top
TRACE::2021-04-13.16:56:38::SCWReader::Handling sysconfig top
TRACE::2021-04-13.16:56:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:38::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.16:56:38::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:38::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.16:56:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.16:56:39::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:39::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:56:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:56:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:56:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.16:56:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.16:56:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:39::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:39::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:39::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:56:39::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:39::SCWReader::No isolation master present  
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:53::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to set the existing hwdb with name top_15
TRACE::2021-04-13.16:56:53::SCWPlatform::Opened existing hwdb top_15
TRACE::2021-04-13.16:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:53::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:53::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:56:53::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:53::SCWPlatform::update - Opened existing hwdb top_16
TRACE::2021-04-13.16:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:53::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:56:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:56:53::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:56:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.16:56:53::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.16:56:54::SCWPlatform::Opened new HwDB with name top_17
TRACE::2021-04-13.16:56:54::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.16:56:54::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:54::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:56:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:56:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:56:54::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-13.16:56:54::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-13.16:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:56:54::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:54::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:56:54::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:56:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-13.16:57:08::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.16:57:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.16:57:09::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.16:57:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.16:57:09::SCWSystem::Not a boot domain 
LOG::2021-04-13.16:57:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.16:57:09::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.16:57:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.16:57:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.16:57:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:09::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:09::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-13.16:57:09::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-13.16:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:09::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.16:57:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.16:57:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.16:57:09::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-13.16:57:09::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-13.16:57:09::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.16:57:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.16:57:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.16:57:09::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.16:57:09::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.16:57:09::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.16:57:09::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.16:57:09::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.16:57:09::SCWSystem::dir created 
TRACE::2021-04-13.16:57:09::SCWSystem::Writing the bif 
TRACE::2021-04-13.16:57:09::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.16:57:09::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.16:57:09::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.16:57:09::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:57:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:57:09::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:57:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:09::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:09::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-13.16:57:09::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-13.16:57:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:09::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:09::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.16:57:09::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.16:57:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:10::SCWPlatform::Trying to set the existing hwdb with name top_17
TRACE::2021-04-13.16:57:10::SCWPlatform::Opened existing hwdb top_17
TRACE::2021-04-13.16:57:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.16:57:25::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.16:57:25::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.16:57:25::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened new HwDB with name top_18
TRACE::2021-04-13.16:57:25::SCWReader::Active system found as  top
TRACE::2021-04-13.16:57:25::SCWReader::Handling sysconfig top
TRACE::2021-04-13.16:57:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.16:57:25::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.16:57:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.16:57:25::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:57:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:57:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:57:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.16:57:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:25::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:25::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:25::SCWReader::No isolation master present  
TRACE::2021-04-13.16:57:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.16:57:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:27::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.16:57:27::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:27::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:27::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:27::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-13.16:57:28::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-13.16:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:28::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:28::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.16:57:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:28::SCWPlatform::update - Opened existing hwdb top_19
TRACE::2021-04-13.16:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:28::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:57:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:57:28::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:57:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.16:57:28::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.16:57:28::SCWPlatform::Opened new HwDB with name top_20
TRACE::2021-04-13.16:57:28::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.16:57:28::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:28::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:28::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-13.16:57:28::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-13.16:57:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:28::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:28::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:28::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-13.16:57:34::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.16:57:34::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.16:57:35::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.16:57:35::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.16:57:35::SCWSystem::Not a boot domain 
LOG::2021-04-13.16:57:35::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.16:57:35::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.16:57:35::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.16:57:35::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.16:57:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:35::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-13.16:57:35::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-13.16:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:35::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.16:57:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.16:57:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.16:57:35::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-13.16:57:35::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-13.16:57:35::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.16:57:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.16:57:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.16:57:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.16:57:35::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.16:57:35::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.16:57:35::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.16:57:35::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.16:57:35::SCWSystem::dir created 
TRACE::2021-04-13.16:57:35::SCWSystem::Writing the bif 
TRACE::2021-04-13.16:57:35::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.16:57:35::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.16:57:35::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.16:57:35::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.16:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.16:57:35::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.16:57:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:36::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-13.16:57:36::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-13.16:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:36::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:36::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:36::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:36::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.16:57:36::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.16:57:36::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:36::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:36::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:36::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.16:57:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.16:57:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.16:57:36::SCWPlatform::Trying to set the existing hwdb with name top_20
TRACE::2021-04-13.16:57:36::SCWPlatform::Opened existing hwdb top_20
TRACE::2021-04-13.16:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.16:57:36::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.16:57:36::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.16:57:36::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:32::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.17:06:32::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.17:06:32::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:32::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.17:06:32::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:32::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:06:32::SCWPlatform::Opened new HwDB with name top_22
TRACE::2021-04-13.17:06:32::SCWReader::Active system found as  top
TRACE::2021-04-13.17:06:32::SCWReader::Handling sysconfig top
TRACE::2021-04-13.17:06:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:32::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:32::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:33::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:33::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:33::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.17:06:33::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:06:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.17:06:33::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:06:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:06:33::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:06:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.17:06:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.17:06:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:33::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:33::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:33::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:33::SCWReader::No isolation master present  
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:06:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:06:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:35::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:35::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:35::SCWPlatform::Trying to set the existing hwdb with name top_22
TRACE::2021-04-13.17:06:35::SCWPlatform::Opened existing hwdb top_22
TRACE::2021-04-13.17:06:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:06:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:36::SCWPlatform::update - Opened existing hwdb top_23
TRACE::2021-04-13.17:06:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:36::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:06:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:06:36::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:06:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:06:36::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:06:36::SCWPlatform::Opened new HwDB with name top_24
TRACE::2021-04-13.17:06:36::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:06:36::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:06:36::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:36::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:36::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-13.17:06:36::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-13.17:06:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:36::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:36::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:36::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-13.17:06:45::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.17:06:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.17:06:46::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.17:06:46::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.17:06:46::SCWSystem::Not a boot domain 
LOG::2021-04-13.17:06:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.17:06:46::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.17:06:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.17:06:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.17:06:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:46::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-13.17:06:46::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-13.17:06:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:46::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:46::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:46::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.17:06:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.17:06:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.17:06:46::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-13.17:06:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-13.17:06:46::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.17:06:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.17:06:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.17:06:46::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.17:06:46::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.17:06:46::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.17:06:46::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.17:06:46::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.17:06:46::SCWSystem::dir created 
TRACE::2021-04-13.17:06:46::SCWSystem::Writing the bif 
TRACE::2021-04-13.17:06:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.17:06:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.17:06:46::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.17:06:46::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:06:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:06:46::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:06:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:46::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-13.17:06:46::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-13.17:06:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:46::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:47::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.17:06:47::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.17:06:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:06:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:06:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:06:47::SCWPlatform::Trying to set the existing hwdb with name top_24
TRACE::2021-04-13.17:06:47::SCWPlatform::Opened existing hwdb top_24
TRACE::2021-04-13.17:06:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:06:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:06:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:06:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.17:14:57::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.17:14:57::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.17:14:57::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened new HwDB with name top_25
TRACE::2021-04-13.17:14:57::SCWReader::Active system found as  top
TRACE::2021-04-13.17:14:57::SCWReader::Handling sysconfig top
TRACE::2021-04-13.17:14:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:14:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.17:14:57::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:14:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.17:14:57::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:14:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:14:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:14:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.17:14:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:14:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:14:57::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:14:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:14:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:14:57::SCWReader::No isolation master present  
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:15:00::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to set the existing hwdb with name top_25
TRACE::2021-04-13.17:15:00::SCWPlatform::Opened existing hwdb top_25
TRACE::2021-04-13.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:00::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:15:00::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::update - Opened existing hwdb top_26
TRACE::2021-04-13.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:00::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:15:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:15:00::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:15:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:15:00::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:15:00::SCWPlatform::Opened new HwDB with name top_27
TRACE::2021-04-13.17:15:00::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:15:00::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:00::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:00::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-13.17:15:00::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-13.17:15:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:00::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:15:00::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:00::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-13.17:15:06::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.17:15:06::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.17:15:06::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.17:15:06::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.17:15:06::SCWSystem::Not a boot domain 
LOG::2021-04-13.17:15:06::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.17:15:06::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.17:15:06::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.17:15:06::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.17:15:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:06::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-13.17:15:06::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-13.17:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:15:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:06::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.17:15:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.17:15:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.17:15:06::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-13.17:15:06::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-13.17:15:06::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.17:15:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.17:15:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.17:15:07::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.17:15:07::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.17:15:07::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.17:15:07::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.17:15:07::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.17:15:07::SCWSystem::dir created 
TRACE::2021-04-13.17:15:07::SCWSystem::Writing the bif 
TRACE::2021-04-13.17:15:07::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.17:15:07::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.17:15:07::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.17:15:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:15:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:15:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:15:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:07::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-13.17:15:07::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-13.17:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:15:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:07::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.17:15:07::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.17:15:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:15:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:15:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:15:07::SCWPlatform::Trying to set the existing hwdb with name top_27
TRACE::2021-04-13.17:15:07::SCWPlatform::Opened existing hwdb top_27
TRACE::2021-04-13.17:15:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:15:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:15:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:15:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWPlatform::Clearing the existing platform
TRACE::2021-04-13.17:27:44::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-13.17:27:44::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWSystem::Clearing the domains completed.
TRACE::2021-04-13.17:27:44::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened new HwDB with name top_29
TRACE::2021-04-13.17:27:44::SCWReader::Active system found as  top
TRACE::2021-04-13.17:27:44::SCWReader::Handling sysconfig top
TRACE::2021-04-13.17:27:44::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-13.17:27:44::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:27:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-13.17:27:44::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:27:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:27:44::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:27:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-13.17:27:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:44::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:27:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:44::SCWReader::No isolation master present  
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:51::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to set the existing hwdb with name top_29
TRACE::2021-04-13.17:27:51::SCWPlatform::Opened existing hwdb top_29
TRACE::2021-04-13.17:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:51::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:27:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::update - Opened existing hwdb top_30
TRACE::2021-04-13.17:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:51::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:27:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:27:51::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:27:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-13.17:27:51::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-13.17:27:51::SCWPlatform::Opened new HwDB with name top_31
TRACE::2021-04-13.17:27:51::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-13.17:27:51::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:27:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:27:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:27:51::SCWPlatform::Trying to set the existing hwdb with name top_31
TRACE::2021-04-13.17:27:51::SCWPlatform::Opened existing hwdb top_31
TRACE::2021-04-13.17:27:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:27:51::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:27:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:27:51::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-13.17:28:06::SCWMssOS::cleaning the bsp 
TRACE::2021-04-13.17:28:06::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-13.17:28:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-13.17:28:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-13.17:28:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-13.17:28:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-13.17:28:08::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-13.17:28:08::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-13.17:28:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-13.17:28:09::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-13.17:28:14::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-13.17:28:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-13.17:28:14::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-13.17:28:14::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-13.17:28:14::SCWSystem::Not a boot domain 
LOG::2021-04-13.17:28:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-13.17:28:14::SCWDomain::Generating domain artifcats
TRACE::2021-04-13.17:28:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-13.17:28:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-13.17:28:14::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:14::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:14::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:14::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:28:14::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:28:14::SCWPlatform::Trying to set the existing hwdb with name top_31
TRACE::2021-04-13.17:28:14::SCWPlatform::Opened existing hwdb top_31
TRACE::2021-04-13.17:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:28:14::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:14::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:28:14::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:14::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-13.17:28:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-13.17:28:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-13.17:28:14::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-13.17:28:14::SCWMssOS::doing bsp build ... 
TRACE::2021-04-13.17:28:14::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-13.17:28:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-13.17:28:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-13.17:28:15::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.17:28:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.17:28:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-13.17:28:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-13.17:28:15::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.17:28:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.17:28:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.17:28:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.17:28:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.17:28:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.17:28:15::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-13.17:28:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-13.17:28:15::SCWMssOS::Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-13.17:28:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-13.17:28:15::SCWMssOS::all -Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.17:28:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.17:28:15::SCWMssOS::xtra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-13.17:28:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-13.17:28:15::SCWMssOS::ll -Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.17:28:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.17:28:15::SCWMssOS::xtra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-13.17:28:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-13.17:28:15::SCWMssOS::xtra"

TRACE::2021-04-13.17:28:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-13.17:28:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-13.17:28:15::SCWMssOS::-Wextra"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-13.17:28:15::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-13.17:28:15::SCWMssOS::tra"

TRACE::2021-04-13.17:28:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-13.17:28:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-13.17:28:15::SCWMssOS:: -Wextra"

TRACE::2021-04-13.17:28:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-13.17:28:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-13.17:28:19::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-13.17:28:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/outbyte.o microblaze_0/lib/xhwicap_sinit.o
TRACE::2021-04-13.17:28:19::SCWMssOS:: microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaz
TRACE::2021-04-13.17:28:19::SCWMssOS::e_0/lib/pvr.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze
TRACE::2021-04-13.17:28:19::SCWMssOS::_disable_dcache.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib
TRACE::2021-04-13.17:28:19::SCWMssOS::/xgpio_sinit.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xspi.o microblaze_0/lib
TRACE::2021-04-13.17:28:19::SCWMssOS::/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_
TRACE::2021-04-13.17:28:19::SCWMssOS::0/lib/xuartlite_intr.o microblaze_0/lib/inbyte.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_scrub.o microblaze_
TRACE::2021-04-13.17:28:19::SCWMssOS::0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microbl
TRACE::2021-04-13.17:28:19::SCWMssOS::aze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_intr.o microblaze_
TRACE::2021-04-13.17:28:19::SCWMssOS::0/lib/xgpio_g.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xgpio_self
TRACE::2021-04-13.17:28:19::SCWMssOS::test.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_print
TRACE::2021-04-13.17:28:19::SCWMssOS::f.o microblaze_0/lib/xio.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/fcntl.o microblaze_0/lib/xhwicap_devi
TRACE::2021-04-13.17:28:19::SCWMssOS::ce_read_frame.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuart
TRACE::2021-04-13.17:28:19::SCWMssOS::lite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sle
TRACE::2021-04-13.17:28:19::SCWMssOS::ep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaz
TRACE::2021-04-13.17:28:19::SCWMssOS::e_0/lib/xil_util.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrup
TRACE::2021-04-13.17:28:19::SCWMssOS::ts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o mic
TRACE::2021-04-13.17:28:19::SCWMssOS::roblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o mi
TRACE::2021-04-13.17:28:19::SCWMssOS::croblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xgpio.o microblaze_0/lib/microblaze_disable_exceptions.o
TRACE::2021-04-13.17:28:19::SCWMssOS:: microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_excep
TRACE::2021-04-13.17:28:19::SCWMssOS::tion.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/x
TRACE::2021-04-13.17:28:19::SCWMssOS::hwicap.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_enabl
TRACE::2021-04-13.17:28:19::SCWMssOS::e_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_exception
TRACE::2021-04-13.17:28:19::SCWMssOS::_handler.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-04-13.17:28:20::SCWMssOS::'Finished building libraries'

TRACE::2021-04-13.17:28:21::SCWMssOS::Copying to export directory.
TRACE::2021-04-13.17:28:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-13.17:28:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-13.17:28:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-13.17:28:22::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-13.17:28:22::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-13.17:28:22::SCWPlatform::Started preparing the platform 
TRACE::2021-04-13.17:28:22::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-13.17:28:22::SCWSystem::dir created 
TRACE::2021-04-13.17:28:22::SCWSystem::Writing the bif 
TRACE::2021-04-13.17:28:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-13.17:28:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-13.17:28:22::SCWPlatform::Completed generating the platform
TRACE::2021-04-13.17:28:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-13.17:28:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-13.17:28:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-13.17:28:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:28:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:28:22::SCWPlatform::Trying to set the existing hwdb with name top_31
TRACE::2021-04-13.17:28:22::SCWPlatform::Opened existing hwdb top_31
TRACE::2021-04-13.17:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:28:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:28:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-13.17:28:22::SCWPlatform::updated the xpfm file.
TRACE::2021-04-13.17:28:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-13.17:28:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-13.17:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-13.17:28:22::SCWPlatform::Trying to set the existing hwdb with name top_31
TRACE::2021-04-13.17:28:22::SCWPlatform::Opened existing hwdb top_31
TRACE::2021-04-13.17:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-13.17:28:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-13.17:28:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-13.17:28:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:00::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:00::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:00::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-04-14.15:44:03::SCWReader::Active system found as  top
TRACE::2021-04-14.15:44:03::SCWReader::Handling sysconfig top
TRACE::2021-04-14.15:44:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.15:44:03::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.15:44:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.15:44:03::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.15:44:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.15:44:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.15:44:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.15:44:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:03::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:03::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:03::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:03::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:03::SCWReader::No isolation master present  
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:17::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-14.15:44:17::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-14.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:17::SCWPlatform::update - Opened existing hwdb top_2
TRACE::2021-04-14.15:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:17::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.15:44:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.15:44:17::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.15:44:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.15:44:17::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.15:44:18::SCWPlatform::Opened new HwDB with name top_3
TRACE::2021-04-14.15:44:18::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.15:44:18::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.15:44:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:18::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-14.15:44:18::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-14.15:44:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:18::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-14.15:44:32::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.15:44:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.15:44:33::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.15:44:33::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.15:44:33::SCWSystem::Not a boot domain 
LOG::2021-04-14.15:44:33::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.15:44:33::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.15:44:33::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.15:44:33::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.15:44:33::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:33::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:33::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:33::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:33::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:33::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-14.15:44:33::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-14.15:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:33::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:33::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:33::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:33::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.15:44:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.15:44:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.15:44:33::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-14.15:44:33::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-14.15:44:33::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.15:44:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.15:44:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.15:44:35::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.15:44:35::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.15:44:35::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.15:44:35::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.15:44:35::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.15:44:35::SCWSystem::dir created 
TRACE::2021-04-14.15:44:35::SCWSystem::Writing the bif 
TRACE::2021-04-14.15:44:35::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.15:44:35::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.15:44:35::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.15:44:35::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.15:44:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.15:44:35::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.15:44:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:35::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-14.15:44:35::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-14.15:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:35::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.15:44:35::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.15:44:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.15:44:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.15:44:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.15:44:35::SCWPlatform::Trying to set the existing hwdb with name top_3
TRACE::2021-04-14.15:44:35::SCWPlatform::Opened existing hwdb top_3
TRACE::2021-04-14.15:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.15:44:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.15:44:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.15:44:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWPlatform::Clearing the existing platform
TRACE::2021-04-14.16:03:02::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-14.16:03:02::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWSystem::Clearing the domains completed.
TRACE::2021-04-14.16:03:02::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened new HwDB with name top_5
TRACE::2021-04-14.16:03:02::SCWReader::Active system found as  top
TRACE::2021-04-14.16:03:02::SCWReader::Handling sysconfig top
TRACE::2021-04-14.16:03:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.16:03:02::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.16:03:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.16:03:02::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:03:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:03:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:03:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.16:03:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:02::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:02::SCWReader::No isolation master present  
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:10::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2021-04-14.16:03:10::SCWPlatform::Opened existing hwdb top_5
TRACE::2021-04-14.16:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::update - Opened existing hwdb top_6
TRACE::2021-04-14.16:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:10::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:03:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:03:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:03:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.16:03:10::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.16:03:10::SCWPlatform::Opened new HwDB with name top_7
TRACE::2021-04-14.16:03:10::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.16:03:10::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:10::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-14.16:03:10::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-14.16:03:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:10::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-14.16:03:18::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.16:03:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.16:03:18::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.16:03:18::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.16:03:18::SCWSystem::Not a boot domain 
LOG::2021-04-14.16:03:18::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.16:03:18::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.16:03:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.16:03:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.16:03:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:18::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-14.16:03:18::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-14.16:03:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:18::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.16:03:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.16:03:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.16:03:18::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-14.16:03:18::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-14.16:03:18::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.16:03:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.16:03:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.16:03:19::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.16:03:19::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.16:03:19::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.16:03:19::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.16:03:19::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.16:03:19::SCWSystem::dir created 
TRACE::2021-04-14.16:03:19::SCWSystem::Writing the bif 
TRACE::2021-04-14.16:03:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.16:03:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.16:03:19::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.16:03:19::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:03:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:03:19::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:03:19::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:19::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:19::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-14.16:03:19::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-14.16:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:19::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:19::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:19::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:19::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.16:03:19::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.16:03:19::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:03:19::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:03:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:03:19::SCWPlatform::Trying to set the existing hwdb with name top_7
TRACE::2021-04-14.16:03:19::SCWPlatform::Opened existing hwdb top_7
TRACE::2021-04-14.16:03:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:03:19::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:03:19::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:03:19::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWPlatform::Clearing the existing platform
TRACE::2021-04-14.16:17:42::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-14.16:17:42::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWSystem::Clearing the domains completed.
TRACE::2021-04-14.16:17:42::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-04-14.16:17:42::SCWReader::Active system found as  top
TRACE::2021-04-14.16:17:42::SCWReader::Handling sysconfig top
TRACE::2021-04-14.16:17:42::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.16:17:42::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.16:17:42::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.16:17:42::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:17:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:17:42::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:17:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.16:17:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:17:42::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:42::SCWReader::No isolation master present  
TRACE::2021-04-14.16:17:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:44::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.16:17:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:45::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-14.16:17:45::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-14.16:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:17:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::update - Opened existing hwdb top_9
TRACE::2021-04-14.16:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:17:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:17:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:17:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.16:17:45::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.16:17:45::SCWPlatform::Opened new HwDB with name top_10
TRACE::2021-04-14.16:17:45::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.16:17:45::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:17:45::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:17:45::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-14.16:17:45::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-14.16:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:17:45::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:17:45::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:17:45::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-14.16:18:17::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.16:18:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.16:18:17::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.16:18:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.16:18:17::SCWSystem::Not a boot domain 
LOG::2021-04-14.16:18:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.16:18:17::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.16:18:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.16:18:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.16:18:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:18:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:18:17::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-14.16:18:17::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-14.16:18:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:18:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:18:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:17::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.16:18:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.16:18:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.16:18:17::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-14.16:18:17::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-14.16:18:17::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.16:18:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.16:18:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.16:18:18::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.16:18:18::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.16:18:18::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.16:18:18::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.16:18:18::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.16:18:18::SCWSystem::dir created 
TRACE::2021-04-14.16:18:18::SCWSystem::Writing the bif 
TRACE::2021-04-14.16:18:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.16:18:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.16:18:18::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.16:18:18::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.16:18:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.16:18:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.16:18:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:18:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:18:18::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-14.16:18:18::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-14.16:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:18:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:18:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:18::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.16:18:18::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.16:18:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.16:18:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.16:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.16:18:18::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-14.16:18:18::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-14.16:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.16:18:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.16:18:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.16:18:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWPlatform::Clearing the existing platform
TRACE::2021-04-14.17:10:34::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-14.17:10:34::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWSystem::Clearing the domains completed.
TRACE::2021-04-14.17:10:34::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened new HwDB with name top_12
TRACE::2021-04-14.17:10:34::SCWReader::Active system found as  top
TRACE::2021-04-14.17:10:34::SCWReader::Handling sysconfig top
TRACE::2021-04-14.17:10:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:34::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.17:10:34::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:10:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.17:10:34::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:10:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:10:34::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:10:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.17:10:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:34::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:34::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:34::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:34::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:34::SCWReader::No isolation master present  
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:46::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-14.17:10:46::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-14.17:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:46::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:46::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::update - Opened existing hwdb top_13
TRACE::2021-04-14.17:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:46::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:10:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:10:46::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:10:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:10:46::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:10:46::SCWPlatform::Opened new HwDB with name top_14
TRACE::2021-04-14.17:10:46::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:10:46::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:46::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:46::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-14.17:10:46::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-14.17:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:46::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:46::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:46::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-14.17:10:53::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.17:10:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.17:10:53::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.17:10:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.17:10:53::SCWSystem::Not a boot domain 
LOG::2021-04-14.17:10:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.17:10:53::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.17:10:53::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.17:10:53::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.17:10:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:53::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-14.17:10:53::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-14.17:10:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:53::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:53::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:53::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:53::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.17:10:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.17:10:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.17:10:53::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-14.17:10:53::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-14.17:10:53::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.17:10:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.17:10:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.17:10:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.17:10:54::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.17:10:54::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.17:10:54::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.17:10:54::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.17:10:54::SCWSystem::dir created 
TRACE::2021-04-14.17:10:54::SCWSystem::Writing the bif 
TRACE::2021-04-14.17:10:54::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.17:10:54::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.17:10:54::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.17:10:54::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:10:54::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:10:54::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:10:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:54::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-14.17:10:54::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-14.17:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:54::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:54::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:54::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:54::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.17:10:54::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.17:10:54::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:10:54::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:10:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:10:54::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-14.17:10:54::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-14.17:10:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:10:54::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:10:54::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:10:54::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWPlatform::Clearing the existing platform
TRACE::2021-04-14.17:12:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-14.17:12:47::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWSystem::Clearing the domains completed.
TRACE::2021-04-14.17:12:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened new HwDB with name top_16
TRACE::2021-04-14.17:12:47::SCWReader::Active system found as  top
TRACE::2021-04-14.17:12:47::SCWReader::Handling sysconfig top
TRACE::2021-04-14.17:12:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.17:12:47::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:12:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.17:12:47::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:12:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:12:47::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:12:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.17:12:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:47::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:47::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:47::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:12:47::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:47::SCWReader::No isolation master present  
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:49::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to set the existing hwdb with name top_16
TRACE::2021-04-14.17:12:49::SCWPlatform::Opened existing hwdb top_16
TRACE::2021-04-14.17:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:12:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:49::SCWPlatform::update - Opened existing hwdb top_17
TRACE::2021-04-14.17:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:12:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:12:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:12:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:12:49::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:12:49::SCWPlatform::Opened new HwDB with name top_18
TRACE::2021-04-14.17:12:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:12:49::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:12:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:50::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:50::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:12:50::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:12:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:12:50::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-14.17:12:50::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-14.17:12:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:12:50::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:50::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:12:50::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:12:50::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-14.17:13:07::SCWMssOS::cleaning the bsp 
TRACE::2021-04-14.17:13:07::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-14.17:13:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-14.17:13:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-14.17:13:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-14.17:13:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-14.17:13:09::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-14.17:13:10::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-14.17:13:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-14.17:13:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-14.17:13:17::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.17:13:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.17:13:17::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.17:13:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.17:13:17::SCWSystem::Not a boot domain 
LOG::2021-04-14.17:13:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.17:13:17::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.17:13:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.17:13:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.17:13:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:13:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:13:17::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-14.17:13:17::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-14.17:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:13:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:13:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:17::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.17:13:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.17:13:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.17:13:17::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-14.17:13:17::SCWMssOS::doing bsp build ... 
TRACE::2021-04-14.17:13:17::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-14.17:13:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-14.17:13:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-14.17:13:18::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:13:18::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-14.17:13:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-14.17:13:18::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:13:18::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:13:18::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-14.17:13:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-14.17:13:18::SCWMssOS::ll -Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-14.17:13:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-14.17:13:18::SCWMssOS::Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-14.17:13:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-14.17:13:18::SCWMssOS::all -Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:13:18::SCWMssOS::xtra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-14.17:13:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-14.17:13:18::SCWMssOS::ll -Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:13:18::SCWMssOS::xtra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:13:18::SCWMssOS::xtra"

TRACE::2021-04-14.17:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:13:18::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-14.17:13:18::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-14.17:13:18::SCWMssOS::tra"

TRACE::2021-04-14.17:13:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-14.17:13:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-14.17:13:18::SCWMssOS:: -Wextra"

TRACE::2021-04-14.17:13:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-14.17:13:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-14.17:13:22::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-14.17:13:23::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartli
TRACE::2021-04-14.17:13:23::SCWMssOS::te_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/
TRACE::2021-04-14.17:13:23::SCWMssOS::lib/xil_testio.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/x
TRACE::2021-04-14.17:13:23::SCWMssOS::spi_g.o microblaze_0/lib/xhwicap.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/li
TRACE::2021-04-14.17:13:23::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xspi_selftest.o micr
TRACE::2021-04-14.17:13:23::SCWMssOS::oblaze_0/lib/xil_cache.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_exception_handler.o microblaz
TRACE::2021-04-14.17:13:23::SCWMssOS::e_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_inte
TRACE::2021-04-14.17:13:23::SCWMssOS::rrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_
TRACE::2021-04-14.17:13:23::SCWMssOS::icache.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib
TRACE::2021-04-14.17:13:23::SCWMssOS::/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xgpio_selftest.o
TRACE::2021-04-14.17:13:23::SCWMssOS:: microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microbla
TRACE::2021-04-14.17:13:23::SCWMssOS::ze_0/lib/xbram_g.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microb
TRACE::2021-04-14.17:13:23::SCWMssOS::laze_0/lib/xgpio_intr.o microblaze_0/lib/_exit.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microbl
TRACE::2021-04-14.17:13:23::SCWMssOS::aze_interrupts_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_
TRACE::2021-04-14.17:13:23::SCWMssOS::selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_scrub.o microblaz
TRACE::2021-04-14.17:13:23::SCWMssOS::e_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/lib/xil_testcache
TRACE::2021-04-14.17:13:23::SCWMssOS::.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/inbyte.o microblaze_0/l
TRACE::2021-04-14.17:13:23::SCWMssOS::ib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/m
TRACE::2021-04-14.17:13:23::SCWMssOS::icroblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/
TRACE::2021-04-14.17:13:23::SCWMssOS::errno.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_except
TRACE::2021-04-14.17:13:23::SCWMssOS::ion.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xil_
TRACE::2021-04-14.17:13:23::SCWMssOS::clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze
TRACE::2021-04-14.17:13:23::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_ena
TRACE::2021-04-14.17:13:23::SCWMssOS::ble_icache.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-04-14.17:13:24::SCWMssOS::'Finished building libraries'

TRACE::2021-04-14.17:13:25::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.17:13:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.17:13:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.17:13:26::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.17:13:26::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.17:13:26::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.17:13:26::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.17:13:26::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.17:13:26::SCWSystem::dir created 
TRACE::2021-04-14.17:13:26::SCWSystem::Writing the bif 
TRACE::2021-04-14.17:13:26::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.17:13:26::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.17:13:26::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.17:13:26::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:13:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:13:26::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:13:26::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:13:26::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:13:26::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-14.17:13:26::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-14.17:13:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:13:26::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:26::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:13:26::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:26::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.17:13:26::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.17:13:26::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:13:26::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:13:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:13:26::SCWPlatform::Trying to set the existing hwdb with name top_18
TRACE::2021-04-14.17:13:26::SCWPlatform::Opened existing hwdb top_18
TRACE::2021-04-14.17:13:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:13:26::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:13:26::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:13:26::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWPlatform::Clearing the existing platform
TRACE::2021-04-14.17:17:18::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-14.17:17:18::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWSystem::Clearing the domains completed.
TRACE::2021-04-14.17:17:18::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened new HwDB with name top_19
TRACE::2021-04-14.17:17:18::SCWReader::Active system found as  top
TRACE::2021-04-14.17:17:18::SCWReader::Handling sysconfig top
TRACE::2021-04-14.17:17:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-14.17:17:18::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:17:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-14.17:17:18::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:17:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:17:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:17:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-14.17:17:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:18::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:18::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:18::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:17:18::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:18::SCWReader::No isolation master present  
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:22::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to set the existing hwdb with name top_19
TRACE::2021-04-14.17:17:22::SCWPlatform::Opened existing hwdb top_19
TRACE::2021-04-14.17:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:17:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::update - Opened existing hwdb top_20
TRACE::2021-04-14.17:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:17:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:17:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:17:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-14.17:17:22::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-14.17:17:22::SCWPlatform::Opened new HwDB with name top_21
TRACE::2021-04-14.17:17:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-14.17:17:22::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:22::SCWPlatform::Trying to set the existing hwdb with name top_21
TRACE::2021-04-14.17:17:22::SCWPlatform::Opened existing hwdb top_21
TRACE::2021-04-14.17:17:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:17:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-14.17:17:30::SCWMssOS::cleaning the bsp 
TRACE::2021-04-14.17:17:30::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-14.17:17:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-14.17:17:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-14.17:17:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-14.17:17:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-14.17:17:32::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-14.17:17:32::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-14.17:17:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-14.17:17:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-14.17:17:58::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-14.17:17:58::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-14.17:17:58::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-14.17:17:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-14.17:17:58::SCWSystem::Not a boot domain 
LOG::2021-04-14.17:17:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-14.17:17:58::SCWDomain::Generating domain artifcats
TRACE::2021-04-14.17:17:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-14.17:17:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-14.17:17:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:17:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:17:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:17:58::SCWPlatform::Trying to set the existing hwdb with name top_21
TRACE::2021-04-14.17:17:58::SCWPlatform::Opened existing hwdb top_21
TRACE::2021-04-14.17:17:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:17:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:17:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:58::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-14.17:17:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:17:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-14.17:17:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-14.17:17:58::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-14.17:17:58::SCWMssOS::doing bsp build ... 
TRACE::2021-04-14.17:17:58::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-14.17:17:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-14.17:17:58::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-14.17:17:58::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-14.17:17:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-14.17:17:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:17:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:17:58::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:17:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-14.17:17:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-14.17:17:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-14.17:17:58::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-14.17:17:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-14.17:17:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:17:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:17:59::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:17:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:17:59::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-14.17:17:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-14.17:17:59::SCWMssOS::ll -Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-14.17:17:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-14.17:17:59::SCWMssOS::Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-14.17:17:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-14.17:17:59::SCWMssOS::all -Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:17:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:17:59::SCWMssOS::xtra"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-14.17:17:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-14.17:17:59::SCWMssOS::ll -Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:17:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:17:59::SCWMssOS::xtra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-14.17:17:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-14.17:17:59::SCWMssOS::xtra"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-14.17:17:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-14.17:17:59::SCWMssOS::-Wextra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-14.17:17:59::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-14.17:17:59::SCWMssOS::tra"

TRACE::2021-04-14.17:17:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-14.17:17:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-14.17:17:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-14.17:17:59::SCWMssOS:: -Wextra"

TRACE::2021-04-14.17:18:01::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-14.17:18:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-14.17:18:03::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-14.17:18:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_inva
TRACE::2021-04-14.17:18:03::SCWMssOS::lidate_icache_range.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exce
TRACE::2021-04-14.17:18:03::SCWMssOS::ptions.o microblaze_0/lib/print.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/m
TRACE::2021-04-14.17:18:03::SCWMssOS::icroblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microbl
TRACE::2021-04-14.17:18:03::SCWMssOS::aze_update_dcache.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/inbyte.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_
TRACE::2021-04-14.17:18:03::SCWMssOS::0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xil_testio.o microblaze_0
TRACE::2021-04-14.17:18:03::SCWMssOS::/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/pvr.o microblaze_0/lib/microb
TRACE::2021-04-14.17:18:03::SCWMssOS::laze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/mi
TRACE::2021-04-14.17:18:03::SCWMssOS::croblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/microblaz
TRACE::2021-04-14.17:18:03::SCWMssOS::e_sleep.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_flush_cache_ext_range.o micr
TRACE::2021-04-14.17:18:03::SCWMssOS::oblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaz
TRACE::2021-04-14.17:18:03::SCWMssOS::e_0/lib/xhwicap_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/_exit.o microblaze_0/lib/fcntl.o microblaze_0/lib/xhwicap_de
TRACE::2021-04-14.17:18:03::SCWMssOS::vice_read_frame.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microbla
TRACE::2021-04-14.17:18:03::SCWMssOS::ze_enable_exceptions.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_device_write_frame.o microbl
TRACE::2021-04-14.17:18:03::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/microblaze_s
TRACE::2021-04-14.17:18:03::SCWMssOS::elftest.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xil_t
TRACE::2021-04-14.17:18:03::SCWMssOS::estcache.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_enable_dcache.o mi
TRACE::2021-04-14.17:18:03::SCWMssOS::croblaze_0/lib/xbram.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microbla
TRACE::2021-04-14.17:18:03::SCWMssOS::ze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xgpio.o microblaze_0/lib/micro
TRACE::2021-04-14.17:18:03::SCWMssOS::blaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xbram_
TRACE::2021-04-14.17:18:03::SCWMssOS::g.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o micro
TRACE::2021-04-14.17:18:03::SCWMssOS::blaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/l
TRACE::2021-04-14.17:18:03::SCWMssOS::ib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_ini
TRACE::2021-04-14.17:18:03::SCWMssOS::t_icache_range.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-14.17:18:04::SCWMssOS::'Finished building libraries'

TRACE::2021-04-14.17:18:05::SCWMssOS::Copying to export directory.
TRACE::2021-04-14.17:18:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-14.17:18:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-14.17:18:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-14.17:18:06::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-14.17:18:06::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-14.17:18:06::SCWPlatform::Started preparing the platform 
TRACE::2021-04-14.17:18:06::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-14.17:18:06::SCWSystem::dir created 
TRACE::2021-04-14.17:18:06::SCWSystem::Writing the bif 
TRACE::2021-04-14.17:18:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-14.17:18:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-14.17:18:06::SCWPlatform::Completed generating the platform
TRACE::2021-04-14.17:18:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:18:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-14.17:18:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-14.17:18:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-14.17:18:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:18:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:18:06::SCWPlatform::Trying to set the existing hwdb with name top_21
TRACE::2021-04-14.17:18:06::SCWPlatform::Opened existing hwdb top_21
TRACE::2021-04-14.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:18:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:18:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:18:06::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-14.17:18:06::SCWPlatform::updated the xpfm file.
TRACE::2021-04-14.17:18:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-14.17:18:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-14.17:18:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-14.17:18:06::SCWPlatform::Trying to set the existing hwdb with name top_21
TRACE::2021-04-14.17:18:06::SCWPlatform::Opened existing hwdb top_21
TRACE::2021-04-14.17:18:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-14.17:18:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-14.17:18:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-14.17:18:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened new HwDB with name top
TRACE::2021-04-15.10:14:13::SCWReader::Active system found as  top
TRACE::2021-04-15.10:14:13::SCWReader::Handling sysconfig top
TRACE::2021-04-15.10:14:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-15.10:14:13::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.10:14:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-15.10:14:13::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.10:14:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.10:14:13::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.10:14:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-15.10:14:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:13::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:13::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:13::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:13::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.10:14:13::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:13::SCWReader::No isolation master present  
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:41::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to set the existing hwdb with name top
TRACE::2021-04-15.10:14:41::SCWPlatform::Opened existing hwdb top
TRACE::2021-04-15.10:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.10:14:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::update - Opened existing hwdb top_0
TRACE::2021-04-15.10:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.10:14:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.10:14:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.10:14:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.10:14:41::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.10:14:41::SCWPlatform::Opened new HwDB with name top_1
TRACE::2021-04-15.10:14:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.10:14:41::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.10:14:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.10:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.10:14:41::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.10:14:41::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.10:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.10:14:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.10:14:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.10:14:41::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-15.11:06:53::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:06:53::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:06:53::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:06:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:06:53::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:06:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:06:53::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:06:53::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:06:53::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:06:53::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:53::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:53::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:53::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:06:53::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:06:53::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:06:53::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:06:53::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:53::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:06:53::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:53::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:06:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:06:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:06:53::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-15.11:06:53::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-15.11:06:53::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:06:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:06:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:06:55::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:06:55::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:06:55::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:06:55::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:06:55::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:06:55::SCWSystem::dir created 
TRACE::2021-04-15.11:06:55::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:06:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:06:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:06:56::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:06:56::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:06:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:06:56::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:06:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:06:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:06:56::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:06:56::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:06:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:06:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:56::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:06:56::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:06:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:06:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:06:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:06:56::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:06:56::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:06:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:06:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:06:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:06:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:22:39::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.11:22:39::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.11:22:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.11:22:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.11:22:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.11:22:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.11:22:41::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.11:22:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.11:22:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.11:22:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-15.11:22:49::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.11:22:49::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.11:22:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.11:22:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.11:22:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.11:22:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.11:22:49::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.11:22:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.11:22:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.11:22:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-15.11:23:02::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:23:02::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:23:02::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:23:02::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:23:02::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:23:02::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:23:02::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:23:02::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:23:02::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:23:02::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:02::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:02::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:02::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:23:02::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:23:02::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:23:02::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:23:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:23:02::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:02::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:23:02::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:02::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:23:02::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:23:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:23:02::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-15.11:23:02::SCWMssOS::doing bsp build ... 
TRACE::2021-04-15.11:23:02::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-15.11:23:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-15.11:23:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-15.11:23:03::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:23:03::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-15.11:23:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-15.11:23:03::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:23:03::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:23:03::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:23:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:23:03::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-15.11:23:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-15.11:23:03::SCWMssOS::Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-15.11:23:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-15.11:23:03::SCWMssOS::all -Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:23:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:23:03::SCWMssOS::xtra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:23:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:23:03::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:23:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:23:03::SCWMssOS::xtra"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:23:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:23:03::SCWMssOS::xtra"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:23:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:23:03::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-15.11:23:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-15.11:23:03::SCWMssOS:: -Wextra"

TRACE::2021-04-15.11:23:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:23:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-15.11:23:03::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-15.11:23:03::SCWMssOS::tra"

TRACE::2021-04-15.11:23:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-15.11:23:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-15.11:23:07::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-15.11:23:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xil_printf.o microblaze_0/lib/microblaze_invalidate_icache_range.o microbl
TRACE::2021-04-15.11:23:07::SCWMssOS::aze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil
TRACE::2021-04-15.11:23:07::SCWMssOS::_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/l
TRACE::2021-04-15.11:23:07::SCWMssOS::ib/microblaze_flush_cache_ext.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.
TRACE::2021-04-15.11:23:07::SCWMssOS::o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xil_te
TRACE::2021-04-15.11:23:07::SCWMssOS::stio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze
TRACE::2021-04-15.11:23:07::SCWMssOS::_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microb
TRACE::2021-04-15.11:23:07::SCWMssOS::laze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xgpio_si
TRACE::2021-04-15.11:23:07::SCWMssOS::nit.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_
TRACE::2021-04-15.11:23:07::SCWMssOS::0/lib/xgpio_selftest.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaz
TRACE::2021-04-15.11:23:07::SCWMssOS::e_0/lib/xhwicap_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xhwicap_device_wr
TRACE::2021-04-15.11:23:07::SCWMssOS::ite_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze
TRACE::2021-04-15.11:23:07::SCWMssOS::_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/mic
TRACE::2021-04-15.11:23:07::SCWMssOS::roblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microbla
TRACE::2021-04-15.11:23:07::SCWMssOS::ze_exception_handler.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.
TRACE::2021-04-15.11:23:07::SCWMssOS::o microblaze_0/lib/xuartlite.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xhwicap
TRACE::2021-04-15.11:23:07::SCWMssOS::_device_read_frame.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_
TRACE::2021-04-15.11:23:07::SCWMssOS::0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invali
TRACE::2021-04-15.11:23:07::SCWMssOS::date_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/micr
TRACE::2021-04-15.11:23:07::SCWMssOS::oblaze_flush_dcache.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/li
TRACE::2021-04-15.11:23:07::SCWMssOS::b/xbram_g.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o microblaze_0/
TRACE::2021-04-15.11:23:07::SCWMssOS::lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xil_cache.o microblaze_0/lib/microblaze
TRACE::2021-04-15.11:23:07::SCWMssOS::_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_ena
TRACE::2021-04-15.11:23:07::SCWMssOS::ble_icache.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-04-15.11:23:08::SCWMssOS::'Finished building libraries'

TRACE::2021-04-15.11:23:09::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:23:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:23:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:23:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:23:10::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:23:10::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:23:10::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:23:10::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:23:10::SCWSystem::dir created 
TRACE::2021-04-15.11:23:10::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:23:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:23:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:23:10::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:23:10::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:23:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:23:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:23:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:23:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:23:10::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:23:10::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:23:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:23:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:10::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:23:10::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:23:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:23:10::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:23:10::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2021-04-15.11:23:10::SCWPlatform::Opened existing hwdb top_1
TRACE::2021-04-15.11:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:23:10::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:23:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:23:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWPlatform::Clearing the existing platform
TRACE::2021-04-15.11:44:04::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-15.11:44:04::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWSystem::Clearing the domains completed.
TRACE::2021-04-15.11:44:04::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened new HwDB with name top_4
TRACE::2021-04-15.11:44:04::SCWReader::Active system found as  top
TRACE::2021-04-15.11:44:04::SCWReader::Handling sysconfig top
TRACE::2021-04-15.11:44:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:04::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-15.11:44:04::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:44:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-15.11:44:04::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:44:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:44:04::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:44:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-15.11:44:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:04::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:04::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:04::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:04::SCWReader::No isolation master present  
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:44:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:07::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:07::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:07::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-15.11:44:07::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-15.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:44:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:07::SCWPlatform::update - Opened existing hwdb top_5
TRACE::2021-04-15.11:44:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:44:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:44:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:44:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:44:07::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:44:08::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-04-15.11:44:08::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:44:08::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:08::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:08::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-15.11:44:08::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-15.11:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:08::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-15.11:44:21::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:44:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:44:22::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:44:22::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:44:22::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:44:22::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:44:22::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:44:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:44:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:44:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:44:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:44:22::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-15.11:44:22::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-15.11:44:22::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:44:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:44:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:44:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:44:22::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:44:22::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:44:22::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:44:22::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:44:22::SCWSystem::dir created 
TRACE::2021-04-15.11:44:22::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:44:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:44:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:44:22::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:44:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:44:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:44:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:44:22::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:44:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:44:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:44:22::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-15.11:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:44:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:44:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:44:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:31::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.11:45:31::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.11:45:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.11:45:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.11:45:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.11:45:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.11:45:33::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.11:45:34::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.11:45:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.11:45:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-15.11:45:39::SCWPlatform::Clearing the existing platform
TRACE::2021-04-15.11:45:39::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-15.11:45:39::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWSystem::Clearing the domains completed.
TRACE::2021-04-15.11:45:39::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-04-15.11:45:39::SCWReader::Active system found as  top
TRACE::2021-04-15.11:45:39::SCWReader::Handling sysconfig top
TRACE::2021-04-15.11:45:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-15.11:45:39::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:45:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-15.11:45:39::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:45:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:45:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:45:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-15.11:45:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:39::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:39::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:39::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:39::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:39::SCWReader::No isolation master present  
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-15.11:45:42::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-15.11:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:42::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::update - Opened existing hwdb top_9
TRACE::2021-04-15.11:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:42::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:45:42::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:45:42::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:45:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:45:42::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:45:42::SCWPlatform::Opened new HwDB with name top_10
TRACE::2021-04-15.11:45:42::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:45:42::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:42::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:42::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-15.11:45:42::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-15.11:45:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:42::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:42::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:42::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-15.11:45:48::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:45:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:45:48::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:45:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:45:48::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:45:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:45:48::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:45:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:45:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:45:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:48::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:48::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:48::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:48::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:48::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-15.11:45:48::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-15.11:45:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:48::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:48::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:48::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:48::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:45:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:45:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:45:48::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-15.11:45:48::SCWMssOS::doing bsp build ... 
TRACE::2021-04-15.11:45:48::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-15.11:45:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-15.11:45:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-15.11:45:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-15.11:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:45:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:45:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:45:48::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:45:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-15.11:45:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-15.11:45:48::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-15.11:45:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:45:49::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:45:49::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:45:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:45:49::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-15.11:45:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-15.11:45:49::SCWMssOS::Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-15.11:45:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-15.11:45:49::SCWMssOS::all -Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:45:49::SCWMssOS::xtra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:45:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:45:49::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-15.11:45:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-15.11:45:49::SCWMssOS:: -Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:45:49::SCWMssOS::xtra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:45:49::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-15.11:45:49::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-15.11:45:49::SCWMssOS::tra"

TRACE::2021-04-15.11:45:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:45:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:45:49::SCWMssOS::xtra"

TRACE::2021-04-15.11:45:51::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-15.11:45:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-15.11:45:53::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-15.11:45:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlit
TRACE::2021-04-15.11:45:53::SCWMssOS::e_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/l
TRACE::2021-04-15.11:45:53::SCWMssOS::ib/microblaze_enable_icache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/
TRACE::2021-04-15.11:45:53::SCWMssOS::xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_
TRACE::2021-04-15.11:45:53::SCWMssOS::0/lib/inbyte.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/microblaze_scrub.o mic
TRACE::2021-04-15.11:45:53::SCWMssOS::roblaze_0/lib/xil_cache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/xbram_g.o
TRACE::2021-04-15.11:45:53::SCWMssOS:: microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_di
TRACE::2021-04-15.11:45:53::SCWMssOS::sable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaz
TRACE::2021-04-15.11:45:53::SCWMssOS::e_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xua
TRACE::2021-04-15.11:45:53::SCWMssOS::rtlite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o micr
TRACE::2021-04-15.11:45:53::SCWMssOS::oblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/
TRACE::2021-04-15.11:45:53::SCWMssOS::lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xgpio
TRACE::2021-04-15.11:45:53::SCWMssOS::_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invali
TRACE::2021-04-15.11:45:53::SCWMssOS::date_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o mic
TRACE::2021-04-15.11:45:53::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o micr
TRACE::2021-04-15.11:45:53::SCWMssOS::oblaze_0/lib/xil_util.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o mi
TRACE::2021-04-15.11:45:53::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_dca
TRACE::2021-04-15.11:45:53::SCWMssOS::che.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_dcache_ra
TRACE::2021-04-15.11:45:53::SCWMssOS::nge.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib
TRACE::2021-04-15.11:45:53::SCWMssOS::/xuartlite_stats.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microbla
TRACE::2021-04-15.11:45:53::SCWMssOS::ze_0/lib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o mi
TRACE::2021-04-15.11:45:53::SCWMssOS::croblaze_0/lib/xhwicap.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/
TRACE::2021-04-15.11:45:53::SCWMssOS::microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/micr
TRACE::2021-04-15.11:45:53::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-15.11:45:53::SCWMssOS::'Finished building libraries'

TRACE::2021-04-15.11:45:55::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:45:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:45:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:45:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:45:56::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:45:56::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:45:56::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:45:56::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:45:56::SCWSystem::dir created 
TRACE::2021-04-15.11:45:56::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:45:56::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:45:56::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:45:56::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:45:56::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:45:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:45:56::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:45:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:56::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-15.11:45:56::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-15.11:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:56::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:45:56::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:45:56::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:45:56::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:45:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:45:56::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-15.11:45:56::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-15.11:45:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:45:56::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:45:56::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:45:56::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWPlatform::Clearing the existing platform
TRACE::2021-04-15.11:49:41::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-15.11:49:41::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWSystem::Clearing the domains completed.
TRACE::2021-04-15.11:49:41::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened new HwDB with name top_11
TRACE::2021-04-15.11:49:41::SCWReader::Active system found as  top
TRACE::2021-04-15.11:49:41::SCWReader::Handling sysconfig top
TRACE::2021-04-15.11:49:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-15.11:49:41::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:49:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-15.11:49:41::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:49:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:49:41::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:49:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-15.11:49:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:41::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:41::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:41::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:41::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:41::SCWReader::No isolation master present  
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:44::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to set the existing hwdb with name top_11
TRACE::2021-04-15.11:49:44::SCWPlatform::Opened existing hwdb top_11
TRACE::2021-04-15.11:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::update - Opened existing hwdb top_12
TRACE::2021-04-15.11:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:44::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:49:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:49:44::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:49:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-15.11:49:44::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-15.11:49:44::SCWPlatform::Opened new HwDB with name top_13
TRACE::2021-04-15.11:49:44::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-15.11:49:44::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:44::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:44::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:49:44::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:49:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:44::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:44::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:44::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-15.11:49:50::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:49:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:49:50::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:49:50::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:49:50::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:49:50::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:49:50::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:49:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:49:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:49:50::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:50::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:50::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:50::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:50::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:50::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:49:50::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:49:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:50::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:50::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:50::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:50::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:49:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:49:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:49:50::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-15.11:49:50::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-15.11:49:50::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:49:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:49:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:49:51::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:49:51::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:49:51::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:49:51::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:49:51::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:49:51::SCWSystem::dir created 
TRACE::2021-04-15.11:49:51::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:49:51::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:49:51::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:49:51::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:49:51::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:49:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:49:51::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:49:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:51::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:49:51::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:51::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:51::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:49:51::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:49:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:49:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:49:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:49:51::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:49:51::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:49:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:49:51::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:49:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:49:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:02::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.11:50:02::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.11:50:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.11:50:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.11:50:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.11:50:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.11:50:03::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.11:50:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.11:50:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.11:50:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-15.11:50:15::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.11:50:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.11:50:15::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.11:50:15::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.11:50:15::SCWSystem::Not a boot domain 
LOG::2021-04-15.11:50:15::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.11:50:15::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.11:50:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.11:50:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.11:50:15::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:15::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:15::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:15::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:50:15::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:50:15::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:50:15::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:50:15::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:15::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:50:15::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:15::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.11:50:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.11:50:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.11:50:15::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-15.11:50:15::SCWMssOS::doing bsp build ... 
TRACE::2021-04-15.11:50:15::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-15.11:50:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-15.11:50:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-15.11:50:15::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:50:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:50:15::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-15.11:50:15::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-15.11:50:15::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:50:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:50:15::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-15.11:50:15::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-15.11:50:15::SCWMssOS::Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-15.11:50:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-15.11:50:15::SCWMssOS::all -Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:50:15::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:50:15::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:50:15::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:50:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:50:15::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:50:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:50:16::SCWMssOS::xtra"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.11:50:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.11:50:16::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:50:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:50:16::SCWMssOS::xtra"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.11:50:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.11:50:16::SCWMssOS::xtra"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.11:50:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.11:50:16::SCWMssOS::-Wextra"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-15.11:50:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-15.11:50:16::SCWMssOS:: -Wextra"

TRACE::2021-04-15.11:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.11:50:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-15.11:50:16::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-15.11:50:16::SCWMssOS::tra"

TRACE::2021-04-15.11:50:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-15.11:50:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-15.11:50:19::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-15.11:50:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlit
TRACE::2021-04-15.11:50:19::SCWMssOS::e.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/microbl
TRACE::2021-04-15.11:50:19::SCWMssOS::aze_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xhwicap.o micr
TRACE::2021-04-15.11:50:19::SCWMssOS::oblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_mis
TRACE::2021-04-15.11:50:19::SCWMssOS::c_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/li
TRACE::2021-04-15.11:50:19::SCWMssOS::b/xil_testio.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/pvr.o microblaze_0/l
TRACE::2021-04-15.11:50:19::SCWMssOS::ib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze
TRACE::2021-04-15.11:50:19::SCWMssOS::_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/
TRACE::2021-04-15.11:50:19::SCWMssOS::xuartlite_g.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xhwicap_g.o micro
TRACE::2021-04-15.11:50:19::SCWMssOS::blaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xhwicap_sinit.o mic
TRACE::2021-04-15.11:50:19::SCWMssOS::roblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0
TRACE::2021-04-15.11:50:19::SCWMssOS::/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/x
TRACE::2021-04-15.11:50:19::SCWMssOS::gpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/x
TRACE::2021-04-15.11:50:19::SCWMssOS::hwicap_srp.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze
TRACE::2021-04-15.11:50:19::SCWMssOS::_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o micro
TRACE::2021-04-15.11:50:19::SCWMssOS::blaze_0/lib/xil_util.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o m
TRACE::2021-04-15.11:50:19::SCWMssOS::icroblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xil_mem.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_en
TRACE::2021-04-15.11:50:19::SCWMssOS::able_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_d
TRACE::2021-04-15.11:50:19::SCWMssOS::cache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microbla
TRACE::2021-04-15.11:50:19::SCWMssOS::ze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0
TRACE::2021-04-15.11:50:19::SCWMssOS::/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xgpio.o mi
TRACE::2021-04-15.11:50:19::SCWMssOS::croblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_a
TRACE::2021-04-15.11:50:19::SCWMssOS::ssert.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xspi.o microblaze_0/lib/
TRACE::2021-04-15.11:50:19::SCWMssOS::microblaze_enable_icache.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-15.11:50:20::SCWMssOS::'Finished building libraries'

TRACE::2021-04-15.11:50:21::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.11:50:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.11:50:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.11:50:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.11:50:22::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.11:50:22::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.11:50:22::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.11:50:22::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.11:50:22::SCWSystem::dir created 
TRACE::2021-04-15.11:50:22::SCWSystem::Writing the bif 
TRACE::2021-04-15.11:50:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.11:50:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.11:50:22::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.11:50:22::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.11:50:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.11:50:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.11:50:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:50:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:50:22::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:50:22::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:50:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:50:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:22::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.11:50:22::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.11:50:22::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.11:50:22::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.11:50:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.11:50:22::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.11:50:22::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.11:50:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.11:50:22::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.11:50:22::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.11:50:22::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:14:32::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.13:14:32::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.13:14:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.13:14:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.13:14:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.13:14:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.13:14:34::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.13:14:35::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.13:14:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.13:14:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2021-04-15.13:15:12::SCWMssOS::cleaning the bsp 
TRACE::2021-04-15.13:15:12::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-15.13:15:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-15.13:15:12::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-15.13:15:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-15.13:15:29::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-15.13:15:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-15.13:15:29::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-15.13:15:29::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-15.13:15:29::SCWSystem::Not a boot domain 
LOG::2021-04-15.13:15:29::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-15.13:15:29::SCWDomain::Generating domain artifcats
TRACE::2021-04-15.13:15:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-15.13:15:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-15.13:15:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.13:15:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.13:15:29::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.13:15:29::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.13:15:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.13:15:29::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.13:15:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:29::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-15.13:15:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-15.13:15:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-15.13:15:29::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-15.13:15:29::SCWMssOS::doing bsp build ... 
TRACE::2021-04-15.13:15:29::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-15.13:15:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-15.13:15:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-15.13:15:29::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.13:15:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.13:15:30::SCWMssOS::-Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-15.13:15:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-15.13:15:30::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.13:15:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.13:15:30::SCWMssOS::-Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-15.13:15:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-15.13:15:30::SCWMssOS::all -Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.13:15:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.13:15:30::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-15.13:15:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-15.13:15:30::SCWMssOS::Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.13:15:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.13:15:30::SCWMssOS::-Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.13:15:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.13:15:30::SCWMssOS::xtra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-15.13:15:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-15.13:15:30::SCWMssOS::ll -Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.13:15:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.13:15:30::SCWMssOS::xtra"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-15.13:15:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-15.13:15:30::SCWMssOS:: -Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-15.13:15:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-15.13:15:30::SCWMssOS::-Wextra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-15.13:15:30::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-15.13:15:30::SCWMssOS::tra"

TRACE::2021-04-15.13:15:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-15.13:15:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-15.13:15:30::SCWMssOS::xtra"

TRACE::2021-04-15.13:15:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-15.13:15:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-15.13:15:34::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-15.13:15:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xhwicap_sinit.o microblaz
TRACE::2021-04-15.13:15:34::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_m
TRACE::2021-04-15.13:15:34::SCWMssOS::em.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xhwicap.o microblaze_0/lib/microblaze_flush_cach
TRACE::2021-04-15.13:15:34::SCWMssOS::e_ext.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib
TRACE::2021-04-15.13:15:34::SCWMssOS::/microblaze_scrub.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o mic
TRACE::2021-04-15.13:15:34::SCWMssOS::roblaze_0/lib/print.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o mic
TRACE::2021-04-15.13:15:34::SCWMssOS::roblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o
TRACE::2021-04-15.13:15:34::SCWMssOS:: microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/microblaze_enable_exceptions.o microb
TRACE::2021-04-15.13:15:34::SCWMssOS::laze_0/lib/xil_clocking.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2021-04-15.13:15:34::SCWMssOS::gpio_selftest.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xil_sleepcommon.
TRACE::2021-04-15.13:15:34::SCWMssOS::o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xhwicap_device_write_frame
TRACE::2021-04-15.13:15:34::SCWMssOS::.o microblaze_0/lib/outbyte.o microblaze_0/lib/xspi_options.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xgp
TRACE::2021-04-15.13:15:34::SCWMssOS::io_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_intr.o 
TRACE::2021-04-15.13:15:34::SCWMssOS::microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2021-04-15.13:15:34::SCWMssOS::oblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xi
TRACE::2021-04-15.13:15:34::SCWMssOS::l_util.o microblaze_0/lib/xspi.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_interr
TRACE::2021-04-15.13:15:34::SCWMssOS::upts_g.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_enable_dcache.o micr
TRACE::2021-04-15.13:15:34::SCWMssOS::oblaze_0/lib/xbram.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/microblaze_inva
TRACE::2021-04-15.13:15:34::SCWMssOS::lidate_icache_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/l
TRACE::2021-04-15.13:15:34::SCWMssOS::ib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_inval
TRACE::2021-04-15.13:15:34::SCWMssOS::idate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/l
TRACE::2021-04-15.13:15:34::SCWMssOS::ib/microblaze_update_icache.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/
TRACE::2021-04-15.13:15:34::SCWMssOS::lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/
TRACE::2021-04-15.13:15:34::SCWMssOS::lib/microblaze_enable_icache.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/fcntl.o

TRACE::2021-04-15.13:15:35::SCWMssOS::'Finished building libraries'

TRACE::2021-04-15.13:15:36::SCWMssOS::Copying to export directory.
TRACE::2021-04-15.13:15:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-15.13:15:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-15.13:15:37::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-15.13:15:37::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-15.13:15:37::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-15.13:15:37::SCWPlatform::Started preparing the platform 
TRACE::2021-04-15.13:15:37::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-15.13:15:37::SCWSystem::dir created 
TRACE::2021-04-15.13:15:37::SCWSystem::Writing the bif 
TRACE::2021-04-15.13:15:37::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-15.13:15:37::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-15.13:15:37::SCWPlatform::Completed generating the platform
TRACE::2021-04-15.13:15:37::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-15.13:15:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-15.13:15:37::SCWMssOS::Commit changes completed.
TRACE::2021-04-15.13:15:37::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.13:15:37::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.13:15:37::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.13:15:37::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.13:15:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.13:15:37::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:37::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.13:15:37::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:37::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-15.13:15:37::SCWPlatform::updated the xpfm file.
TRACE::2021-04-15.13:15:37::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-15.13:15:37::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-15.13:15:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-15.13:15:37::SCWPlatform::Trying to set the existing hwdb with name top_13
TRACE::2021-04-15.13:15:37::SCWPlatform::Opened existing hwdb top_13
TRACE::2021-04-15.13:15:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-15.13:15:37::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-15.13:15:37::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-15.13:15:37::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:46:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:46:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:46:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened new HwDB with name top_0
TRACE::2021-04-16.11:47:01::SCWReader::Active system found as  top
TRACE::2021-04-16.11:47:01::SCWReader::Handling sysconfig top
TRACE::2021-04-16.11:47:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-16.11:47:01::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.11:47:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-16.11:47:01::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.11:47:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.11:47:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.11:47:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-16.11:47:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:01::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:01::SCWReader::No isolation master present  
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2021-04-16.11:47:06::SCWPlatform::Opened existing hwdb top_0
TRACE::2021-04-16.11:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:06::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:06::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:06::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:06::SCWPlatform::update - Opened existing hwdb top_1
TRACE::2021-04-16.11:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:06::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.11:47:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.11:47:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.11:47:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.11:47:06::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:06::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:06::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.11:47:07::SCWPlatform::Opened new HwDB with name top_2
TRACE::2021-04-16.11:47:07::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.11:47:07::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.11:47:07::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:07::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:07::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:07::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:07::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:07::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:47:07::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:47:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:07::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:07::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:07::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:07::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-16.11:47:18::SCWMssOS::cleaning the bsp 
TRACE::2021-04-16.11:47:18::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-16.11:47:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-16.11:47:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-16.11:47:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-16.11:47:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-16.11:47:20::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-16.11:47:20::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-16.11:47:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-16.11:47:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-16.11:47:29::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.11:47:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.11:47:29::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.11:47:29::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.11:47:29::SCWSystem::Not a boot domain 
LOG::2021-04-16.11:47:29::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.11:47:29::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.11:47:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.11:47:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.11:47:29::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:29::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:29::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:29::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:29::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:29::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:47:29::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:47:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:29::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:29::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:29::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:29::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.11:47:29::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.11:47:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.11:47:29::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-16.11:47:29::SCWMssOS::doing bsp build ... 
TRACE::2021-04-16.11:47:29::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-16.11:47:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-16.11:47:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-16.11:47:30::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:47:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:47:30::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-16.11:47:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-16.11:47:30::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:47:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:47:30::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:47:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:47:30::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.11:47:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.11:47:30::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-16.11:47:30::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-16.11:47:30::SCWMssOS::Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-16.11:47:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-16.11:47:30::SCWMssOS::all -Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:47:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:47:30::SCWMssOS::xtra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.11:47:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.11:47:30::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:47:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:47:30::SCWMssOS::xtra"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:47:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:47:30::SCWMssOS::xtra"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:47:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:47:30::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:47:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-16.11:47:30::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-16.11:47:30::SCWMssOS::tra"

TRACE::2021-04-16.11:47:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-16.11:47:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-16.11:47:30::SCWMssOS:: -Wextra"

TRACE::2021-04-16.11:47:32::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-16.11:47:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-16.11:47:34::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-16.11:47:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze
TRACE::2021-04-16.11:47:34::SCWMssOS::_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_me
TRACE::2021-04-16.11:47:34::SCWMssOS::m.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xhwic
TRACE::2021-04-16.11:47:34::SCWMssOS::ap.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/li
TRACE::2021-04-16.11:47:34::SCWMssOS::b/inbyte.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/microblaze_scrub.o microbl
TRACE::2021-04-16.11:47:34::SCWMssOS::aze_0/lib/xil_cache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/xbram_g.o mic
TRACE::2021-04-16.11:47:34::SCWMssOS::roblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disabl
TRACE::2021-04-16.11:47:34::SCWMssOS::e_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_di
TRACE::2021-04-16.11:47:34::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xuart
TRACE::2021-04-16.11:47:34::SCWMssOS::lite_intr.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microb
TRACE::2021-04-16.11:47:34::SCWMssOS::laze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/li
TRACE::2021-04-16.11:47:34::SCWMssOS::b/xuartlite.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xhwicap_device_read_fra
TRACE::2021-04-16.11:47:34::SCWMssOS::me.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microbl
TRACE::2021-04-16.11:47:34::SCWMssOS::aze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_
TRACE::2021-04-16.11:47:34::SCWMssOS::0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/hw_exception_handler.o microblaze_0/li
TRACE::2021-04-16.11:47:34::SCWMssOS::b/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o micr
TRACE::2021-04-16.11:47:34::SCWMssOS::oblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_dcach
TRACE::2021-04-16.11:47:34::SCWMssOS::e.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_dcache_rang
TRACE::2021-04-16.11:47:34::SCWMssOS::e.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/x
TRACE::2021-04-16.11:47:34::SCWMssOS::uartlite_stats.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze
TRACE::2021-04-16.11:47:34::SCWMssOS::_0/lib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o micr
TRACE::2021-04-16.11:47:34::SCWMssOS::oblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/
TRACE::2021-04-16.11:47:34::SCWMssOS::microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/micr
TRACE::2021-04-16.11:47:34::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-16.11:47:35::SCWMssOS::'Finished building libraries'

TRACE::2021-04-16.11:47:37::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.11:47:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.11:47:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.11:47:38::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.11:47:38::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.11:47:38::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.11:47:38::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.11:47:38::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.11:47:38::SCWSystem::dir created 
TRACE::2021-04-16.11:47:38::SCWSystem::Writing the bif 
TRACE::2021-04-16.11:47:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.11:47:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.11:47:38::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.11:47:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.11:47:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.11:47:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.11:47:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:38::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:47:38::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:47:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:38::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.11:47:38::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.11:47:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:47:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:47:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:47:38::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:47:38::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:47:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:47:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:47:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:47:56::SCWMssOS::cleaning the bsp 
TRACE::2021-04-16.11:47:56::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-16.11:47:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-16.11:47:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-16.11:47:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-16.11:47:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-16.11:47:57::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-16.11:47:58::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-16.11:47:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-16.11:47:58::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-16.11:48:16::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.11:48:16::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.11:48:16::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.11:48:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.11:48:16::SCWSystem::Not a boot domain 
LOG::2021-04-16.11:48:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.11:48:16::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.11:48:16::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.11:48:16::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.11:48:16::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:16::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:16::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:16::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:48:16::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:48:16::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:48:16::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:48:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:48:16::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:16::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:48:16::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:16::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.11:48:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.11:48:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.11:48:16::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-16.11:48:16::SCWMssOS::doing bsp build ... 
TRACE::2021-04-16.11:48:16::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-16.11:48:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-16.11:48:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-16.11:48:16::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:48:16::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:48:16::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-16.11:48:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-16.11:48:16::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.11:48:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.11:48:16::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:48:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:48:16::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-16.11:48:16::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-16.11:48:16::SCWMssOS::Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-16.11:48:16::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-16.11:48:16::SCWMssOS::all -Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:48:16::SCWMssOS::xtra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.11:48:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.11:48:16::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:48:16::SCWMssOS::xtra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.11:48:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.11:48:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.11:48:16::SCWMssOS::xtra"

TRACE::2021-04-16.11:48:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.11:48:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.11:48:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.11:48:17::SCWMssOS::-Wextra"

TRACE::2021-04-16.11:48:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-16.11:48:17::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-16.11:48:17::SCWMssOS::tra"

TRACE::2021-04-16.11:48:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-16.11:48:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-16.11:48:17::SCWMssOS:: -Wextra"

TRACE::2021-04-16.11:48:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-16.11:48:20::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-16.11:48:20::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-16.11:48:20::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_icache_range.o micro
TRACE::2021-04-16.11:48:20::SCWMssOS::blaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/x
TRACE::2021-04-16.11:48:20::SCWMssOS::il_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_flush_dcache_range.o microbla
TRACE::2021-04-16.11:48:20::SCWMssOS::ze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xspi_sinit.o mic
TRACE::2021-04-16.11:48:20::SCWMssOS::roblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o mi
TRACE::2021-04-16.11:48:20::SCWMssOS::croblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/print.o microblaze_
TRACE::2021-04-16.11:48:20::SCWMssOS::0/lib/xbram_sinit.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_
TRACE::2021-04-16.11:48:20::SCWMssOS::interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disa
TRACE::2021-04-16.11:48:20::SCWMssOS::ble_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/xil_clocking.o microblaze_0
TRACE::2021-04-16.11:48:20::SCWMssOS::/lib/xgpio_sinit.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o
TRACE::2021-04-16.11:48:20::SCWMssOS:: microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xio.o mi
TRACE::2021-04-16.11:48:20::SCWMssOS::croblaze_0/lib/xuartlite.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr
TRACE::2021-04-16.11:48:20::SCWMssOS::.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_
TRACE::2021-04-16.11:48:20::SCWMssOS::cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o micr
TRACE::2021-04-16.11:48:20::SCWMssOS::oblaze_0/lib/microblaze_selftest.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/lib/xil_testc
TRACE::2021-04-16.11:48:20::SCWMssOS::ache.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze
TRACE::2021-04-16.11:48:20::SCWMssOS::_enable_dcache.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xbram.o microblaze_0/lib/xuartlite_intr.o mic
TRACE::2021-04-16.11:48:20::SCWMssOS::roblaze_0/lib/xgpio.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o 
TRACE::2021-04-16.11:48:20::SCWMssOS::microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_flush_d
TRACE::2021-04-16.11:48:20::SCWMssOS::cache.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xil_te
TRACE::2021-04-16.11:48:20::SCWMssOS::stmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_as
TRACE::2021-04-16.11:48:20::SCWMssOS::sert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2021-04-16.11:48:20::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/micr
TRACE::2021-04-16.11:48:20::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/fcntl.o

TRACE::2021-04-16.11:48:21::SCWMssOS::'Finished building libraries'

TRACE::2021-04-16.11:48:22::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.11:48:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.11:48:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.11:48:23::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.11:48:23::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.11:48:23::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.11:48:23::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.11:48:23::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.11:48:23::SCWSystem::dir created 
TRACE::2021-04-16.11:48:23::SCWSystem::Writing the bif 
TRACE::2021-04-16.11:48:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.11:48:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.11:48:23::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.11:48:23::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.11:48:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.11:48:23::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.11:48:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:48:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:48:23::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:48:23::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:48:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:48:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:48:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:23::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.11:48:23::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.11:48:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.11:48:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.11:48:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.11:48:23::SCWPlatform::Trying to set the existing hwdb with name top_2
TRACE::2021-04-16.11:48:23::SCWPlatform::Opened existing hwdb top_2
TRACE::2021-04-16.11:48:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.11:48:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.11:48:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.11:48:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWPlatform::Clearing the existing platform
TRACE::2021-04-16.13:17:35::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-16.13:17:35::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWSystem::Clearing the domains completed.
TRACE::2021-04-16.13:17:35::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened new HwDB with name top_4
TRACE::2021-04-16.13:17:35::SCWReader::Active system found as  top
TRACE::2021-04-16.13:17:35::SCWReader::Handling sysconfig top
TRACE::2021-04-16.13:17:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-16.13:17:35::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:17:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-16.13:17:35::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:17:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:17:35::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:17:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-16.13:17:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:35::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:35::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:35::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:17:35::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:35::SCWReader::No isolation master present  
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:38::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2021-04-16.13:17:38::SCWPlatform::Opened existing hwdb top_4
TRACE::2021-04-16.13:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:17:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::update - Opened existing hwdb top_5
TRACE::2021-04-16.13:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:17:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:17:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:17:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:17:38::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:17:38::SCWPlatform::Opened new HwDB with name top_6
TRACE::2021-04-16.13:17:38::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:17:38::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:17:38::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:17:38::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-16.13:17:38::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-16.13:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:17:38::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:17:38::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:17:38::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-16.13:17:49::SCWMssOS::cleaning the bsp 
TRACE::2021-04-16.13:17:49::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-16.13:17:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-16.13:17:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-16.13:17:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-16.13:17:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-16.13:17:51::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-16.13:17:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-16.13:17:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-16.13:17:52::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-16.13:18:49::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.13:18:49::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.13:18:49::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.13:18:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.13:18:49::SCWSystem::Not a boot domain 
LOG::2021-04-16.13:18:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.13:18:49::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.13:18:49::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.13:18:49::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.13:18:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:18:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:18:49::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-16.13:18:49::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-16.13:18:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:18:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:18:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:49::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.13:18:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.13:18:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.13:18:49::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-16.13:18:49::SCWMssOS::doing bsp build ... 
TRACE::2021-04-16.13:18:49::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-16.13:18:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-16.13:18:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-16.13:18:49::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:18:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:18:49::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-16.13:18:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-16.13:18:49::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:18:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:18:49::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:18:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:18:49::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:18:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:18:49::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-16.13:18:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-16.13:18:49::SCWMssOS::Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-16.13:18:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-16.13:18:49::SCWMssOS::all -Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:18:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:18:49::SCWMssOS::xtra"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:18:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:18:49::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:18:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:18:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:18:49::SCWMssOS::xtra"

TRACE::2021-04-16.13:18:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:18:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:18:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:18:50::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-16.13:18:50::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-16.13:18:50::SCWMssOS::tra"

TRACE::2021-04-16.13:18:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:18:50::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:18:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:18:50::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:18:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-16.13:18:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-16.13:18:50::SCWMssOS:: -Wextra"

TRACE::2021-04-16.13:18:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:18:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:18:50::SCWMssOS::xtra"

TRACE::2021-04-16.13:18:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-16.13:18:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-16.13:18:54::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-16.13:18:54::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlit
TRACE::2021-04-16.13:18:54::SCWMssOS::e.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib
TRACE::2021-04-16.13:18:54::SCWMssOS::/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xil_p
TRACE::2021-04-16.13:18:54::SCWMssOS::rintf.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/inbyte.o microblaze_0/lib/xil_misc_psrese
TRACE::2021-04-16.13:18:54::SCWMssOS::t_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xil_te
TRACE::2021-04-16.13:18:54::SCWMssOS::stio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xbram_g.o mic
TRACE::2021-04-16.13:18:54::SCWMssOS::roblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disabl
TRACE::2021-04-16.13:18:54::SCWMssOS::e_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_di
TRACE::2021-04-16.13:18:54::SCWMssOS::sable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_flush_cache_ext_range.o mi
TRACE::2021-04-16.13:18:54::SCWMssOS::croblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microbl
TRACE::2021-04-16.13:18:54::SCWMssOS::aze_0/lib/xhwicap_selftest.o microblaze_0/lib/xio.o microblaze_0/lib/_exit.o microblaze_0/lib/outbyte.o microblaze_0/lib/xspi_o
TRACE::2021-04-16.13:18:54::SCWMssOS::ptions.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_d
TRACE::2021-04-16.13:18:54::SCWMssOS::cache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_device
TRACE::2021-04-16.13:18:54::SCWMssOS::_write_frame.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_exception_han
TRACE::2021-04-16.13:18:54::SCWMssOS::dler.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/l
TRACE::2021-04-16.13:18:54::SCWMssOS::ib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaz
TRACE::2021-04-16.13:18:54::SCWMssOS::e_scrub.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2021-04-16.13:18:54::SCWMssOS::nge.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o 
TRACE::2021-04-16.13:18:54::SCWMssOS::microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/m
TRACE::2021-04-16.13:18:54::SCWMssOS::icroblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o
TRACE::2021-04-16.13:18:54::SCWMssOS:: microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_as
TRACE::2021-04-16.13:18:54::SCWMssOS::sert.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2021-04-16.13:18:54::SCWMssOS::lib/xgpio_extra.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/micr
TRACE::2021-04-16.13:18:54::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/fcntl.o

TRACE::2021-04-16.13:18:55::SCWMssOS::'Finished building libraries'

TRACE::2021-04-16.13:18:56::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.13:18:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.13:18:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.13:18:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.13:18:57::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.13:18:57::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.13:18:57::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.13:18:57::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.13:18:57::SCWSystem::dir created 
TRACE::2021-04-16.13:18:57::SCWSystem::Writing the bif 
TRACE::2021-04-16.13:18:57::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.13:18:57::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.13:18:57::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.13:18:57::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:18:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:18:57::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:18:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:18:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:18:57::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-16.13:18:57::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-16.13:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:18:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:18:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:57::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.13:18:57::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.13:18:57::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:18:57::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:18:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:18:57::SCWPlatform::Trying to set the existing hwdb with name top_6
TRACE::2021-04-16.13:18:57::SCWPlatform::Opened existing hwdb top_6
TRACE::2021-04-16.13:18:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:18:57::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:18:57::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:18:57::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWPlatform::Clearing the existing platform
TRACE::2021-04-16.13:27:01::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-16.13:27:01::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWSystem::Clearing the domains completed.
TRACE::2021-04-16.13:27:01::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened new HwDB with name top_8
TRACE::2021-04-16.13:27:01::SCWReader::Active system found as  top
TRACE::2021-04-16.13:27:01::SCWReader::Handling sysconfig top
TRACE::2021-04-16.13:27:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-16.13:27:01::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:27:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-16.13:27:01::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:27:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:27:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:27:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-16.13:27:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:01::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:01::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:01::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:27:01::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:01::SCWReader::No isolation master present  
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:04::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to set the existing hwdb with name top_8
TRACE::2021-04-16.13:27:04::SCWPlatform::Opened existing hwdb top_8
TRACE::2021-04-16.13:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:04::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:27:04::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::update - Opened existing hwdb top_9
TRACE::2021-04-16.13:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:04::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:27:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:27:04::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:27:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:27:04::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:27:04::SCWPlatform::Opened new HwDB with name top_10
TRACE::2021-04-16.13:27:04::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:27:04::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:27:04::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:27:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:27:04::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-16.13:27:04::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-16.13:27:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:27:04::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:27:04::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:27:04::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-16.13:28:03::SCWMssOS::cleaning the bsp 
TRACE::2021-04-16.13:28:03::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-16.13:28:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-16.13:28:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-16.13:28:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-16.13:28:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-16.13:28:05::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-16.13:28:05::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-16.13:28:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-16.13:28:06::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-16.13:28:23::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.13:28:23::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.13:28:23::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.13:28:23::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.13:28:23::SCWSystem::Not a boot domain 
LOG::2021-04-16.13:28:23::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.13:28:23::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.13:28:23::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.13:28:23::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.13:28:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:23::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:23::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:23::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:28:23::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:28:23::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-16.13:28:23::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-16.13:28:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:28:23::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:23::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:28:23::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:23::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.13:28:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.13:28:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.13:28:23::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-16.13:28:23::SCWMssOS::doing bsp build ... 
TRACE::2021-04-16.13:28:23::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-16.13:28:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-16.13:28:23::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-16.13:28:23::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:28:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:28:24::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-16.13:28:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-16.13:28:24::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:28:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:28:24::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:28:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:28:24::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:28:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:28:24::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-16.13:28:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-16.13:28:24::SCWMssOS::Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-16.13:28:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-16.13:28:24::SCWMssOS::all -Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:28:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:28:24::SCWMssOS::xtra"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:28:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:28:24::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:28:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:28:24::SCWMssOS::xtra"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:28:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:28:24::SCWMssOS::xtra"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:28:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:28:24::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-16.13:28:24::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-16.13:28:24::SCWMssOS::tra"

TRACE::2021-04-16.13:28:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:28:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-16.13:28:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-16.13:28:24::SCWMssOS:: -Wextra"

TRACE::2021-04-16.13:28:26::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-16.13:28:29::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-16.13:28:29::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-16.13:28:29::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/xplatform_info.o mic
TRACE::2021-04-16.13:28:29::SCWMssOS::roblaze_0/lib/xuartlite_l.o microblaze_0/lib/xio.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/x
TRACE::2021-04-16.13:28:29::SCWMssOS::il_testio.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xspi_g
TRACE::2021-04-16.13:28:29::SCWMssOS::.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/
TRACE::2021-04-16.13:28:29::SCWMssOS::xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/inbyte.o microblaze_0/lib
TRACE::2021-04-16.13:28:29::SCWMssOS::/microblaze_disable_dcache.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o micro
TRACE::2021-04-16.13:28:29::SCWMssOS::blaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o m
TRACE::2021-04-16.13:28:29::SCWMssOS::icroblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microbla
TRACE::2021-04-16.13:28:29::SCWMssOS::ze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microbl
TRACE::2021-04-16.13:28:29::SCWMssOS::aze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0
TRACE::2021-04-16.13:28:29::SCWMssOS::/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xuartlite.o microblaze_0/li
TRACE::2021-04-16.13:28:29::SCWMssOS::b/xhwicap_device_write_frame.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_
TRACE::2021-04-16.13:28:29::SCWMssOS::dcache_range.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/microblaze_invalidate_cache_ext.
TRACE::2021-04-16.13:28:29::SCWMssOS::o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/h
TRACE::2021-04-16.13:28:29::SCWMssOS::w_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xil_util.o microblaze_0/lib/xil_testcache.o microb
TRACE::2021-04-16.13:28:29::SCWMssOS::laze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microbl
TRACE::2021-04-16.13:28:29::SCWMssOS::aze_0/lib/xbram.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xgpio.o microblaze_0/lib/microblaze_init_dcache_range.o mi
TRACE::2021-04-16.13:28:29::SCWMssOS::croblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartli
TRACE::2021-04-16.13:28:29::SCWMssOS::te_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze
TRACE::2021-04-16.13:28:29::SCWMssOS::_0/lib/microblaze_scrub.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xil_testmem.o microblaze
TRACE::2021-04-16.13:28:29::SCWMssOS::_0/lib/microblaze_update_icache.o microblaze_0/lib/xhwicap.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_assert.o microblaze_
TRACE::2021-04-16.13:28:29::SCWMssOS::0/lib/xhwicap_g.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_up
TRACE::2021-04-16.13:28:29::SCWMssOS::date_dcache.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/micr
TRACE::2021-04-16.13:28:29::SCWMssOS::oblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2021-04-16.13:28:30::SCWMssOS::'Finished building libraries'

TRACE::2021-04-16.13:28:31::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.13:28:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.13:28:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.13:28:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.13:28:32::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.13:28:32::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.13:28:32::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.13:28:32::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.13:28:32::SCWSystem::dir created 
TRACE::2021-04-16.13:28:32::SCWSystem::Writing the bif 
TRACE::2021-04-16.13:28:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.13:28:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.13:28:32::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.13:28:32::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:28:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:28:32::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:28:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:28:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:28:32::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-16.13:28:32::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-16.13:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:28:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:28:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:32::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.13:28:32::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.13:28:32::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:28:32::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:28:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:28:32::SCWPlatform::Trying to set the existing hwdb with name top_10
TRACE::2021-04-16.13:28:32::SCWPlatform::Opened existing hwdb top_10
TRACE::2021-04-16.13:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:28:32::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:28:32::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:28:32::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWPlatform::Clearing the existing platform
TRACE::2021-04-16.13:33:49::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-16.13:33:49::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWSystem::Clearing the domains completed.
TRACE::2021-04-16.13:33:49::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Removing the HwDB with name D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened new HwDB with name top_12
TRACE::2021-04-16.13:33:49::SCWReader::Active system found as  top
TRACE::2021-04-16.13:33:49::SCWReader::Handling sysconfig top
TRACE::2021-04-16.13:33:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-16.13:33:49::SCWMssOS::No sw design opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::mss exists loading the mss file  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::Opened the sw design from mss  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::Adding the swdes entry D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:33:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-16.13:33:49::SCWMssOS::Opened the sw design.  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:33:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:33:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:33:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-16.13:33:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:49::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:49::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:49::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:49::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:49::SCWReader::No isolation master present  
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform location is D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:51::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to set the existing hwdb with name top_12
TRACE::2021-04-16.13:33:51::SCWPlatform::Opened existing hwdb top_12
TRACE::2021-04-16.13:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:51::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/tempdsa/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:51::SCWPlatform::update - Opened existing hwdb top_13
TRACE::2021-04-16.13:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:51::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:33:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:33:51::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:33:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2021-04-16.13:33:51::SCWMssOS::Removing the swdes entry for  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:51::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-16.13:33:52::SCWPlatform::Opened new HwDB with name top_14
TRACE::2021-04-16.13:33:52::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2021-04-16.13:33:52::SCWMssOS::Writing the mss file completed D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:52::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:33:52::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:52::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:52::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:52::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:52::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:52::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:33:52::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:33:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:52::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:52::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:52::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:52::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-16.13:33:58::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.13:33:58::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.13:33:58::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.13:33:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.13:33:58::SCWSystem::Not a boot domain 
LOG::2021-04-16.13:33:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.13:33:58::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.13:33:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.13:33:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.13:33:58::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:58::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:58::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:58::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:58::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:58::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:33:58::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:33:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:58::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:58::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:58::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:58::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.13:33:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.13:33:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.13:33:58::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2021-04-16.13:33:58::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-16.13:33:58::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.13:33:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.13:33:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.13:33:59::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.13:33:59::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.13:33:59::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.13:33:59::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.13:33:59::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.13:33:59::SCWSystem::dir created 
TRACE::2021-04-16.13:33:59::SCWSystem::Writing the bif 
TRACE::2021-04-16.13:33:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.13:33:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.13:33:59::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.13:33:59::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:33:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:33:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:33:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:59::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:33:59::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:33:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:59::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.13:33:59::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.13:33:59::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:33:59::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:33:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:33:59::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:33:59::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:33:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:33:59::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:33:59::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:33:59::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:06::SCWMssOS::cleaning the bsp 
TRACE::2021-04-16.13:34:06::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2021-04-16.13:34:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-04-16.13:34:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-04-16.13:34:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-04-16.13:34:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2021-04-16.13:34:08::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s clean 

TRACE::2021-04-16.13:34:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s clean 

TRACE::2021-04-16.13:34:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2021-04-16.13:34:09::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2021-04-16.13:34:17::SCWPlatform::Started generating the artifacts platform top
TRACE::2021-04-16.13:34:17::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-16.13:34:17::SCWPlatform::Started generating the artifacts for system configuration top
LOG::2021-04-16.13:34:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2021-04-16.13:34:17::SCWSystem::Not a boot domain 
LOG::2021-04-16.13:34:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2021-04-16.13:34:17::SCWDomain::Generating domain artifcats
TRACE::2021-04-16.13:34:17::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-16.13:34:17::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-16.13:34:17::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:17::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:17::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:17::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:34:17::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:34:17::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:34:17::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:34:17::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:17::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:34:17::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:17::SCWMssOS::Completed writing the mss file at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp
TRACE::2021-04-16.13:34:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-16.13:34:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-16.13:34:17::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2021-04-16.13:34:17::SCWMssOS::doing bsp build ... 
TRACE::2021-04-16.13:34:17::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2021-04-16.13:34:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-04-16.13:34:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-04-16.13:34:17::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:34:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:34:17::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-04-16.13:34:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2021-04-16.13:34:17::SCWMssOS::-Wall -Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:34:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:34:17::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:34:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:34:17::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:34:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:34:17::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-04-16.13:34:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2021-04-16.13:34:17::SCWMssOS::all -Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-16.13:34:17::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2021-04-16.13:34:17::SCWMssOS::Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:34:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:34:17::SCWMssOS::xtra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-16.13:34:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2021-04-16.13:34:17::SCWMssOS::ll -Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_4/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:34:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:34:17::SCWMssOS::xtra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_7/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-16.13:34:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2021-04-16.13:34:17::SCWMssOS::xtra"

TRACE::2021-04-16.13:34:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-16.13:34:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2021-04-16.13:34:17::SCWMssOS::-Wextra"

TRACE::2021-04-16.13:34:17::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-16.13:34:17::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2021-04-16.13:34:17::SCWMssOS::tra"

TRACE::2021-04-16.13:34:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-16.13:34:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2021-04-16.13:34:18::SCWMssOS:: -Wextra"

TRACE::2021-04-16.13:34:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-04-16.13:34:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-04-16.13:34:21::SCWMssOS::make --no-print-directory archive

TRACE::2021-04-16.13:34:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xplatform
TRACE::2021-04-16.13:34:22::SCWMssOS::_info.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xio.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xhwicap_srp.o microbl
TRACE::2021-04-16.13:34:22::SCWMssOS::aze_0/lib/xil_testio.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_
TRACE::2021-04-16.13:34:22::SCWMssOS::0/lib/xspi_g.o microblaze_0/lib/xhwicap.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microbla
TRACE::2021-04-16.13:34:22::SCWMssOS::ze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xspi_selftest.o microblaze_0/lib/xil_cache.o mic
TRACE::2021-04-16.13:34:22::SCWMssOS::roblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_exception_handler.o microblaze_
TRACE::2021-04-16.13:34:22::SCWMssOS::0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interr
TRACE::2021-04-16.13:34:22::SCWMssOS::upts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_ic
TRACE::2021-04-16.13:34:22::SCWMssOS::ache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xspi.o microblaze_0/lib/
TRACE::2021-04-16.13:34:22::SCWMssOS::xgpio_selftest.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/li
TRACE::2021-04-16.13:34:22::SCWMssOS::b/xbram_g.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/_exit.o microblaze_0/lib/outbyte.o microblaze_0/lib/mic
TRACE::2021-04-16.13:34:22::SCWMssOS::roblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/li
TRACE::2021-04-16.13:34:22::SCWMssOS::b/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/microbl
TRACE::2021-04-16.13:34:22::SCWMssOS::aze_sleep.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o mi
TRACE::2021-04-16.13:34:22::SCWMssOS::croblaze_0/lib/xil_util.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o 
TRACE::2021-04-16.13:34:22::SCWMssOS::microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/
TRACE::2021-04-16.13:34:22::SCWMssOS::lib/xuartlite_intr.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_dcache_range.o micr
TRACE::2021-04-16.13:34:22::SCWMssOS::oblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite
TRACE::2021-04-16.13:34:22::SCWMssOS::_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0
TRACE::2021-04-16.13:34:22::SCWMssOS::/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/l
TRACE::2021-04-16.13:34:22::SCWMssOS::ib/xil_exception.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microbla
TRACE::2021-04-16.13:34:22::SCWMssOS::ze_0/lib/xil_clocking.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xhwicap_g.o microblaze_0/
TRACE::2021-04-16.13:34:22::SCWMssOS::lib/xspi_stats.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/microblaze_upd
TRACE::2021-04-16.13:34:22::SCWMssOS::ate_dcache.o microblaze_0/lib/fcntl.o microblaze_0/lib/microblaze_init_icache_range.o

TRACE::2021-04-16.13:34:22::SCWMssOS::'Finished building libraries'

TRACE::2021-04-16.13:34:24::SCWMssOS::Copying to export directory.
TRACE::2021-04-16.13:34:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-16.13:34:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-16.13:34:24::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2021-04-16.13:34:24::SCWSystem::Completed Processing the sysconfig top
LOG::2021-04-16.13:34:24::SCWPlatform::Completed generating the artifacts for system configuration top
TRACE::2021-04-16.13:34:24::SCWPlatform::Started preparing the platform 
TRACE::2021-04-16.13:34:24::SCWSystem::Writing the bif file for system config top
TRACE::2021-04-16.13:34:24::SCWSystem::dir created 
TRACE::2021-04-16.13:34:24::SCWSystem::Writing the bif 
TRACE::2021-04-16.13:34:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-16.13:34:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-16.13:34:24::SCWPlatform::Completed generating the platform
TRACE::2021-04-16.13:34:24::SCWMssOS::Saving the mss changes D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-16.13:34:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-16.13:34:24::SCWMssOS::Commit changes completed.
TRACE::2021-04-16.13:34:24::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:24::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:24::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:24::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:34:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:34:25::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:34:25::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:34:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:25::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:34:25::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:25::SCWWriter::formatted JSON is {
	"platformName":	"top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"top",
	"platHandOff":	"D:/Xilinx/local_PR_test_01/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"top",
	"systems":	[{
			"systemName":	"top",
			"systemDesc":	"top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"top",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"9d7dac332fea633674c9a1540f7bc121",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-16.13:34:25::SCWPlatform::updated the xpfm file.
TRACE::2021-04-16.13:34:25::SCWPlatform::Trying to open the hw design at D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:25::SCWPlatform::DSA given D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:25::SCWPlatform::DSA absoulate path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:25::SCWPlatform::DSA directory D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw
TRACE::2021-04-16.13:34:25::SCWPlatform:: Platform Path D:/Xilinx/local_PR_test_01/pr_test_vitis/top/hw/top.xsa
TRACE::2021-04-16.13:34:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-16.13:34:25::SCWPlatform::Trying to set the existing hwdb with name top_14
TRACE::2021-04-16.13:34:25::SCWPlatform::Opened existing hwdb top_14
TRACE::2021-04-16.13:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-16.13:34:25::SCWMssOS::Checking the sw design at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2021-04-16.13:34:25::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2021-04-16.13:34:25::SCWMssOS::Sw design exists and opened at  D:/Xilinx/local_PR_test_01/pr_test_vitis/top/microblaze_0/standalone_microblaze_0/bsp/system.mss
