Timing Analyzer report for nios_lab_top
Tue Mar 09 12:41:54 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Metastability Summary
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width Summary
 19. Slow 1200mV 0C Model Metastability Summary
 20. Fast 1200mV 0C Model Setup Summary
 21. Fast 1200mV 0C Model Hold Summary
 22. Fast 1200mV 0C Model Recovery Summary
 23. Fast 1200mV 0C Model Removal Summary
 24. Fast 1200mV 0C Model Minimum Pulse Width Summary
 25. Fast 1200mV 0C Model Metastability Summary
 26. Multicorner Timing Analysis Summary
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 1200mv 0c Model)
 30. Signal Integrity Metrics (Slow 1200mv 85c Model)
 31. Signal Integrity Metrics (Fast 1200mv 0c Model)
 32. Setup Transfers
 33. Hold Transfers
 34. Recovery Transfers
 35. Removal Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths Summary
 39. Clock Status Summary
 40. Unconstrained Input Ports
 41. Unconstrained Output Ports
 42. Unconstrained Input Ports
 43. Unconstrained Output Ports
 44. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; nios_lab_top                                        ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M08SAU169C8G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  41.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; nios_sys/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Mar 09 12:41:45 2021 ;
; nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Mar 09 12:41:45 2021 ;
; nios_sys/synthesis/submodules/altera_onchip_flash.sdc                      ; OK     ; Tue Mar 09 12:41:45 2021 ;
; nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc                        ; OK     ; Tue Mar 09 12:41:45 2021 ;
; nios_sys/synthesis/submodules/altera_modular_adc_control.sdc               ; OK     ; Tue Mar 09 12:41:46 2021 ;
; nios_lab_top.sdc                                                           ; OK     ; Tue Mar 09 12:41:46 2021 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                   ; Targets                                                     ;
+---------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------+-------------------------------------------------------------+
; altera_reserved_tck                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                          ; { altera_reserved_tck }                                     ;
; CLK12M                                                  ; Base      ; 83.333  ; 12.0 MHz  ; 0.000 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                          ; { CLK12M }                                                  ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; Base      ; 181.818 ; 5.5 MHz   ; 0.000 ; 90.909 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                          ; { u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc } ;
; u0|pll|sd1|pll7|clk[0]                                  ; Generated ; 12.499  ; 80.01 MHz ; 0.000 ; 6.249  ; 50.00      ; 3         ; 20          ;       ;        ;           ;            ; false    ; CLK12M ; u0|pll|sd1|pll7|inclk[0] ; { u0|pll|sd1|pll7|clk[0] }                                  ;
; u0|pll|sd1|pll7|clk[1]                                  ; Generated ; 24.999  ; 40.0 MHz  ; 0.000 ; 12.499 ; 50.00      ; 3         ; 10          ;       ;        ;           ;            ; false    ; CLK12M ; u0|pll|sd1|pll7|inclk[0] ; { u0|pll|sd1|pll7|clk[1] }                                  ;
; u0|pll|sd1|pll7|clk[2]                                  ; Generated ; 99.999  ; 10.0 MHz  ; 0.000 ; 49.999 ; 50.00      ; 6         ; 5           ;       ;        ;           ;            ; false    ; CLK12M ; u0|pll|sd1|pll7|inclk[0] ; { u0|pll|sd1|pll7|clk[2] }                                  ;
+---------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                  ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; 98.75 MHz  ; 95.78 MHz       ; u0|pll|sd1|pll7|clk[0] ; limit due to high minimum pulse width violation (tch) ;
; 105.75 MHz ; 105.75 MHz      ; altera_reserved_tck    ;                                                       ;
; 127.93 MHz ; 127.93 MHz      ; u0|pll|sd1|pll7|clk[1] ;                                                       ;
; 162.68 MHz ; 162.68 MHz      ; u0|pll|sd1|pll7|clk[2] ;                                                       ;
; 240.04 MHz ; 240.04 MHz      ; CLK12M                 ;                                                       ;
+------------+-----------------+------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 1.559  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 17.182 ; 0.000         ;
; altera_reserved_tck    ; 45.272 ; 0.000         ;
; CLK12M                 ; 79.167 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 93.852 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary             ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 0.265 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 0.342 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 0.360 ; 0.000         ;
; CLK12M                 ; 0.362 ; 0.000         ;
; altera_reserved_tck    ; 0.362 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 7.519  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 21.612 ; 0.000         ;
; altera_reserved_tck    ; 48.083 ; 0.000         ;
; CLK12M                 ; 81.122 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 96.248 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary          ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK12M                 ; 0.765 ; 0.000         ;
; altera_reserved_tck    ; 1.163 ; 0.000         ;
; u0|pll|sd1|pll7|clk[0] ; 1.795 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 1.917 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 2.147 ; 0.000         ;
+------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0]                                  ; 1.029  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1]                                  ; 12.206 ; 0.000         ;
; CLK12M                                                  ; 41.439 ; 0.000         ;
; altera_reserved_tck                                     ; 49.648 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2]                                  ; 49.681 ; 0.000         ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 90.688 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 31
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
Worst Case Available Settling Time: 17.446 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 102.87 MHz ; 97.72 MHz       ; u0|pll|sd1|pll7|clk[0] ; limit due to high minimum pulse width violation (tch)         ;
; 110.52 MHz ; 110.52 MHz      ; altera_reserved_tck    ;                                                               ;
; 132.56 MHz ; 132.56 MHz      ; u0|pll|sd1|pll7|clk[1] ;                                                               ;
; 174.52 MHz ; 174.52 MHz      ; u0|pll|sd1|pll7|clk[2] ;                                                               ;
; 260.55 MHz ; 250.0 MHz       ; CLK12M                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 1.713  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 17.455 ; 0.000         ;
; altera_reserved_tck    ; 45.476 ; 0.000         ;
; CLK12M                 ; 79.495 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 94.269 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 0.244 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 0.306 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 0.322 ; 0.000         ;
; CLK12M                 ; 0.324 ; 0.000         ;
; altera_reserved_tck    ; 0.324 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 7.851  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 21.888 ; 0.000         ;
; altera_reserved_tck    ; 48.203 ; 0.000         ;
; CLK12M                 ; 81.240 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 96.539 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary           ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK12M                 ; 0.655 ; 0.000         ;
; altera_reserved_tck    ; 1.040 ; 0.000         ;
; u0|pll|sd1|pll7|clk[0] ; 1.603 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 1.719 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 1.911 ; 0.000         ;
+------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0]                                  ; 1.133  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1]                                  ; 12.195 ; 0.000         ;
; CLK12M                                                  ; 41.395 ; 0.000         ;
; altera_reserved_tck                                     ; 49.676 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2]                                  ; 49.687 ; 0.000         ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 90.675 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 31
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
Worst Case Available Settling Time: 17.867 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 3.374  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 21.812 ; 0.000         ;
; altera_reserved_tck    ; 48.384 ; 0.000         ;
; CLK12M                 ; 81.598 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 97.434 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 0.086 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 0.144 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 0.151 ; 0.000         ;
; CLK12M                 ; 0.152 ; 0.000         ;
; altera_reserved_tck    ; 0.152 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0] ; 10.218 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 23.431 ; 0.000         ;
; altera_reserved_tck    ; 49.409 ; 0.000         ;
; CLK12M                 ; 82.252 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 98.271 ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary           ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK12M                 ; 0.310 ; 0.000         ;
; altera_reserved_tck    ; 0.476 ; 0.000         ;
; u0|pll|sd1|pll7|clk[0] ; 0.747 ; 0.000         ;
; u0|pll|sd1|pll7|clk[1] ; 0.864 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2] ; 0.969 ; 0.000         ;
+------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; u0|pll|sd1|pll7|clk[0]                                  ; 1.152  ; 0.000         ;
; u0|pll|sd1|pll7|clk[1]                                  ; 12.273 ; 0.000         ;
; CLK12M                                                  ; 41.114 ; 0.000         ;
; altera_reserved_tck                                     ; 49.416 ; 0.000         ;
; u0|pll|sd1|pll7|clk[2]                                  ; 49.724 ; 0.000         ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 90.687 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 31
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
Worst Case Available Settling Time: 22.045 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 1.559  ; 0.086 ; 7.519    ; 0.310   ; 1.029               ;
;  CLK12M                                                  ; 79.167 ; 0.152 ; 81.122   ; 0.310   ; 41.114              ;
;  altera_reserved_tck                                     ; 45.272 ; 0.152 ; 48.083   ; 0.476   ; 49.416              ;
;  u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; N/A    ; N/A   ; N/A      ; N/A     ; 90.675              ;
;  u0|pll|sd1|pll7|clk[0]                                  ; 1.559  ; 0.086 ; 7.519    ; 0.747   ; 1.029               ;
;  u0|pll|sd1|pll7|clk[1]                                  ; 17.182 ; 0.151 ; 21.612   ; 0.864   ; 12.195              ;
;  u0|pll|sd1|pll7|clk[2]                                  ; 93.852 ; 0.144 ; 96.248   ; 0.969   ; 49.681              ;
; Design-wide TNS                                          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK12M                                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pll|sd1|pll7|clk[0]                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pll|sd1|pll7|clk[1]                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pll|sd1|pll7|clk[2]                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; CLK12M              ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; RST_BTN             ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; USER_BTN            ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN1~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN2~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN3~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN4~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN5~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN6~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN7~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ADC1IN8~    ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0932 V           ; 0.135 V                              ; 0.16 V                               ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0932 V          ; 0.135 V                             ; 0.16 V                              ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0905 V           ; 0.135 V                              ; 0.167 V                              ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0905 V          ; 0.135 V                             ; 0.167 V                             ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0905 V           ; 0.135 V                              ; 0.167 V                              ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0905 V          ; 0.135 V                             ; 0.167 V                             ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0932 V           ; 0.135 V                              ; 0.16 V                               ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0932 V          ; 0.135 V                             ; 0.16 V                              ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0905 V           ; 0.135 V                              ; 0.167 V                              ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0905 V          ; 0.135 V                             ; 0.167 V                             ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0932 V           ; 0.135 V                              ; 0.16 V                               ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0932 V          ; 0.135 V                             ; 0.16 V                              ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.4 V               ; -0.0905 V           ; 0.135 V                              ; 0.167 V                              ; 4.43e-10 s                  ; 4.36e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.4 V              ; -0.0905 V          ; 0.135 V                             ; 0.167 V                             ; 4.43e-10 s                 ; 4.36e-10 s                 ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.47e-09 V                   ; 2.39 V              ; -0.0854 V           ; 0.162 V                              ; 0.204 V                              ; 4.62e-10 s                  ; 4.54e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.47e-09 V                  ; 2.39 V             ; -0.0854 V          ; 0.162 V                             ; 0.204 V                             ; 4.62e-10 s                 ; 4.54e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.49e-09 V                   ; 2.38 V              ; -0.0505 V           ; 0.23 V                               ; 0.155 V                              ; 4.84e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.49e-09 V                  ; 2.38 V             ; -0.0505 V          ; 0.23 V                              ; 0.155 V                             ; 4.84e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0521 V           ; 0.17 V                               ; 0.231 V                              ; 4.74e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0521 V          ; 0.17 V                              ; 0.231 V                             ; 4.74e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0526 V           ; 0.169 V                              ; 0.23 V                               ; 4.75e-10 s                  ; 4.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0526 V          ; 0.169 V                             ; 0.23 V                              ; 4.75e-10 s                 ; 4.8e-10 s                  ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0526 V           ; 0.169 V                              ; 0.23 V                               ; 4.75e-10 s                  ; 4.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0526 V          ; 0.169 V                             ; 0.23 V                              ; 4.75e-10 s                 ; 4.8e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0521 V           ; 0.17 V                               ; 0.231 V                              ; 4.74e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0521 V          ; 0.17 V                              ; 0.231 V                             ; 4.74e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0526 V           ; 0.169 V                              ; 0.23 V                               ; 4.75e-10 s                  ; 4.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0526 V          ; 0.169 V                             ; 0.23 V                              ; 4.75e-10 s                 ; 4.8e-10 s                  ; Yes                       ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0521 V           ; 0.17 V                               ; 0.231 V                              ; 4.74e-10 s                  ; 4.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0521 V          ; 0.17 V                              ; 0.231 V                             ; 4.74e-10 s                 ; 4.79e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.37 V              ; -0.0526 V           ; 0.169 V                              ; 0.23 V                               ; 4.75e-10 s                  ; 4.8e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 4.66e-07 V                  ; 2.37 V             ; -0.0526 V          ; 0.169 V                             ; 0.23 V                              ; 4.75e-10 s                 ; 4.8e-10 s                  ; Yes                       ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.66e-07 V                   ; 2.36 V              ; -0.0486 V           ; 0.228 V                              ; 0.114 V                              ; 5.12e-10 s                  ; 6.11e-10 s                  ; Yes                        ; No                         ; 2.32 V                      ; 4.66e-07 V                  ; 2.36 V             ; -0.0486 V          ; 0.228 V                             ; 0.114 V                             ; 5.12e-10 s                 ; 6.11e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.36 V              ; -0.0211 V           ; 0.162 V                              ; 0.122 V                              ; 6.58e-10 s                  ; 7.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.88e-07 V                  ; 2.36 V             ; -0.0211 V          ; 0.162 V                             ; 0.122 V                             ; 6.58e-10 s                 ; 7.79e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LED[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.77 V              ; -0.0486 V           ; 0.285 V                              ; 0.06 V                               ; 2.8e-10 s                   ; 3.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.77 V             ; -0.0486 V          ; 0.285 V                             ; 0.06 V                              ; 2.8e-10 s                  ; 3.04e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.68e-07 V                   ; 2.73 V              ; -0.0395 V           ; 0.361 V                              ; 0.109 V                              ; 3.1e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.68e-07 V                  ; 2.73 V             ; -0.0395 V          ; 0.361 V                             ; 0.109 V                             ; 3.1e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                     ; altera_reserved_tck                                     ; 1525       ; 0          ; 40       ; 3        ;
; u0|pll|sd1|pll7|clk[0]                                  ; altera_reserved_tck                                     ; false path ; 0          ; 0        ; 0        ;
; CLK12M                                                  ; CLK12M                                                  ; 177        ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; CLK12M                                                  ; 10         ; 0          ; 0        ; 0        ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 2          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                     ; u0|pll|sd1|pll7|clk[0]                                  ; false path ; false path ; 0        ; 0        ;
; CLK12M                                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 4          ; 0          ; 0        ; 0        ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; u0|pll|sd1|pll7|clk[0]                                  ; 2          ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 54943      ; 118        ; 177      ; 0        ;
; u0|pll|sd1|pll7|clk[1]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 18         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 24         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[1]                                  ; 25         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[1]                                  ; u0|pll|sd1|pll7|clk[1]                                  ; 3265       ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[2]                                  ; 38         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2]                                  ; u0|pll|sd1|pll7|clk[2]                                  ; 1346       ; 0          ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                     ; altera_reserved_tck                                     ; 1525       ; 0          ; 40       ; 3        ;
; u0|pll|sd1|pll7|clk[0]                                  ; altera_reserved_tck                                     ; false path ; 0          ; 0        ; 0        ;
; CLK12M                                                  ; CLK12M                                                  ; 177        ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; CLK12M                                                  ; 10         ; 0          ; 0        ; 0        ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 2          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                     ; u0|pll|sd1|pll7|clk[0]                                  ; false path ; false path ; 0        ; 0        ;
; CLK12M                                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 4          ; 0          ; 0        ; 0        ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; u0|pll|sd1|pll7|clk[0]                                  ; 2          ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 54943      ; 118        ; 177      ; 0        ;
; u0|pll|sd1|pll7|clk[1]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 18         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2]                                  ; u0|pll|sd1|pll7|clk[0]                                  ; 24         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[1]                                  ; 25         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[1]                                  ; u0|pll|sd1|pll7|clk[1]                                  ; 3265       ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0]                                  ; u0|pll|sd1|pll7|clk[2]                                  ; 38         ; 0          ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2]                                  ; u0|pll|sd1|pll7|clk[2]                                  ; 1346       ; 0          ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                           ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck    ; altera_reserved_tck                                     ; 69       ; 0        ; 2        ; 0        ;
; CLK12M                 ; CLK12M                                                  ; 35       ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; CLK12M                                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 6        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[0]                                  ; 715      ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[1]                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[1] ; u0|pll|sd1|pll7|clk[1]                                  ; 223      ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[2]                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2] ; u0|pll|sd1|pll7|clk[2]                                  ; 210      ; 0        ; 0        ; 0        ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                            ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck    ; altera_reserved_tck                                     ; 69       ; 0        ; 2        ; 0        ;
; CLK12M                 ; CLK12M                                                  ; 35       ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; CLK12M                                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; 6        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[0]                                  ; 715      ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[1]                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[1] ; u0|pll|sd1|pll7|clk[1]                                  ; 223      ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[0] ; u0|pll|sd1|pll7|clk[2]                                  ; 3        ; 0        ; 0        ; 0        ;
; u0|pll|sd1|pll7|clk[2] ; u0|pll|sd1|pll7|clk[2]                                  ; 210      ; 0        ; 0        ; 0        ;
+------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 54    ; 54   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; Target                                                                                                                      ; Clock                                                   ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; CLK12M                                                                                                                      ; CLK12M                                                  ; Base      ; Constrained   ;
; altera_reserved_tck                                                                                                         ; altera_reserved_tck                                     ; Base      ; Constrained   ;
; nios_sys:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg ;                                                         ; Base      ; Unconstrained ;
; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc                                                                     ; u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc ; Base      ; Constrained   ;
; u0|pll|sd1|pll7|clk[0]                                                                                                      ; u0|pll|sd1|pll7|clk[0]                                  ; Generated ; Constrained   ;
; u0|pll|sd1|pll7|clk[1]                                                                                                      ; u0|pll|sd1|pll7|clk[1]                                  ; Generated ; Constrained   ;
; u0|pll|sd1|pll7|clk[2]                                                                                                      ; u0|pll|sd1|pll7|clk[2]                                  ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 09 12:41:39 2021
Info: Command: quartus_sta nios_lab -c nios_lab_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'nios_sys/synthesis/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'nios_sys/synthesis/submodules/nios_sys_nios_cpu.sdc'
Info (332104): Reading SDC File: 'nios_sys/synthesis/submodules/altera_modular_adc_control.sdc'
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm|chsel[*] could not be matched with a register File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(35): *|adc_inst|adcblock_instance|primitive_instance|chsel[*] could not be matched with a pin File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|chsel[*]}] -to [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|chsel[*]}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm|soc could not be matched with a register File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|soc}] -to [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|soc}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(50): *|adc_inst|adcblock_instance|primitive_instance|clk_dft could not be matched with a pin File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] -max 5 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 51
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] -min 0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 51
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(80): *|u_control_fsm|chsel[*]|q could not be matched with a pin File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] -max 5 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 81
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] -min 0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 81
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(84): *|u_control_fsm|soc|q could not be matched with a pin File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] -max 5 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] contains zero elements File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 85
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] -min 0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 85
Info (332104): Reading SDC File: 'nios_lab_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 181.818 -name {u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc} {u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc}
    Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 20 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[0]} {u0|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[1]} {u0|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u0|pll|sd1|pll7|inclk[0]} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name {u0|pll|sd1|pll7|clk[2]} {u0|pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at nios_lab_top.sdc(12): RESET_n could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 12
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(12): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 12
    Info (332050): set_false_path -from [get_ports {RESET_n}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 12
Warning (332174): Ignored filter at nios_lab_top.sdc(13): SEN_INT1 could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 13
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(13): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 13
    Info (332050): set_false_path -from [get_ports {SEN_INT1}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 13
Warning (332174): Ignored filter at nios_lab_top.sdc(14): SEN_INT2 could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 14
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(14): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {SEN_INT2}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 14
Warning (332174): Ignored filter at nios_lab_top.sdc(15): SEN_SDO could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 15
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(15): Argument <from> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {SEN_SDO}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 15
Warning (332174): Ignored filter at nios_lab_top.sdc(16): SEN_SDI could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 16
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(16): Argument <to> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 16
    Info (332050): set_false_path -to [get_ports {SEN_SDI}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 16
Warning (332174): Ignored filter at nios_lab_top.sdc(17): SEN_CS could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 17
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(17): Argument <to> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 17
    Info (332050): set_false_path -to [get_ports {SEN_CS}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 17
Warning (332174): Ignored filter at nios_lab_top.sdc(18): SEN_SPC could not be matched with a port File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 18
Warning (332049): Ignored set_false_path at nios_lab_top.sdc(18): Argument <to> is an empty collection File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 18
    Info (332050): set_false_path -to [get_ports {SEN_SPC}] File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.sdc Line: 18
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
    Info (332098): From: u0|adc0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 1.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.559               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    17.182               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    45.272               0.000 altera_reserved_tck 
    Info (332119):    79.167               0.000 CLK12M 
    Info (332119):    93.852               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     0.342               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):     0.360               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     0.362               0.000 CLK12M 
    Info (332119):     0.362               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.519               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    21.612               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    48.083               0.000 altera_reserved_tck 
    Info (332119):    81.122               0.000 CLK12M 
    Info (332119):    96.248               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.765               0.000 CLK12M 
    Info (332119):     1.163               0.000 altera_reserved_tck 
    Info (332119):     1.795               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     1.917               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     2.147               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.029               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    12.206               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    41.439               0.000 CLK12M 
    Info (332119):    49.648               0.000 altera_reserved_tck 
    Info (332119):    49.681               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):    90.688               0.000 u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 31
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
    Info (332114): Worst Case Available Settling Time: 17.446 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
    Info (332098): From: u0|adc0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.713               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    17.455               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    45.476               0.000 altera_reserved_tck 
    Info (332119):    79.495               0.000 CLK12M 
    Info (332119):    94.269               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.244               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     0.306               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):     0.322               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     0.324               0.000 CLK12M 
    Info (332119):     0.324               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.851               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    21.888               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    48.203               0.000 altera_reserved_tck 
    Info (332119):    81.240               0.000 CLK12M 
    Info (332119):    96.539               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.655               0.000 CLK12M 
    Info (332119):     1.040               0.000 altera_reserved_tck 
    Info (332119):     1.603               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     1.719               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     1.911               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.133               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    12.195               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    41.395               0.000 CLK12M 
    Info (332119):    49.676               0.000 altera_reserved_tck 
    Info (332119):    49.687               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):    90.675               0.000 u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 31
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
    Info (332114): Worst Case Available Settling Time: 17.867 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
    Info (332098): From: u0|adc0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.374               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    21.812               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    48.384               0.000 altera_reserved_tck 
    Info (332119):    81.598               0.000 CLK12M 
    Info (332119):    97.434               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.086               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     0.144               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):     0.151               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     0.152               0.000 CLK12M 
    Info (332119):     0.152               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.218               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    23.431               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    49.409               0.000 altera_reserved_tck 
    Info (332119):    82.252               0.000 CLK12M 
    Info (332119):    98.271               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 CLK12M 
    Info (332119):     0.476               0.000 altera_reserved_tck 
    Info (332119):     0.747               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):     0.864               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):     0.969               0.000 u0|pll|sd1|pll7|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.152               0.000 u0|pll|sd1|pll7|clk[0] 
    Info (332119):    12.273               0.000 u0|pll|sd1|pll7|clk[1] 
    Info (332119):    41.114               0.000 CLK12M 
    Info (332119):    49.416               0.000 altera_reserved_tck 
    Info (332119):    49.724               0.000 u0|pll|sd1|pll7|clk[2] 
    Info (332119):    90.687               0.000 u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc 
Info (332114): Report Metastability: Found 31 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 31
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.226
    Info (332114): Worst Case Available Settling Time: 22.045 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Tue Mar 09 12:41:54 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


