
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
  **** SW Build 3869133 on Jun 15 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mjung76' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-477.15.1.el8_8.x86_64) on Wed Oct 25 21:07:05 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/mjung76/resnet_rpn_fpn'
Sourcing Tcl script 'script_fpn.tcl'
INFO: [HLS 200-1510] Running: source script_fpn.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj 
INFO: [HLS 200-10] Opening and resetting project '/nethome/mjung76/resnet_rpn_fpn/proj'.
INFO: [HLS 200-1510] Running: set_top fpn_top 
INFO: [HLS 200-1510] Running: add_files ./fpn_conv_1x1.cpp 
INFO: [HLS 200-10] Adding design file './fpn_conv_1x1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_conv_3x3.cpp 
INFO: [HLS 200-10] Adding design file './fpn_conv_3x3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_fpn_0.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_fpn_0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_fpn_1.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_fpn_1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_fpn_2.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_fpn_2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_fpn_3.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_fpn_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_lateral_0.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_lateral_0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_lateral_1.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_lateral_1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_lateral_2.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_lateral_2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_tiled_conv_lateral_3.cpp 
INFO: [HLS 200-10] Adding design file './fpn_tiled_conv_lateral_3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_top.cpp 
INFO: [HLS 200-10] Adding design file './fpn_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ./fpn_utils.cpp 
INFO: [HLS 200-10] Adding design file './fpn_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb_test_top_fpn.cpp 
INFO: [HLS 200-10] Adding test bench file './tb_test_top_fpn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./test_top_fpn.cpp 
INFO: [HLS 200-10] Adding test bench file './test_top_fpn.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/nethome/mjung76/resnet_rpn_fpn/proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 64.67 seconds. CPU system time: 15.82 seconds. Elapsed time: 86.4 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,339 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73,831 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,675 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,424 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'TILE_SLICE_WIDTH' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_3x3.cpp:42:21)
INFO: [HLS 214-291] Loop 'KERNEL_GROUP' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_3x3.cpp:50:25)
INFO: [HLS 214-291] Loop 'TILE_SLICE_WIDTH' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_1x1.cpp:27:21)
INFO: [HLS 214-291] Loop 'KERNEL_GROUP' is marked as complete unroll implied by the pipeline pragma (./fpn_conv_1x1.cpp:35:25)
INFO: [HLS 214-186] Unrolling loop 'TILE_SLICE_WIDTH' (./fpn_conv_3x3.cpp:42:21) in function 'fpn_conv_3x3' completely with a factor of 20 (./fpn_conv_3x3.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'KERNEL_GROUP' (./fpn_conv_3x3.cpp:50:25) in function 'fpn_conv_3x3' completely with a factor of 16 (./fpn_conv_3x3.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<2048>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<1024>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<512>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:176:13) in function 'fpn_save_partial_output_tile_block<256>' completely with a factor of 16 (./fpn_utils.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'TILE_SLICE_WIDTH' (./fpn_conv_1x1.cpp:27:21) in function 'fpn_conv_1x1' completely with a factor of 20 (./fpn_conv_1x1.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'KERNEL_GROUP' (./fpn_conv_1x1.cpp:35:25) in function 'fpn_conv_1x1' completely with a factor of 16 (./fpn_conv_1x1.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<256, 184, 320, 8, 16>(float (*) [23][20], float (*) [184][320], int, int, int)' into 'fpn_tiled_conv_lateral_0(float (*) [184][320], float (*) [256][1][1], float*, float (*) [184][320])' (./fpn_tiled_conv_lateral_0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 184, 320>(float (*) [184][320], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_0(float (*) [184][320], float (*) [256][1][1], float*, float (*) [184][320])' (./fpn_tiled_conv_lateral_0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<512, 92, 160, 4, 8>(float (*) [23][20], float (*) [92][160], int, int, int)' into 'fpn_tiled_conv_lateral_1(float (*) [92][160], float (*) [512][1][1], float*, float (*) [92][160])' (./fpn_tiled_conv_lateral_1.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 92, 160>(float (*) [92][160], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_1(float (*) [92][160], float (*) [512][1][1], float*, float (*) [92][160])' (./fpn_tiled_conv_lateral_1.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<1024, 46, 80, 2, 4>(float (*) [23][20], float (*) [46][80], int, int, int)' into 'fpn_tiled_conv_lateral_2(float (*) [46][80], float (*) [1024][1][1], float*, float (*) [46][80])' (./fpn_tiled_conv_lateral_2.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 46, 80>(float (*) [46][80], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_2(float (*) [46][80], float (*) [1024][1][1], float*, float (*) [46][80])' (./fpn_tiled_conv_lateral_2.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_1x1<2048, 23, 40, 1, 2>(float (*) [23][20], float (*) [23][40], int, int, int)' into 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' (./fpn_tiled_conv_lateral_3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 23, 40>(float (*) [23][40], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' (./fpn_tiled_conv_lateral_3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 184, 320, 8, 16>(float (*) [25][22], float (*) [184][320], int, int, int)' into 'fpn_tiled_conv_fpn_0(float (*) [184][320], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_tiled_conv_fpn_0.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 184, 320>(float (*) [184][320], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_0(float (*) [184][320], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_tiled_conv_fpn_0.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 92, 160, 4, 8>(float (*) [25][22], float (*) [92][160], int, int, int)' into 'fpn_tiled_conv_fpn_1(float (*) [92][160], float (*) [256][3][3], float*, float (*) [92][160])' (./fpn_tiled_conv_fpn_1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 92, 160>(float (*) [92][160], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_1(float (*) [92][160], float (*) [256][3][3], float*, float (*) [92][160])' (./fpn_tiled_conv_fpn_1.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 46, 80, 2, 4>(float (*) [25][22], float (*) [46][80], int, int, int)' into 'fpn_tiled_conv_fpn_2(float (*) [46][80], float (*) [256][3][3], float*, float (*) [46][80])' (./fpn_tiled_conv_fpn_2.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 46, 80>(float (*) [46][80], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_2(float (*) [46][80], float (*) [256][3][3], float*, float (*) [46][80])' (./fpn_tiled_conv_fpn_2.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'void fpn_load_input_tile_block_from_DRAM_3x3<256, 23, 40, 1, 2>(float (*) [25][22], float (*) [23][40], int, int, int)' into 'fpn_tiled_conv_fpn_3(float (*) [23][40], float (*) [256][3][3], float*, float (*) [23][40])' (./fpn_tiled_conv_fpn_3.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'void fpn_store_output_tile_to_DRAM<256, 23, 40>(float (*) [23][40], float (*) [23][20], int, int, int)' into 'fpn_tiled_conv_fpn_3(float (*) [23][40], float (*) [256][3][3], float*, float (*) [23][40])' (./fpn_tiled_conv_fpn_3.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'fpn_tiled_conv_lateral_3(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [23][40])' into 'fpn_top(float (*) [23][40], float (*) [2048][1][1], float*, float (*) [46][80], float (*) [1024][1][1], float*, float (*) [92][160], float (*) [512][1][1], float*, float (*) [184][320], float (*) [256][1][1], float*, float (*) [256][3][3], float*, float (*) [23][40], float (*) [256][3][3], float*, float (*) [46][80], float (*) [256][3][3], float*, float (*) [92][160], float (*) [256][3][3], float*, float (*) [184][320])' (./fpn_top.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_0.cpp:26:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_0.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_0.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_1.cpp:24:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:27:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_1.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_1.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_2.cpp:24:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:27:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_2.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_2.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_0.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_0.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_0.cpp:43:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_1.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:36:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_1.cpp:39:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_1.cpp:44:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_2.cpp:31:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:37:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_2.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_2.cpp:45:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_3.cpp:29:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:32:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:35:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_fpn_3.cpp:38:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf': Complete partitioning on dimension 1. (./fpn_tiled_conv_fpn_3.cpp:43:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf.i': Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_3.cpp:30:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_bias_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:33:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_wt_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:36:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf.i': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./fpn_tiled_conv_lateral_3.cpp:39:7)
INFO: [HLS 214-248] Applying array_partition to 'partial_out_fm_buf.i': Complete partitioning on dimension 1. (./fpn_tiled_conv_lateral_3.cpp:44:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.06 seconds. CPU system time: 2.26 seconds. Elapsed time: 36.94 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.07 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.1 seconds; current allocated memory: 1.551 GB.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (./fpn_utils.cpp:143) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:152) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_lateral_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:23) in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_tiled_conv_fpn_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:97) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (./fpn_utils.cpp:112) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (./fpn_utils.cpp:67) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:215) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_3' (./fpn_top.cpp:85) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_6' (./fpn_top.cpp:92) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_9' (./fpn_top.cpp:101) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_12' (./fpn_top.cpp:108) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_15' (./fpn_top.cpp:117) in function 'fpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_18' (./fpn_top.cpp:124) in function 'fpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<512>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<256>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<2048>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:170) in function 'fpn_save_partial_output_tile_block<1024>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<512>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<256>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<2048>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PARTIAL_OUTPUT_BUFFER_WIDTH' (./fpn_utils.cpp:173) in function 'fpn_save_partial_output_tile_block<1024>' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_0.cpp:32) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_1.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_2.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_3.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_4.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_5.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_6.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_7.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_8.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_9.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_10.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_11.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_12.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_13.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_14.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf_15.0' (./fpn_tiled_conv_lateral_2.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.1' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.2' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.3' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.4' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.5' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.6' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.7' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.8' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.9' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.10' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.11' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.12' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.13' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.14' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.15' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.1.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.2.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.3.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.4.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.5.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.6.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.7.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.8.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.9.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.10.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.11.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.12.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.13.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.14.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.15.0' (./fpn_tiled_conv_lateral_3.cpp:36) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<512>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<256>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<2048>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_utils.cpp:170:13) to (./fpn_utils.cpp:170:5) in function 'fpn_save_partial_output_tile_block<1024>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_conv_3x3.cpp:39:9) to (./fpn_conv_3x3.cpp:37:17) in function 'fpn_conv_3x3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fpn_conv_1x1.cpp:24:9) to (./fpn_conv_1x1.cpp:22:17) in function 'fpn_conv_1x1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 27.15 seconds. CPU system time: 0.33 seconds. Elapsed time: 28.76 seconds; current allocated memory: 1.596 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_3.cpp:63:17) in function 'fpn_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_3.cpp:59:13) in function 'fpn_top' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_3.cpp:52:9) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_2' (./fpn_top.cpp:84:26) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./fpn_top.cpp:83:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (./fpn_top.cpp:91:26) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_4' (./fpn_top.cpp:90:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_8' (./fpn_top.cpp:100:27) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_7' (./fpn_top.cpp:99:22) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_11' (./fpn_top.cpp:107:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_10' (./fpn_top.cpp:106:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_14' (./fpn_top.cpp:116:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_13' (./fpn_top.cpp:115:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_17' (./fpn_top.cpp:123:28) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (./fpn_top.cpp:122:24) in function 'fpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_2.cpp:57:17) in function 'fpn_tiled_conv_lateral_2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_2.cpp:53:13) in function 'fpn_tiled_conv_lateral_2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_2.cpp:46:9) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_2.cpp:43:5) in function 'fpn_tiled_conv_lateral_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_1.cpp:57:17) in function 'fpn_tiled_conv_lateral_1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_1.cpp:53:13) in function 'fpn_tiled_conv_lateral_1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_1.cpp:46:9) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_1.cpp:43:5) in function 'fpn_tiled_conv_lateral_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:64:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:61:5) in function 'fpn_tiled_conv_lateral_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_lateral_0.cpp:59:17) in function 'fpn_tiled_conv_lateral_0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_lateral_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_lateral_0.cpp:55:13) in function 'fpn_tiled_conv_lateral_0' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_lateral_0.cpp:48:9) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_lateral_0.cpp:45:5) in function 'fpn_tiled_conv_lateral_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_3'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_3.cpp:62:17) in function 'fpn_tiled_conv_fpn_3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_3'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_3.cpp:58:13) in function 'fpn_tiled_conv_fpn_3' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_3.cpp:51:9) in function 'fpn_tiled_conv_fpn_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_2.cpp:64:17) in function 'fpn_tiled_conv_fpn_2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_2'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_2.cpp:60:13) in function 'fpn_tiled_conv_fpn_2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_2.cpp:53:9) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_2.cpp:50:5) in function 'fpn_tiled_conv_fpn_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_1.cpp:63:17) in function 'fpn_tiled_conv_fpn_1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_1'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_1.cpp:59:13) in function 'fpn_tiled_conv_fpn_1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_1.cpp:52:9) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_1.cpp:49:5) in function 'fpn_tiled_conv_fpn_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:20:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (./fpn_utils.cpp:17:5) in function 'fpn_tiled_conv_fpn_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_CUBE' (./fpn_tiled_conv_fpn_0.cpp:62:17) in function 'fpn_tiled_conv_fpn_0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (./fpn_utils.cpp:212:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (./fpn_utils.cpp:209:5) in function 'fpn_tiled_conv_fpn_0'.
WARNING: [HLS 200-960] Cannot flatten loop 'FILTER_SIZE' (./fpn_tiled_conv_fpn_0.cpp:58:13) in function 'fpn_tiled_conv_fpn_0' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (./fpn_tiled_conv_fpn_0.cpp:51:9) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (./fpn_tiled_conv_fpn_0.cpp:48:5) in function 'fpn_tiled_conv_fpn_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (./fpn_utils.cpp:140:13) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (./fpn_utils.cpp:137:9) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:134:5) in function 'fpn_load_layer_params_from_DRAM_3x3<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 512>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 256>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (./fpn_utils.cpp:94:5) in function 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>'.
INFO: [XFORM 203-541] Flattening a loop nest 'KERNEL_WIDTH' (./fpn_conv_3x3.cpp:34:13) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'KERNEL_HEIGHT' (./fpn_conv_3x3.cpp:31:9) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_SLICE_DEPTH' (./fpn_conv_3x3.cpp:28:5) in function 'fpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_SLICE_DEPTH' (./fpn_conv_1x1.cpp:13:5) in function 'fpn_conv_1x1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33.46 seconds. CPU system time: 0.53 seconds. Elapsed time: 34.8 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fpn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.1' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 256>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 256>' to 'fpn_load_layer_params_from_DRAM_1x1_256_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<256>' to 'fpn_save_partial_output_tile_block_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 512>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 512>' to 'fpn_load_layer_params_from_DRAM_1x1_256_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<512>' to 'fpn_save_partial_output_tile_block_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.3' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 1024>' to 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<1024>' to 'fpn_save_partial_output_tile_block_1024_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP.2' to 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_1x1<256, 2048>' to 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_save_partial_output_tile_block<2048>' to 'fpn_save_partial_output_tile_block_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_3x3<256, 256>18_Pipeline_BIAS' to 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS'.
WARNING: [SYN 201-103] Legalizing function name 'fpn_load_layer_params_from_DRAM_3x3<256, 256>18' to 'fpn_load_layer_params_from_DRAM_3x3_256_256_18'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.31 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.33 seconds; current allocated memory: 2.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_256_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 148.02 seconds. CPU system time: 0.15 seconds. Elapsed time: 149.78 seconds; current allocated memory: 2.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.23 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_512_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_16', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 160.98 seconds. CPU system time: 0.12 seconds. Elapsed time: 162.36 seconds; current allocated memory: 2.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.58 seconds; current allocated memory: 2.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_1024_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 161.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 162.87 seconds; current allocated memory: 2.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.22 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_lateral_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_save_partial_output_tile_block_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'.
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_1', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_3', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_5', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'load' operation ('partial_out_buf_0_load_7', ./fpn_utils.cpp:185) on array 'partial_out_buf_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'fpn_save_partial_output_tile_block_2048_s' (loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'): Unable to schedule 'store' operation ('partial_out_buf_0_addr_17_write_ln185', ./fpn_utils.cpp:185) of variable 'storemerge15_17', ./fpn_utils.cpp:170 on array 'partial_out_buf_0' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'partial_out_buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 40, loop 'PARTIAL_OUTPUT_BUFFER_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 162.36 seconds. CPU system time: 0.14 seconds. Elapsed time: 163.95 seconds; current allocated memory: 2.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 2.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.1 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln109) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.83 seconds; current allocated memory: 2.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 14 seconds; current allocated memory: 2.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 23.94 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_tiled_conv_fpn_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.545 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_0_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.29 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_256_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_conv_1x1' pipeline 'TILE_SLICE_DEPTH_TILE_SLICE_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_conv_1x1' is 88264 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_conv_1x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_256_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_256_s' is 10528 from HDL expression: ((icmp_ln170_reg_11168 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_256_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.74 seconds. CPU system time: 0.25 seconds. Elapsed time: 18.86 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_0' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_0'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_0_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_1_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.9 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_512_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_512_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_512_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_1' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_1'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_1_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_2_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_10ns_6ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_1024_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_1024_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_1024_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_1024_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_1024_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_lateral_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_3997_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4001_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4005_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4009_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4013_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4017_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4021_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4025_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4029_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4033_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4037_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4041_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4045_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4049_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4053_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fpn_tiled_conv_lateral_2/grp_fu_4057_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_lateral_2' is 13044 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_lateral_2'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_lateral_2_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.97 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_top_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.56 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.05 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_11ns_5ns_5ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEPTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_DEP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_2048_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_1x1_256_2048_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_save_partial_output_tile_block_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'PARTIAL_OUTPUT_BUFFER_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_save_partial_output_tile_block_2048_s' pipeline 'PARTIAL_OUTPUT_BUFFER_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_save_partial_output_tile_block_2048_s' is 10528 from HDL expression: ((icmp_ln170_reg_11170 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_save_partial_output_tile_block_2048_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 3.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.93 seconds; current allocated memory: 3.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' pipeline 'VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_90_4_VITIS_LOOP_91_5_VITIS_LOOP_92_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' pipeline 'VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_99_7_VITIS_LOOP_100_8_VITIS_LOOP_101_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' pipeline 'VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_106_10_VITIS_LOOP_107_11_VITIS_LOOP_108_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' pipeline 'VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_115_13_VITIS_LOOP_116_14_VITIS_LOOP_117_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' pipeline 'VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top_Pipeline_VITIS_LOOP_122_16_VITIS_LOOP_123_17_VITIS_LOOP_124_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 3.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_0_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.45 seconds; current allocated memory: 3.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x318_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_H'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x3_256_256_18_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_load_layer_params_from_DRAM_3x3_256_256_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_load_layer_params_from_DRAM_3x3_256_256_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_conv_3x3' pipeline 'TILE_SLICE_DEPTH_KERNEL_WIDTH_TILE_SLICE_HEIGHT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_conv_3x3' is 100630 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 320 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.62 seconds; current allocated memory: 3.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 17.85 seconds; current allocated memory: 3.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_0' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_0'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_0_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.58 seconds; current allocated memory: 3.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_1_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.2 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_7ns_8s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.55 seconds; current allocated memory: 3.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_7ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_1' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_1'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_1_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.37 seconds; current allocated memory: 3.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_2_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.46 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_6ns_7s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.43 seconds; current allocated memory: 3.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_2' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_2'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_2_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.58 seconds; current allocated memory: 3.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_3_Pipeline_1' is 11860 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.1 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_4ns_8ns_5ns_6s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.52 seconds; current allocated memory: 3.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_8ns_5ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.26 seconds; current allocated memory: 3.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_tiled_conv_fpn_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_tiled_conv_fpn_3' is 13126 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_tiled_conv_fpn_3'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_fpn_tiled_conv_fpn_3_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_3_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_2_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_1_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_input_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/lateral_0_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_3_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_2_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_1_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_layer_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_layer_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpn_top/fpn_0_output_feature_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'fpn_top' is 13841 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpn_top'.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_0_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_1_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_2_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_lateral_3_output_feature_map_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_3_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_2_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_nn_interpl_out_1_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_wt_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'fpn_top_partial_out_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.79 seconds; current allocated memory: 3.594 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 28.44 seconds. CPU system time: 1.25 seconds. Elapsed time: 33.89 seconds; current allocated memory: 3.613 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.4 seconds. CPU system time: 0.51 seconds. Elapsed time: 19.51 seconds; current allocated memory: 3.723 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fpn_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1114.78 seconds. CPU system time: 31.62 seconds. Elapsed time: 1208.02 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-112] Total CPU user time: 1122.53 seconds. Total CPU system time: 34.08 seconds. Total elapsed time: 1226.4 seconds; peak allocated memory: 3.723 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Oct 25 21:27:27 2023...
