{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 15:52:24 2006 " "Info: Processing started: Tue Mar 14 15:52:24 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex5 -c ex5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex5 -c ex5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "inst2 " "Warning: Node \"inst2\" is a latch" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -272 568 632 -224 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "inst6~8 " "Warning: Node \"inst6~8\" is a latch" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 608 672 -16 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH4 " "Info: Assuming node \"SWITCH4\" is an undefined clock" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -8 88 256 8 "SWITCH4" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SWITCH4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst6~8 SWITCH3 SWITCH4 0.251 ns register " "Info: tsu for register \"inst6~8\" (data pin = \"SWITCH3\", clock pin = \"SWITCH4\") is 0.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Longest pin register " "Info: + Longest pin to register delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH3 1 PIN PIN_P14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_P14; Fanout = 3; PIN Node = 'SWITCH3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { SWITCH3 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 88 256 -48 "SWITCH3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.092 ns) + CELL(0.522 ns) 5.913 ns inst6~8 2 REG LC_X52_Y1_N5 1 " "Info: 2: + IC(4.092 ns) + CELL(0.522 ns) = 5.913 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'inst6~8'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "4.614 ns" { SWITCH3 inst6~8 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 608 672 -16 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 30.80 % ) " "Info: Total cell delay = 1.821 ns ( 30.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 69.20 % ) " "Info: Total interconnect delay = 4.092 ns ( 69.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.913 ns" { SWITCH3 inst6~8 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.913 ns" { SWITCH3 SWITCH3~out0 inst6~8 } { 0.000ns 0.000ns 4.092ns } { 0.000ns 1.299ns 0.522ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.841 ns + " "Info: + Micro setup delay of destination is 0.841 ns" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 608 672 -16 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH4 destination 6.503 ns - Shortest register " "Info: - Shortest clock path from clock \"SWITCH4\" to destination register is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH4 1 CLK PIN_M14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { SWITCH4 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -8 88 256 8 "SWITCH4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.103 ns) + CELL(0.101 ns) 6.503 ns inst6~8 2 REG LC_X52_Y1_N5 1 " "Info: 2: + IC(5.103 ns) + CELL(0.101 ns) = 6.503 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; REG Node = 'inst6~8'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.204 ns" { SWITCH4 inst6~8 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 608 672 -16 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 21.53 % ) " "Info: Total cell delay = 1.400 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.103 ns ( 78.47 % ) " "Info: Total interconnect delay = 5.103 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.503 ns" { SWITCH4 inst6~8 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.503 ns" { SWITCH4 SWITCH4~out0 inst6~8 } { 0.000ns 0.000ns 5.103ns } { 0.000ns 1.299ns 0.101ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.913 ns" { SWITCH3 inst6~8 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.913 ns" { SWITCH3 SWITCH3~out0 inst6~8 } { 0.000ns 0.000ns 4.092ns } { 0.000ns 1.299ns 0.522ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.503 ns" { SWITCH4 inst6~8 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.503 ns" { SWITCH4 SWITCH4~out0 inst6~8 } { 0.000ns 0.000ns 5.103ns } { 0.000ns 1.299ns 0.101ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SWITCH4 LED3 inst4 10.269 ns register " "Info: tco from clock \"SWITCH4\" to destination pin \"LED3\" through register \"inst4\" is 10.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH4 source 6.492 ns + Longest register " "Info: + Longest clock path from clock \"SWITCH4\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH4 1 CLK PIN_M14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { SWITCH4 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -8 88 256 8 "SWITCH4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.564 ns) + CELL(0.629 ns) 6.492 ns inst4 2 REG LC_X52_Y1_N2 1 " "Info: 2: + IC(4.564 ns) + CELL(0.629 ns) = 6.492 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.193 ns" { SWITCH4 inst4 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 208 528 592 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.70 % ) " "Info: Total cell delay = 1.928 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.564 ns ( 70.30 % ) " "Info: Total interconnect delay = 4.564 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.492 ns" { SWITCH4 inst4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.492 ns" { SWITCH4 SWITCH4~out0 inst4 } { 0.000ns 0.000ns 4.564ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 208 528 592 288 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.579 ns + Longest register pin " "Info: + Longest register to pin delay is 3.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LC_X52_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { inst4 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 208 528 592 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(1.865 ns) 3.579 ns LED3 2 PIN PIN_N12 0 " "Info: 2: + IC(1.714 ns) + CELL(1.865 ns) = 3.579 ns; Loc. = PIN_N12; Fanout = 0; PIN Node = 'LED3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "3.579 ns" { inst4 LED3 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 224 784 960 240 "LED3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 52.11 % ) " "Info: Total cell delay = 1.865 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 47.89 % ) " "Info: Total interconnect delay = 1.714 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "3.579 ns" { inst4 LED3 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.579 ns" { inst4 LED3 } { 0.000ns 1.714ns } { 0.000ns 1.865ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.492 ns" { SWITCH4 inst4 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.492 ns" { SWITCH4 SWITCH4~out0 inst4 } { 0.000ns 0.000ns 4.564ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "3.579 ns" { inst4 LED3 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.579 ns" { inst4 LED3 } { 0.000ns 1.714ns } { 0.000ns 1.865ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst14 SWITCH3 SWITCH4 0.843 ns register " "Info: th for register \"inst14\" (data pin = \"SWITCH3\", clock pin = \"SWITCH4\") is 0.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH4 destination 6.492 ns + Longest register " "Info: + Longest clock path from clock \"SWITCH4\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH4 1 CLK PIN_M14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M14; Fanout = 3; CLK Node = 'SWITCH4'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { SWITCH4 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -8 88 256 8 "SWITCH4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.564 ns) + CELL(0.629 ns) 6.492 ns inst14 2 REG LC_X52_Y1_N4 1 " "Info: 2: + IC(4.564 ns) + CELL(0.629 ns) = 6.492 ns; Loc. = LC_X52_Y1_N4; Fanout = 1; REG Node = 'inst14'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.193 ns" { SWITCH4 inst14 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 456 512 576 536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.70 % ) " "Info: Total cell delay = 1.928 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.564 ns ( 70.30 % ) " "Info: Total interconnect delay = 4.564 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.492 ns" { SWITCH4 inst14 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.492 ns" { SWITCH4 SWITCH4~out0 inst14 } { 0.000ns 0.000ns 4.564ns } { 0.000ns 1.299ns 0.629ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 456 512 576 536 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.662 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns SWITCH3 1 PIN PIN_P14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_P14; Fanout = 3; PIN Node = 'SWITCH3'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "" { SWITCH3 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { -64 88 256 -48 "SWITCH3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.090 ns) + CELL(0.273 ns) 5.662 ns inst14 2 REG LC_X52_Y1_N4 1 " "Info: 2: + IC(4.090 ns) + CELL(0.273 ns) = 5.662 ns; Loc. = LC_X52_Y1_N4; Fanout = 1; REG Node = 'inst14'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "4.363 ns" { SWITCH3 inst14 } "NODE_NAME" } "" } } { "ex5.bdf" "" { Schematic "C:/altera/FPGA_course/ex5/ex5.bdf" { { 456 512 576 536 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 27.76 % ) " "Info: Total cell delay = 1.572 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 72.24 % ) " "Info: Total interconnect delay = 4.090 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.662 ns" { SWITCH3 inst14 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.662 ns" { SWITCH3 SWITCH3~out0 inst14 } { 0.000ns 0.000ns 4.090ns } { 0.000ns 1.299ns 0.273ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "6.492 ns" { SWITCH4 inst14 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.492 ns" { SWITCH4 SWITCH4~out0 inst14 } { 0.000ns 0.000ns 4.564ns } { 0.000ns 1.299ns 0.629ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ex5" "UNKNOWN" "V1" "C:/altera/FPGA_course/ex5/db/ex5.quartus_db" { Floorplan "C:/altera/FPGA_course/ex5/" "" "5.662 ns" { SWITCH3 inst14 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.662 ns" { SWITCH3 SWITCH3~out0 inst14 } { 0.000ns 0.000ns 4.090ns } { 0.000ns 1.299ns 0.273ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 15:52:25 2006 " "Info: Processing ended: Tue Mar 14 15:52:25 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
