{
  "Top": "module3_fine_sync",
  "RtlTop": "module3_fine_sync",
  "RtlPrefix": "",
  "RtlSubPrefix": "module3_fine_sync_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "search_buffer_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "search_buffer_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fineOffset_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "fineOffset_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "searchBufferLen": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "searchBufferLen",
          "name": "searchBufferLen",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "module3_fine_sync"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "module3_fine_sync",
    "Version": "1.0",
    "DisplayName": "Module3_fine_sync",
    "Revision": "2114465902",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_module3_fine_sync_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/module3_fine_sync.cpp"],
    "TestBench": [
      "..\/..\/module3_fine_sync_tb.cpp",
      "..\/..\/HLS_GENERATION_COMPLETE.txt",
      "..\/..\/HLS_OPTIMIZATION_COMPLETE.txt",
      "..\/..\/module3_fine_sync_p10_waiver.txt",
      "..\/..\/module3_fine_sync_p4_waiver.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/module3_fine_sync_combine_and_peak.vhd",
      "impl\/vhdl\/module3_fine_sync_combine_and_peak_Pipeline_COMBINE.vhd",
      "impl\/vhdl\/module3_fine_sync_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/module3_fine_sync_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/module3_fine_sync_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/module3_fine_sync_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/module3_fine_sync_mul_36s_36s_72_1_1.vhd",
      "impl\/vhdl\/module3_fine_sync_run.vhd",
      "impl\/vhdl\/module3_fine_sync_run_1.vhd",
      "impl\/vhdl\/module3_fine_sync_run_2.vhd",
      "impl\/vhdl\/module3_fine_sync_split_input.vhd",
      "impl\/vhdl\/module3_fine_sync_split_input_Pipeline_SPLIT.vhd",
      "impl\/vhdl\/module3_fine_sync_start_for_combine_and_peak_U0.vhd",
      "impl\/vhdl\/module3_fine_sync_start_for_run_1_U0.vhd",
      "impl\/vhdl\/module3_fine_sync_start_for_run_2_U0.vhd",
      "impl\/vhdl\/module3_fine_sync_start_for_run_U0.vhd",
      "impl\/vhdl\/module3_fine_sync.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/module3_fine_sync_combine_and_peak.v",
      "impl\/verilog\/module3_fine_sync_combine_and_peak_Pipeline_COMBINE.v",
      "impl\/verilog\/module3_fine_sync_fifo_w16_d2_S.v",
      "impl\/verilog\/module3_fine_sync_fifo_w32_d3_S.v",
      "impl\/verilog\/module3_fine_sync_fifo_w40_d2_S.v",
      "impl\/verilog\/module3_fine_sync_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/module3_fine_sync_mul_36s_36s_72_1_1.v",
      "impl\/verilog\/module3_fine_sync_run.v",
      "impl\/verilog\/module3_fine_sync_run_1.v",
      "impl\/verilog\/module3_fine_sync_run_2.v",
      "impl\/verilog\/module3_fine_sync_split_input.v",
      "impl\/verilog\/module3_fine_sync_split_input_Pipeline_SPLIT.v",
      "impl\/verilog\/module3_fine_sync_start_for_combine_and_peak_U0.v",
      "impl\/verilog\/module3_fine_sync_start_for_run_1_U0.v",
      "impl\/verilog\/module3_fine_sync_start_for_run_2_U0.v",
      "impl\/verilog\/module3_fine_sync_start_for_run_U0.v",
      "impl\/verilog\/module3_fine_sync.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/module3_fine_sync_run_1_core_ip.tcl",
      "impl\/misc\/module3_fine_sync_run_2_core_ip.tcl",
      "impl\/misc\/module3_fine_sync_run_core_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/module3_fine_sync.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "module3_fine_sync_run_1_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675, 0.109028, 0.814003, -0.815521, -0.0249033, 0.666294, -1.13003, -1.08177, -0.310998, -0.501051, -0.535264, 0.617331, 0.729704, -1.16498, -0.507718, 0.327654, 0.5547, 1.05827, -0.199543, 0.520697, 0.217228, -1.21417, 0.0087774, 0.473383, 0.865699, -0.340062, -1.02181, 0.530949, 0.187371, 0.859403, 0.352787, -0.0454521, 1.38675, -0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675, 0.109028, 0.814003, -0.815521, -0.0249033, 0.666294, -1.13003, -1.08177, -0.310998, -0.501051, -0.535264, 0.617331, 0.729704, -1.16498, -0.507718, 0.327654, 0.5547, 1.05827, -0.199543, 0.520697, 0.217228, -1.21417, 0.0087774, 0.473383, 0.865699, -0.340062, -1.02181, 0.530949, 0.187371, 0.859403, 0.352787, -0.0454521, 1.38675, -0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      },
      {
        "Name": "module3_fine_sync_run_2_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0, -0.866216, -0.939632, -1.02179, -0.477258, 0.657124, 0.181954, 0.147029, 1.33916, 0.193514, -0.721431, -0.125335, -0.819683, -0.578905, -0.348783, -0.872824, 0.5547, 0.0363492, -1.42587, 0.132587, 0.519482, 0.420505, 1.02069, -0.0361782, 0.229764, 0.942288, 0.489738, 0.778415, -0.247493, -0.734848, 0.986549, 1.06791, 0, -1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0, -0.866216, -0.939632, -1.02179, -0.477258, 0.657124, 0.181954, 0.147029, 1.33916, 0.193514, -0.721431, -0.125335, -0.819683, -0.578905, -0.348783, -0.872824, 0.5547, 0.0363492, -1.42587, 0.132587, 0.519482, 0.420505, 1.02069, -0.0361782, 0.229764, 0.942288, 0.489738, 0.778415, -0.247493, -0.734848, 0.986549, 1.06791, 0, -1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      },
      {
        "Name": "module3_fine_sync_run_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675, -0.757188, -0.125629, -1.83731, -0.502161, 1.32342, -0.948076, -0.934743, 1.02817, -0.307537, -1.2567, 0.491996, -0.0899788, -1.74389, -0.856501, -0.54517, 1.1094, 1.09462, -1.62541, 0.653284, 0.73671, -0.793666, 1.02947, 0.437205, 1.09546, 0.602226, -0.532075, 1.30936, -0.0601219, 0.124554, 1.33934, 1.02246, 1.38675, -1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675, -0.757188, -0.125629, -1.83731, -0.502161, 1.32342, -0.948076, -0.934743, 1.02817, -0.307537, -1.2567, 0.491996, -0.0899788, -1.74389, -0.856501, -0.54517, 1.1094, 1.09462, -1.62541, 0.653284, 0.73671, -0.793666, 1.02947, 0.437205, 1.09546, 0.602226, -0.532075, 1.30936, -0.0601219, 0.124554, 1.33934, 1.02246, 1.38675, -1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      }
    ]
  },
  "Interfaces": {
    "search_buffer_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "search_buffer_in_",
      "portMap": {
        "search_buffer_in_dout": "RD_DATA",
        "search_buffer_in_empty_n": "EMPTY_N",
        "search_buffer_in_read": "RD_EN"
      },
      "ports": [
        "search_buffer_in_dout",
        "search_buffer_in_empty_n",
        "search_buffer_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "search_buffer_in"
        }]
    },
    "fineOffset_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "fineOffset_out_",
      "portMap": {
        "fineOffset_out_din": "WR_DATA",
        "fineOffset_out_full_n": "FULL_N",
        "fineOffset_out_write": "WR_EN"
      },
      "ports": [
        "fineOffset_out_din",
        "fineOffset_out_full_n",
        "fineOffset_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "fineOffset_out"
        }]
    },
    "searchBufferLen": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"searchBufferLen": "DATA"},
      "ports": ["searchBufferLen"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "searchBufferLen"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "search_buffer_in_dout": {
      "dir": "in",
      "width": "32"
    },
    "search_buffer_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "search_buffer_in_read": {
      "dir": "out",
      "width": "1"
    },
    "fineOffset_out_din": {
      "dir": "out",
      "width": "16"
    },
    "fineOffset_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "fineOffset_out_write": {
      "dir": "out",
      "width": "1"
    },
    "searchBufferLen": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "module3_fine_sync",
      "BindInstances": "re_stream_U im_stream_U sum_stream_U searchBufferLen_c_U re_out_U im_out_U sum_out_U",
      "Instances": [
        {
          "ModuleName": "split_input",
          "InstanceName": "split_input_U0",
          "Instances": [{
              "ModuleName": "split_input_Pipeline_SPLIT",
              "InstanceName": "grp_split_input_Pipeline_SPLIT_fu_54",
              "BindInstances": "icmp_ln31_fu_93_p2 add_ln31_fu_99_p2 sum_stream_din"
            }]
        },
        {
          "ModuleName": "run_1",
          "InstanceName": "run_1_U0"
        },
        {
          "ModuleName": "run_2",
          "InstanceName": "run_2_U0"
        },
        {
          "ModuleName": "run",
          "InstanceName": "run_U0"
        },
        {
          "ModuleName": "combine_and_peak",
          "InstanceName": "combine_and_peak_U0",
          "BindInstances": "fineOffset_fu_108_p2 fineOffset_out_din",
          "Instances": [{
              "ModuleName": "combine_and_peak_Pipeline_COMBINE",
              "InstanceName": "grp_combine_and_peak_Pipeline_COMBINE_fu_65",
              "BindInstances": "icmp_ln57_fu_133_p2 i_5_fu_139_p2 corr_re_fu_170_p2 mul_36s_36s_72_1_1_U15 mul_36s_36s_72_1_1_U16 add_ln65_fu_224_p2 icmp_ln69_fu_244_p2 icmp_ln70_fu_249_p2 add_ln72_fu_254_p2 max_metric_1_fu_263_p3 max_pos_1_fu_270_p3 max_metric_2_fu_278_p3 max_pos_2_fu_286_p3"
            }]
        }
      ]
    },
    "Info": {
      "split_input_Pipeline_SPLIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "split_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "combine_and_peak_Pipeline_COMBINE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "combine_and_peak": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module3_fine_sync": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "split_input_Pipeline_SPLIT": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "SPLIT",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "split_input": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.728"
        },
        "Area": {
          "FF": "106",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_1": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_2": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "combine_and_peak_Pipeline_COMBINE": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Loops": [{
            "Name": "COMBINE",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "537",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "751",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "combine_and_peak": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "575",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "860",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module3_fine_sync": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "488",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "221",
          "FF": "2082",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2206",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-04 12:22:55 AEDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
