// Seed: 3614223345
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3
);
  assign id_3 = -1'b0 + -1;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wand id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    output supply0 id_10
);
  logic id_12 = -1;
  reg   id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always id_13 = @(1) id_7;
endmodule
