verilog work "binary16BitTo4DigitHex.v"
verilog work "asciiTo4BitBinary.v"
verilog work "addTwoNumbers.v"
verilog work "txmit.v"
verilog work "rcvr.v"
verilog work "lab4DataPath.v"
verilog work "lab4Control.v"
verilog work "clock.v"
verilog work "lab4_top_module.v"
verilog work "testv.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
