# AddressTranslationAndIramCache


///////////////////////////////////////////////
Group 327
Ori Yeffet
Omri Dassa
///////////////////////////////////////////////

=============================================================================================================================================
Git reposetory content
=============================================================================================================================================
	Async FIFO ramp Task.
	Excel commit log file.
	Reports directory
	Synthesis logs directory
	Top level schems directory
	MAS directory
	Testbench directory


=============================================================================================================================================
Async FIFO ramp Task:
=============================================================================================================================================
FIFO - First In First Out - a Data Structure.
The task is a part of the ramp to Logic Design.
The task includes:
	1: Writing MAS - Micro Architectural Spec
	2: bring up of Design and Verification enviorment 
	3: advanced design concepts such as : CDC (clock domain crossing) , using a register file , ect.
	4: formal verification using Jasper tool.
	5: applying testbench.
	6: Code and MAS review.

verilog files reside in : ./async_fifo_task
=============================================================================================================================================
Excel commit log file:
=============================================================================================================================================



=============================================================================================================================================
Reports directory:
=============================================================================================================================================



=============================================================================================================================================
Synthesis logs directory:
=============================================================================================================================================



=============================================================================================================================================
Top level schems directory:
=============================================================================================================================================



=============================================================================================================================================
MAS directory:
=============================================================================================================================================



=============================================================================================================================================
Testbench directory:
=============================================================================================================================================