<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-blink.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-blink.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 21 02:56:43 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>304</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>142</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>32.000</td>
<td>31.250
<td>0.000</td>
<td>16.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>32.000</td>
<td>31.250
<td>0.000</td>
<td>16.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>64.000</td>
<td>15.625
<td>0.000</td>
<td>32.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>96.000</td>
<td>10.417
<td>0.000</td>
<td>48.000</td>
<td>osc/osc_inst/OSCOUT</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>pll/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>31.250(MHz)</td>
<td>127.647(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.166</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_21_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.434</td>
</tr>
<tr>
<td>2</td>
<td>24.228</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_13_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.372</td>
</tr>
<tr>
<td>3</td>
<td>24.231</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_16_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.369</td>
</tr>
<tr>
<td>4</td>
<td>24.231</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_17_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.369</td>
</tr>
<tr>
<td>5</td>
<td>24.231</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_18_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.369</td>
</tr>
<tr>
<td>6</td>
<td>24.320</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_20_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.280</td>
</tr>
<tr>
<td>7</td>
<td>24.331</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_14_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.269</td>
</tr>
<tr>
<td>8</td>
<td>24.430</td>
<td>sec_cnt_20_s0/Q</td>
<td>sec_cnt_11_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.170</td>
</tr>
<tr>
<td>9</td>
<td>24.631</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_5_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>10</td>
<td>24.631</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_2_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>11</td>
<td>24.631</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_6_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>12</td>
<td>24.639</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_24_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.961</td>
</tr>
<tr>
<td>13</td>
<td>24.639</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_22_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.961</td>
</tr>
<tr>
<td>14</td>
<td>24.704</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_0_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.253</td>
</tr>
<tr>
<td>15</td>
<td>24.704</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_1_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.253</td>
</tr>
<tr>
<td>16</td>
<td>24.704</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_3_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.253</td>
</tr>
<tr>
<td>17</td>
<td>24.704</td>
<td>sec_cnt_20_s0/Q</td>
<td>count_4_s1/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>7.253</td>
</tr>
<tr>
<td>18</td>
<td>24.706</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_15_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.894</td>
</tr>
<tr>
<td>19</td>
<td>24.713</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_23_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.887</td>
</tr>
<tr>
<td>20</td>
<td>24.724</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_19_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.876</td>
</tr>
<tr>
<td>21</td>
<td>24.903</td>
<td>sec_cnt_20_s0/Q</td>
<td>sec_cnt_12_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.697</td>
</tr>
<tr>
<td>22</td>
<td>25.048</td>
<td>sec_cnt_20_s0/Q</td>
<td>sec_cnt_6_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.552</td>
</tr>
<tr>
<td>23</td>
<td>25.537</td>
<td>sec_cnt_20_s0/Q</td>
<td>sec_cnt_0_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>6.063</td>
</tr>
<tr>
<td>24</td>
<td>26.051</td>
<td>sec_cnt_20_s0/Q</td>
<td>blink_pin_s3/CE</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.905</td>
</tr>
<tr>
<td>25</td>
<td>26.207</td>
<td>sec_cnt_5_s0/Q</td>
<td>sec_cnt_10_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>32.000</td>
<td>0.000</td>
<td>5.393</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>sec_cnt_22_s0/Q</td>
<td>sec_cnt_22_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>sec_cnt_21_s0/Q</td>
<td>sec_cnt_21_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>sec_cnt_14_s0/Q</td>
<td>sec_cnt_14_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>sec_cnt_11_s0/Q</td>
<td>sec_cnt_11_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>sec_cnt_16_s0/Q</td>
<td>sec_cnt_16_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>sec_cnt_13_s0/Q</td>
<td>sec_cnt_13_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>sec_cnt_9_s0/Q</td>
<td>sec_cnt_9_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>sec_cnt_5_s0/Q</td>
<td>sec_cnt_5_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>sec_cnt_1_s0/Q</td>
<td>sec_cnt_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>count_4_s1/Q</td>
<td>count_4_s1/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>blink_pin_s3/Q</td>
<td>blink_pin_s3/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>slave/txd_state_0_s2/Q</td>
<td>slave/txd_state_0_s2/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>slave/rxd_state_0_s2/Q</td>
<td>slave/rxd_state_0_s2/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>count_0_s1/Q</td>
<td>count_0_s1/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>count_5_s1/Q</td>
<td>count_5_s1/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>sec_cnt_2_s0/Q</td>
<td>sec_cnt_2_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>sec_cnt_8_s0/Q</td>
<td>sec_cnt_8_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>sec_cnt_18_s0/Q</td>
<td>sec_cnt_18_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>slave/rxd_state_1_s0/Q</td>
<td>slave/rxd_state_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>count_3_s1/Q</td>
<td>count_3_s1/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>21</td>
<td>0.893</td>
<td>slave/txd_state_1_s0/Q</td>
<td>slave/txd_state_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>slave/rxd_data_6_s0/Q</td>
<td>slave/rxd_out_6_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>slave/rxd_data_3_s0/Q</td>
<td>slave/rxd_out_3_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>slave/rxd_data_1_s0/Q</td>
<td>slave/rxd_out_1_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>slave/rxd_flag_r_s0/Q</td>
<td>slave/rxd_flag_r0_s0/D</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>sec_cnt_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>sec_cnt_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>sec_cnt_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>sec_cnt_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>count_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>count_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>slave/txd_state_0_s2</td>
</tr>
<tr>
<td>8</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>sec_cnt_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>count_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>14.672</td>
<td>15.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>slave/rxd_state_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.991</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>n111_s2/I0</td>
</tr>
<tr>
<td>9.090</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">n111_s2/F</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>sec_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>sec_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 53.604%; route: 2.991, 40.230%; tC2Q: 0.458, 6.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.995</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>n119_s2/I2</td>
</tr>
<tr>
<td>9.027</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">n119_s2/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>sec_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>sec_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 53.150%; route: 2.995, 40.633%; tC2Q: 0.458, 6.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.993</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>n116_s2/I0</td>
</tr>
<tr>
<td>9.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">n116_s2/F</td>
</tr>
<tr>
<td>9.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>sec_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>sec_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 53.165%; route: 2.993, 40.615%; tC2Q: 0.458, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.993</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>n115_s2/I0</td>
</tr>
<tr>
<td>9.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" background: #97FFFF;">n115_s2/F</td>
</tr>
<tr>
<td>9.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>sec_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>sec_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 53.165%; route: 2.993, 40.615%; tC2Q: 0.458, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.993</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>n114_s2/I0</td>
</tr>
<tr>
<td>9.025</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">n114_s2/F</td>
</tr>
<tr>
<td>9.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sec_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sec_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 53.165%; route: 2.993, 40.615%; tC2Q: 0.458, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.837</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>n112_s2/I0</td>
</tr>
<tr>
<td>8.936</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">n112_s2/F</td>
</tr>
<tr>
<td>8.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 54.737%; route: 2.837, 38.968%; tC2Q: 0.458, 6.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.826</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>n118_s2/I1</td>
</tr>
<tr>
<td>8.925</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>sec_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>sec_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 54.822%; route: 2.826, 38.873%; tC2Q: 0.458, 6.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>n121_s2/I2</td>
</tr>
<tr>
<td>8.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>sec_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>sec_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 57.448%; route: 2.593, 36.159%; tC2Q: 0.458, 6.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.175%; route: 3.045, 41.568%; tC2Q: 0.458, 6.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.175%; route: 3.045, 41.568%; tC2Q: 0.458, 6.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>count_6_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.175%; route: 3.045, 41.568%; tC2Q: 0.458, 6.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.991</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>n108_s2/I0</td>
</tr>
<tr>
<td>8.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>sec_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>sec_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 50.452%; route: 2.991, 42.964%; tC2Q: 0.458, 6.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.518</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>n110_s2/I0</td>
</tr>
<tr>
<td>8.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">n110_s2/F</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>sec_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>sec_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 57.249%; route: 2.517, 36.167%; tC2Q: 0.458, 6.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.909</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.697%; route: 2.972, 40.984%; tC2Q: 0.458, 6.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.909</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td style=" font-weight:bold;">count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.697%; route: 2.972, 40.984%; tC2Q: 0.458, 6.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.909</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td style=" font-weight:bold;">count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>count_3_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.697%; route: 2.972, 40.984%; tC2Q: 0.458, 6.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>count_5_s3/I2</td>
</tr>
<tr>
<td>8.188</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">count_5_s3/F</td>
</tr>
<tr>
<td>8.909</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 52.697%; route: 2.972, 40.984%; tC2Q: 0.458, 6.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.518</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>n117_s4/I2</td>
</tr>
<tr>
<td>8.550</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">n117_s4/F</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" font-weight:bold;">sec_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>sec_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>sec_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 56.833%; route: 2.517, 36.518%; tC2Q: 0.458, 6.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.511</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>n109_s2/I1</td>
</tr>
<tr>
<td>8.543</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">n109_s2/F</td>
</tr>
<tr>
<td>8.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" font-weight:bold;">sec_cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>sec_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>sec_cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 56.889%; route: 2.511, 36.456%; tC2Q: 0.458, 6.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>n128_s3/I1</td>
</tr>
<tr>
<td>3.980</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">n128_s3/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>n124_s3/I1</td>
</tr>
<tr>
<td>5.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">n124_s3/F</td>
</tr>
<tr>
<td>5.642</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>n108_s3/I3</td>
</tr>
<tr>
<td>6.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">n108_s3/F</td>
</tr>
<tr>
<td>7.499</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>n113_s2/I0</td>
</tr>
<tr>
<td>8.531</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>8.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>sec_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>sec_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 56.983%; route: 2.499, 36.351%; tC2Q: 0.458, 6.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>n120_s2/I2</td>
</tr>
<tr>
<td>8.353</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">n120_s2/F</td>
</tr>
<tr>
<td>8.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" font-weight:bold;">sec_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>sec_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>sec_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 54.443%; route: 2.593, 38.713%; tC2Q: 0.458, 6.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.386</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>n126_s2/I2</td>
</tr>
<tr>
<td>8.208</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">n126_s2/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>sec_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>sec_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 58.636%; route: 2.252, 34.369%; tC2Q: 0.458, 6.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.869</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>6.897</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>n132_s2/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">n132_s2/F</td>
</tr>
<tr>
<td>7.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>sec_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>sec_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.842, 63.366%; route: 1.763, 29.075%; tC2Q: 0.458, 7.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_pin_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>sec_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_20_s0/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[3][B]</td>
<td>n39_s5/I1</td>
</tr>
<tr>
<td>3.639</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C31[3][B]</td>
<td style=" background: #97FFFF;">n39_s5/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>5.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.047</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>n39_s0/I0</td>
</tr>
<tr>
<td>6.849</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>7.561</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">blink_pin_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>blink_pin_s3/CLK</td>
</tr>
<tr>
<td>33.612</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>blink_pin_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 50.801%; route: 2.447, 41.437%; tC2Q: 0.458, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>sec_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.265</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>n124_s4/I1</td>
</tr>
<tr>
<td>4.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">n124_s4/F</td>
</tr>
<tr>
<td>4.902</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>n120_s6/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">n120_s6/F</td>
</tr>
<tr>
<td>6.017</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>n122_s2/I1</td>
</tr>
<tr>
<td>7.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">n122_s2/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" font-weight:bold;">sec_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.656</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>sec_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>33.256</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>sec_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 54.754%; route: 1.982, 36.748%; tC2Q: 0.458, 8.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>sec_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_22_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>n110_s2/I3</td>
</tr>
<tr>
<td>2.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">n110_s2/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>sec_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>sec_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>sec_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_21_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>n111_s2/I3</td>
</tr>
<tr>
<td>2.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">n111_s2/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>sec_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>sec_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>sec_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>n118_s2/I3</td>
</tr>
<tr>
<td>2.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>sec_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>sec_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>sec_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.932</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>n121_s2/I3</td>
</tr>
<tr>
<td>2.304</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>sec_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>sec_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>sec_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>n116_s2/I3</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">n116_s2/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>sec_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>sec_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>sec_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>n119_s2/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">n119_s2/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>sec_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>sec_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>sec_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>n123_s3/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">n123_s3/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>sec_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>sec_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>sec_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>n127_s3/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">n127_s3/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>sec_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>sec_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>n131_s2/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>sec_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">count_4_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>n169_s0/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">n169_s0/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_pin_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_pin_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>blink_pin_s3/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">blink_pin_s3/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>n133_s2/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">n133_s2/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">blink_pin_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>blink_pin_s3/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>blink_pin_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/txd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/txd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>slave/txd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">slave/txd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>slave/n108_s3/I3</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" background: #97FFFF;">slave/n108_s3/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">slave/txd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>slave/txd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>slave/txd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>slave/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">slave/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>slave/n59_s3/I3</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" background: #97FFFF;">slave/n59_s3/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">slave/rxd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>slave/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>slave/rxd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">count_0_s1/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>n173_s0/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">n173_s0/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">count_5_s1/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>n168_s0/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">n168_s0/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>sec_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>n130_s2/I2</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">n130_s2/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>sec_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>sec_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sec_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>n124_s5/I0</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">n124_s5/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">sec_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sec_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sec_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>sec_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sec_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sec_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>n114_s2/I3</td>
</tr>
<tr>
<td>2.308</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">n114_s2/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">sec_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sec_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sec_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>slave/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.936</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>slave/n38_s6/I1</td>
</tr>
<tr>
<td>2.308</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">slave/n38_s6/F</td>
</tr>
<tr>
<td>2.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>slave/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>slave/rxd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>count_3_s1/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C27[2][A]</td>
<td style=" font-weight:bold;">count_3_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>n170_s0/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">n170_s0/F</td>
</tr>
<tr>
<td>2.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td style=" font-weight:bold;">count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>count_3_s1/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>slave/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">slave/txd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>slave/n103_s5/I1</td>
</tr>
<tr>
<td>2.489</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">slave/n103_s5/F</td>
</tr>
<tr>
<td>2.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">slave/txd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>slave/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>slave/txd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>slave/rxd_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">slave/rxd_data_6_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>slave/rxd_out_6_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>slave/rxd_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>slave/rxd_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">slave/rxd_data_3_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>slave/rxd_out_3_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>slave/rxd_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>slave/rxd_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_data_1_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">slave/rxd_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>slave/rxd_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>slave/rxd_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/rxd_flag_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/rxd_flag_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>slave/rxd_flag_r_s0/CLK</td>
</tr>
<tr>
<td>1.930</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">slave/rxd_flag_r_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">slave/rxd_flag_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>slave/rxd_flag_r0_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>slave/rxd_flag_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sec_cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sec_cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sec_cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sec_cnt_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sec_cnt_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sec_cnt_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sec_cnt_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sec_cnt_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sec_cnt_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sec_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sec_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sec_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/txd_state_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>slave/txd_state_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>slave/txd_state_0_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sec_cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>sec_cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>sec_cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/rxd_state_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.412</td>
<td>1.412</td>
<td>tCL</td>
<td>FF</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.674</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>slave/rxd_state_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.412</td>
<td>1.412</td>
<td>tCL</td>
<td>RR</td>
<td>pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>33.596</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>slave/rxd_state_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>60</td>
<td>clk30</td>
<td>24.166</td>
<td>0.262</td>
</tr>
<tr>
<td>33</td>
<td>n25_4</td>
<td>26.834</td>
<td>1.188</td>
</tr>
<tr>
<td>27</td>
<td>n26_3</td>
<td>26.014</td>
<td>1.819</td>
</tr>
<tr>
<td>15</td>
<td>n39_3</td>
<td>24.430</td>
<td>0.857</td>
</tr>
<tr>
<td>12</td>
<td>n108_7</td>
<td>24.166</td>
<td>1.321</td>
</tr>
<tr>
<td>11</td>
<td>rxd_state[1]</td>
<td>28.409</td>
<td>1.324</td>
</tr>
<tr>
<td>11</td>
<td>rxd_state[2]</td>
<td>28.505</td>
<td>1.480</td>
</tr>
<tr>
<td>8</td>
<td>n80_4</td>
<td>26.802</td>
<td>1.146</td>
</tr>
<tr>
<td>7</td>
<td>n128_7</td>
<td>24.166</td>
<td>0.835</td>
</tr>
<tr>
<td>7</td>
<td>sec_cnt[17]</td>
<td>26.132</td>
<td>0.510</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C30</td>
<td>76.39%</td>
</tr>
<tr>
<td>R7C24</td>
<td>65.28%</td>
</tr>
<tr>
<td>R8C23</td>
<td>65.28%</td>
</tr>
<tr>
<td>R7C28</td>
<td>62.50%</td>
</tr>
<tr>
<td>R7C27</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C23</td>
<td>61.11%</td>
</tr>
<tr>
<td>R8C28</td>
<td>56.94%</td>
</tr>
<tr>
<td>R7C31</td>
<td>54.17%</td>
</tr>
<tr>
<td>R9C31</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
