<stg><name>BRAM_filter</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:8 %inn_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="inn_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:9 %outt_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="outt_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:13 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3, i8 %x_in, i8 %inn_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:7 %load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %load

]]></Node>
<StgValue><ssdm name="load_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:10 %specmemcore_ln9 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_mems_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln9"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:11 %specmemcore_ln12 = specmemcore void @_ssdm_op_SpecMemCore, i8 %inn_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:12 %specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i8 %outt_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:13 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3, i8 %x_in, i8 %inn_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:14 %br_ln19 = br i1 %load_read, void %.preheader1.preheader, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.preheader:0 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_27_2, i8 %outt_V, i8 %x_mems_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1.preheader:0 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_27_2, i8 %outt_V, i8 %x_mems_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader1.preheader:1 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3, i8 %out_r, i8 %outt_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader1.preheader:1 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3, i8 %out_r, i8 %outt_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
.loopexit:0 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader2.preheader:0 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_20_1, i8 %inn_V, i8 %x_mems_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader2.preheader:0 %call_ln0 = call void @BRAM_filter_Pipeline_VITIS_LOOP_20_1, i8 %inn_V, i8 %x_mems_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="x_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="load"/></StgValue>
</port>
<port id="45" name="x_mems_V" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_mems_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="inn_V" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="StgValue_46" to="outt_V" fromId="46" toId="9">
</dataflow>
<dataflow id="50" from="BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" to="call_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="x_in" to="call_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="52" from="inn_V" to="call_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="empty_2" to="spectopmodule_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="59" from="x_in" to="specinterface_ln0" fromId="42" toId="12">
</dataflow>
<dataflow id="61" from="empty" to="specinterface_ln0" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="x_in" to="specbitsmap_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="83" from="out_r" to="specinterface_ln0" fromId="43" toId="14">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="100" from="out_r" to="specbitsmap_ln0" fromId="43" toId="15">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="102" from="load" to="specbitsmap_ln0" fromId="44" toId="16">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="17">
</dataflow>
<dataflow id="104" from="load" to="specinterface_ln0" fromId="44" toId="17">
</dataflow>
<dataflow id="106" from="empty_1" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="116" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="118" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.i1" to="load_read" fromId="121" toId="18">
</dataflow>
<dataflow id="123" from="load" to="load_read" fromId="44" toId="18">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecMemCore" to="specmemcore_ln9" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="x_mems_V" to="specmemcore_ln9" fromId="45" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specmemcore_ln9" fromId="127" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specmemcore_ln9" fromId="129" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specmemcore_ln9" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecMemCore" to="specmemcore_ln12" fromId="124" toId="20">
</dataflow>
<dataflow id="134" from="inn_V" to="specmemcore_ln12" fromId="8" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_127" to="specmemcore_ln12" fromId="127" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_129" to="specmemcore_ln12" fromId="129" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_131" to="specmemcore_ln12" fromId="131" toId="20">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecMemCore" to="specmemcore_ln14" fromId="124" toId="21">
</dataflow>
<dataflow id="139" from="outt_V" to="specmemcore_ln14" fromId="9" toId="21">
</dataflow>
<dataflow id="140" from="StgValue_127" to="specmemcore_ln14" fromId="127" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_129" to="specmemcore_ln14" fromId="129" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_131" to="specmemcore_ln14" fromId="131" toId="21">
</dataflow>
<dataflow id="143" from="BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" to="call_ln0" fromId="49" toId="22">
</dataflow>
<dataflow id="144" from="x_in" to="call_ln0" fromId="42" toId="22">
</dataflow>
<dataflow id="145" from="inn_V" to="call_ln0" fromId="8" toId="22">
</dataflow>
<dataflow id="146" from="load_read" to="br_ln19" fromId="18" toId="23">
</dataflow>
<dataflow id="148" from="BRAM_filter_Pipeline_VITIS_LOOP_27_2" to="call_ln0" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="outt_V" to="call_ln0" fromId="9" toId="24">
</dataflow>
<dataflow id="150" from="x_mems_V" to="call_ln0" fromId="45" toId="24">
</dataflow>
<dataflow id="151" from="BRAM_filter_Pipeline_VITIS_LOOP_27_2" to="call_ln0" fromId="147" toId="25">
</dataflow>
<dataflow id="152" from="outt_V" to="call_ln0" fromId="9" toId="25">
</dataflow>
<dataflow id="153" from="x_mems_V" to="call_ln0" fromId="45" toId="25">
</dataflow>
<dataflow id="155" from="BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" to="call_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="156" from="out_r" to="call_ln0" fromId="43" toId="26">
</dataflow>
<dataflow id="157" from="outt_V" to="call_ln0" fromId="9" toId="26">
</dataflow>
<dataflow id="158" from="BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" to="call_ln0" fromId="154" toId="27">
</dataflow>
<dataflow id="159" from="out_r" to="call_ln0" fromId="43" toId="27">
</dataflow>
<dataflow id="160" from="outt_V" to="call_ln0" fromId="9" toId="27">
</dataflow>
<dataflow id="162" from="BRAM_filter_Pipeline_VITIS_LOOP_20_1" to="call_ln0" fromId="161" toId="30">
</dataflow>
<dataflow id="163" from="inn_V" to="call_ln0" fromId="8" toId="30">
</dataflow>
<dataflow id="164" from="x_mems_V" to="call_ln0" fromId="45" toId="30">
</dataflow>
<dataflow id="165" from="BRAM_filter_Pipeline_VITIS_LOOP_20_1" to="call_ln0" fromId="161" toId="31">
</dataflow>
<dataflow id="166" from="inn_V" to="call_ln0" fromId="8" toId="31">
</dataflow>
<dataflow id="167" from="x_mems_V" to="call_ln0" fromId="45" toId="31">
</dataflow>
<dataflow id="168" from="load_read" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="169" from="load_read" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
