Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-1CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : microfono

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/microfono.v" into library work
Parsing module <microfono>.
Analyzing Verilog file "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/div_freq.v" into library work
Parsing module <div_freq>.
Analyzing Verilog file "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/fifo.v" into library work
Parsing module <fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <microfono>.

Elaborating module <fifo>.
WARNING:HDLCompiler:413 - "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/fifo.v" Line 75: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/fifo.v" Line 76: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <div_freq>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <microfono>.
    Related source file is "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/microfono.v".
WARNING:Xst:2935 - Signal 'micLRSel', unconnected in block 'microfono', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'ampSD', unconnected in block 'microfono', is tied to its initial value (1).
    Found 1-bit register for signal <ampPWM>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <microfono> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/fifo.v".
        abits = 7
        dbits = 1
    Found 128x1-bit dual-port RAM <Mram_regarray> for signal <regarray>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit register for signal <wr_reg>.
    Found 7-bit register for signal <rd_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 1-bit register for signal <dffw2>.
    Found 1-bit register for signal <dffr1>.
    Found 1-bit register for signal <dffr2>.
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <dffw1>.
    Found 7-bit adder for signal <wr_succ> created at line 75.
    Found 7-bit adder for signal <rd_succ> created at line 76.
    Found 7-bit comparator not equal for signal <rd_reg[6]_wr_reg[6]_equal_13_o> created at line 91
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <div_freq>.
    Related source file is "/home/lisseth/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Prueba6/div_freq.v".
        fi = 50000000
        fs = 3125000
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <clkout>.
    Found 1-bit register for signal <led>.
    Found 32-bit subtractor for signal <count[31]_GND_4_o_sub_3_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <div_freq> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x1-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 7-bit adder                                           : 2
# Registers                                            : 13
 1-bit register                                        : 10
 32-bit register                                       : 1
 7-bit register                                        : 2
# Comparators                                          : 1
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <div_freq>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <div_freq> synthesized (advanced).

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_reg>: 1 register on signal <wr_reg>.
The following registers are absorbed into counter <rd_reg>: 1 register on signal <rd_reg>.
INFO:Xst:3226 - The RAM <Mram_regarray> will be implemented as a BLOCK RAM, absorbing the following register(s): <out_0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 1-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_reg>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 1-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     enB            | connected to signal <db_rd>         | high     |
    |     addrB          | connected to signal <rd_reg>        |          |
    |     doB            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x1-bit dual-port block RAM                         : 1
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 2
# Counters                                             : 3
 32-bit down counter                                   : 1
 7-bit up counter                                      : 2
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 1
 7-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <microfono> ...

Optimizing unit <fifo> ...
WARNING:Xst:1293 - FF/Latch <df/count_31> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_30> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_29> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_28> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_27> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_26> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_25> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_24> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_23> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_22> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_21> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_20> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_19> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_18> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_16> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_15> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_17> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_14> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_13> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_12> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_11> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_10> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_9> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_8> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_7> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_6> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <df/count_5> has a constant value of 0 in block <microfono>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block microfono, actual ratio is 0.
FlipFlop df/clkout has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop fi/empty_reg has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fi/full_reg has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 50
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 1
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 3
#      LUT5                        : 9
#      LUT6                        : 9
#      MUXCY                       : 4
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 32
#      FD                          : 6
#      FDCE                        : 16
#      FDP                         : 2
#      FDR                         : 7
#      FDS                         : 1
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  126800     0%  
 Number of Slice LUTs:                   39  out of  63400     0%  
    Number used as Logic:                39  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     41
   Number with an unused Flip Flop:      17  out of     41    41%  
   Number with an unused LUT:             2  out of     41     4%  
   Number of fully used LUT-FF pairs:    22  out of     41    53%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
df/clkout                          | BUFG                   | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
fi/wr_en(fi/wr_en1:O)              | NONE(fi/Mram_regarray) | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.689ns (Maximum Frequency: 271.076MHz)
   Minimum input arrival time before clock: 1.610ns
   Maximum output required time after clock: 2.859ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.688ns (frequency: 372.058MHz)
  Total number of paths / destination ports: 58 / 12
-------------------------------------------------------------------------
Delay:               2.688ns (Levels of Logic = 7)
  Source:            df/count_0 (FF)
  Destination:       df/count_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: df/count_0 to df/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.478   0.441  df/count_0 (df/count_0)
     LUT1:I0->O            1   0.124   0.000  df/Mcount_count_cy<0>_rt (df/Mcount_count_cy<0>_rt)
     MUXCY:S->O            1   0.472   0.000  df/Mcount_count_cy<0> (df/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  df/Mcount_count_cy<1> (df/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  df/Mcount_count_cy<2> (df/Mcount_count_cy<2>)
     MUXCY:CI->O           0   0.029   0.000  df/Mcount_count_cy<3> (df/Mcount_count_cy<3>)
     XORCY:CI->O           1   0.510   0.421  df/Mcount_count_xor<4> (Result<4>)
     LUT6:I5->O            1   0.124   0.000  df/Mcount_count_eqn_41 (df/Mcount_count_eqn_4)
     FDS:D                     0.030          df/count_4
    ----------------------------------------
    Total                      2.688ns (1.826ns logic, 0.862ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'df/clkout'
  Clock period: 3.689ns (frequency: 271.076MHz)
  Total number of paths / destination ports: 295 / 54
-------------------------------------------------------------------------
Delay:               3.689ns (Levels of Logic = 5)
  Source:            fi/rd_reg_1 (FF)
  Destination:       fi/empty_reg (FF)
  Source Clock:      df/clkout rising
  Destination Clock: df/clkout rising

  Data Path: fi/rd_reg_1 to fi/empty_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.478   0.576  fi/rd_reg_1 (fi/rd_reg_1)
     LUT2:I0->O            2   0.124   0.722  fi/Result<1>11 (fi/Result<1>1)
     LUT6:I3->O            1   0.124   0.421  fi/_n0075_inv1 (fi/_n0075_inv1)
     LUT6:I5->O            1   0.124   0.421  fi/_n0075_inv2 (fi/_n0075_inv2)
     LUT6:I5->O            1   0.124   0.421  fi/_n0075_inv3 (fi/_n0075_inv)
     LUT4:I3->O            2   0.124   0.000  fi/empty_reg_rstpot (fi/empty_reg_rstpot)
     FDP:D                     0.030          fi/empty_reg
    ----------------------------------------
    Total                      3.689ns (1.128ns logic, 2.561ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.610ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       df/count_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to df/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.572  reset_IBUF (reset_IBUF)
     LUT6:I5->O            4   0.124   0.419  df/count[31]_GND_4_o_equal_2_o_01 (df/count[31]_GND_4_o_equal_2_o_0)
     FDR:R                     0.494          df/count_0
    ----------------------------------------
    Total                      1.610ns (0.619ns logic, 0.991ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'df/clkout'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              1.045ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       fi/rd_reg_6 (FF)
  Destination Clock: df/clkout rising

  Data Path: reset to fi/rd_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.550  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.494          fi/full_reg
    ----------------------------------------
    Total                      1.045ns (0.495ns logic, 0.550ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            df/led (FF)
  Destination:       ledres (PAD)
  Source Clock:      clk rising

  Data Path: df/led to ledres
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.399  df/led (df/led)
     OBUF:I->O                 0.000          ledres_OBUF (ledres)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'df/clkout'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.859ns (Levels of Logic = 1)
  Source:            fi/Mram_regarray (RAM)
  Destination:       dout (PAD)
  Source Clock:      df/clkout rising

  Data Path: fi/Mram_regarray to dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO0    2   2.454   0.405  fi/Mram_regarray (dout_OBUF)
     OBUF:I->O                 0.000          dout_OBUF (dout)
    ----------------------------------------
    Total                      2.859ns (2.454ns logic, 0.405ns route)
                                       (85.8% logic, 14.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.688|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock df/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
df/clkout      |    3.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.27 secs
 
--> 


Total memory usage is 504548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

