# Verilog-AMS Language Reference Manual (VAMS-2023)

This directory contains the Verilog-AMS Language Reference Manual (February 14, 2024) split into major sections for easier navigation.

## Main Sections

| File | Section | Description |
|------|---------|-------------|
| [00-front-matter.md](00-front-matter.md) | Front Matter | Title, copyright, notices, contributors, table of contents |
| [01-introduction.md](01-introduction.md) | Section 1 | Verilog-AMS introduction, overview, language features |
| [02-lexical-conventions.md](02-lexical-conventions.md) | Section 2 | Lexical tokens, comments, operators, numbers, identifiers |
| [03-data-types.md](03-data-types.md) | Section 3 | Data types, parameters, natures, disciplines, branches |
| [04-expressions.md](04-expressions.md) | Section 4 | Operators, math functions, signal access, analog operators |
| [05-analog-behavior.md](05-analog-behavior.md) | Section 5 | Analog blocks, signals, contribution statements, events |
| [06-hierarchical-structures.md](06-hierarchical-structures.md) | Section 6 | Modules, paramsets, ports, generate constructs |
| [07-mixed-signal.md](07-mixed-signal.md) | Section 7 | Mixed-signal fundamentals, connect modules, discipline resolution |
| [08-scheduling-semantics.md](08-scheduling-semantics.md) | Section 8 | Simulation initialization, analog/mixed-signal cycles |
| [09-system-tasks-functions.md](09-system-tasks-functions.md) | Section 9 | System tasks and functions ($display, $fopen, etc.) |
| [10-compiler-directives.md](10-compiler-directives.md) | Section 10 | Compiler directives (`define, `default_discipline, etc.) |
| [11-using-vpi-routines.md](11-using-vpi-routines.md) | Section 11 | VPI interface, object classifications, diagrams |
| [12-vpi-routine-definitions.md](12-vpi-routine-definitions.md) | Section 12 | VPI routine definitions (vpi_get, vpi_handle, etc.) |

## Annexes

| File | Annex | Description |
|------|-------|-------------|
| [annex-a-formal-syntax.md](annex-a-formal-syntax.md) | Annex A | Formal syntax definition (BNF) |
| [annex-b-keywords.md](annex-b-keywords.md) | Annex B | List of keywords |
| [annex-c-analog-subset.md](annex-c-analog-subset.md) | Annex C | Verilog-A analog language subset |
| [annex-d-standard-definitions.md](annex-d-standard-definitions.md) | Annex D | Standard definitions (disciplines.vams, constants.vams) |
| [annex-e-spice-compatibility.md](annex-e-spice-compatibility.md) | Annex E | SPICE compatibility |
| [annex-f-discipline-resolution.md](annex-f-discipline-resolution.md) | Annex F | Discipline resolution methods |
| [annex-g-change-history.md](annex-g-change-history.md) | Annex G | Change history from previous versions |
| [annex-h-glossary.md](annex-h-glossary.md) | Annex H | Glossary of terms |

## Source

This document was split from the original `Verilog-AMS-Reference-Manual-VAMS-2023.md` which was converted from the Accellera VAMS-2023 PDF specification.

Copyright 2024 Accellera Systems Initiative. All rights reserved.
