
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003680                       # Number of seconds simulated
sim_ticks                                  3680008320                       # Number of ticks simulated
final_tick                               533251352574                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347894                       # Simulator instruction rate (inst/s)
host_op_rate                                   440095                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 315736                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913120                       # Number of bytes of host memory used
host_seconds                                 11655.33                       # Real time elapsed on the host
sim_insts                                  4054815710                       # Number of instructions simulated
sim_ops                                    5129458165                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       733952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       728064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       438528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       381696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2303872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       346624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            346624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5688                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3426                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2982                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17999                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2708                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2708                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1634779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    199443027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1426084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    197843031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1460866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    119164948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1356519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    103721505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               626050758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1634779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1426084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1460866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1356519                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5878248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94191091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94191091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94191091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1634779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    199443027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1426084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    197843031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1460866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    119164948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1356519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    103721505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              720241850                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8824961                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088783                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536981                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206777                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262060                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194136                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300046                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8785                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16810839                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088783                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494182                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040165                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        822358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633536                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8571069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.406098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4972482     58.01%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355090      4.14%     62.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335801      3.92%     66.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315284      3.68%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261679      3.05%     72.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187209      2.18%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135709      1.58%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209244      2.44%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798571     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8571069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350005                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.904919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476675                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       788536                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438769                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40750                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826336                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495776                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3887                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19976074                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10462                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826336                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658834                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         422318                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87080                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290570                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285928                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376789                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155072                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80500                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26869335                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90264874                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90264874                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10074189                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1896                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698101                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23429                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415600                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18057472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612612                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23213                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5723486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17495470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8571069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.704876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840293                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3090022     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713471     19.99%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352335     15.78%     71.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817811      9.54%     81.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836191      9.76%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379118      4.42%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244272      2.85%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67740      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70109      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8571069                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64001     58.53%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21482     19.65%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23865     21.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016384     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200548      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545318     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848768      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612612                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.655827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109348                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007483                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37928853                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23784684                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14721960                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45427                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667259                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234144                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826336                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         334495                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16393                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18060986                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899619                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016112                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1893                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1361                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          222                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122574                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239076                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370953                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466279                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241658                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301351                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018612                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835072                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.628444                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250999                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240434                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204720                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24908866                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.613654                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369536                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5822486                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205960                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7744733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3155593     40.75%     40.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048593     26.45%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849883     10.97%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430383      5.56%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451353      5.83%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226168      2.92%     92.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154822      2.00%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89004      1.15%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338934      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7744733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338934                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25467321                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36950254                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 253892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.882496                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.882496                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.133150                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.133150                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64960955                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484443                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18748497                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8824961                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3138487                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2544782                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213851                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1317126                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1237434                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334417                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9283                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3288468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17300898                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3138487                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1571851                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3654491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124287                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        639307                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1618047                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8487772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.320571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4833281     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228310      2.69%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          261003      3.08%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          475971      5.61%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215147      2.53%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328935      3.88%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178722      2.11%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152955      1.80%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1813448     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8487772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355637                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.960450                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3471574                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       590082                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3486601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        36105                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903407                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534775                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2663                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20596831                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4801                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903407                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3660603                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         169463                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       157732                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3329638                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       266922                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19796716                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5397                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        143108                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1127                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27716834                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92223496                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92223496                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17060612                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10656115                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2513                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           681851                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1846487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13558                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       263165                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18597510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4167                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14980990                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29572                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6272867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18782786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8487772                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3001801     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1803049     21.24%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205119     14.20%     70.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842238      9.92%     80.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       714499      8.42%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380667      4.48%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377840      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87854      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74705      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8487772                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108370     76.35%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15141     10.67%     87.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18433     12.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12486493     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211917      1.41%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493213      9.97%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787717      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14980990                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141945                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009475                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38621264                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24874701                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14545322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15122935                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237984                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903407                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          72261                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9325                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18601680                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1846487                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943230                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2486                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249023                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14695916                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1392449                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2147847                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2080164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            755398                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14556967                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14545322                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9519233                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26717160                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.648202                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356297                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9999693                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12281644                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6319975                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216620                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7584365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619337                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3027516     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2048667     27.01%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842723     11.11%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       420688      5.55%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427875      5.64%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167042      2.20%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182680      2.41%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94715      1.25%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       372459      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7584365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9999693                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12281644                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830591                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125364                       # Number of loads committed
system.switch_cpus1.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1765721                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11064810                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249907                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       372459                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25813356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38107561                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 337189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9999693                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12281644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9999693                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882523                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882523                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133115                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133115                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66072550                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20104112                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19057631                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8824961                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3254866                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2651776                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215819                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1327875                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1262930                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346705                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9632                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3347457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17777281                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3254866                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1609635                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3724149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1164256                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        552574                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1642593                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8569423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.570195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.369636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4845274     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          259827      3.03%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270356      3.15%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          426292      4.97%     67.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202647      2.36%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          287155      3.35%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          190931      2.23%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141800      1.65%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1945141     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8569423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368825                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014432                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3526887                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       506046                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3562342                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30206                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        943941                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       551777                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21236367                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4731                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        943941                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3705437                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         123412                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       151209                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3412086                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       233330                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20469293                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        135144                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        68971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28654484                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95429790                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95429790                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17464885                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11189498                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3516                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1795                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           614224                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1906852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       985529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10538                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       301024                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19187095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15232045                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27580                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6626630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20439070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8569423                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777488                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931190                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3004320     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1854577     21.64%     56.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1196147     13.96%     70.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       807642      9.42%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       751614      8.77%     88.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       416510      4.86%     93.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375781      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84100      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78732      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8569423                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114788     77.62%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16765     11.34%     88.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16326     11.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12709847     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202533      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1718      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1508519      9.90%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       809428      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15232045                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726018                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             147879                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009708                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39208970                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25817377                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14796468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15379924                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21453                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       763621                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       261768                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        943941                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          80307                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13893                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19190629                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1906852                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       985529                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1787                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251389                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14955599                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1409363                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       276444                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2187998                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2125364                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            778635                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694693                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14807743                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14796468                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9710560                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27604871                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.676661                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351770                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10177688                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12531492                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6659127                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217654                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7625482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643370                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172204                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2949736     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2145504     28.14%     66.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       853191     11.19%     78.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       427870      5.61%     83.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       393255      5.16%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       178603      2.34%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       194454      2.55%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99715      1.31%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       383154      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7625482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10177688                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12531492                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1866986                       # Number of memory references committed
system.switch_cpus2.commit.loads              1143225                       # Number of loads committed
system.switch_cpus2.commit.membars               1744                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1809426                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11289122                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258397                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       383154                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26432778                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39326284                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 255538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10177688                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12531492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10177688                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.867089                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.867089                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.153284                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.153284                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67148500                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20509539                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19554796                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3488                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8824961                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3209593                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2614197                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       217248                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1322115                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1252938                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339670                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9607                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3367363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17508489                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3209593                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1592608                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3884842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1114963                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        537770                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1649896                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88408                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8685730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.318839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4800888     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          401982      4.63%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          401916      4.63%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          500649      5.76%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          156754      1.80%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          195469      2.25%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163009      1.88%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150405      1.73%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1914658     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8685730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363695                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.983974                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3531725                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       509740                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3713926                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34889                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        895443                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       543847                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20877708                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        895443                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3691089                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          68916                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       255966                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3587364                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       186945                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20162608                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        116396                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        50183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28304915                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93947898                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93947898                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17602609                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10702278                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3758                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2005                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           512990                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1868107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       968273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8864                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       338833                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18955493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15278850                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31302                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6302074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19020328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8685730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.906441                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3113706     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1785211     20.55%     56.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218163     14.02%     70.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       837609      9.64%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       821637      9.46%     89.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       401188      4.62%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       376480      4.33%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60770      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70966      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8685730                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96754     76.03%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15811     12.42%     88.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14700     11.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12771571     83.59%     83.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191122      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1746      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1513591      9.91%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       800820      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15278850                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.731322                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127265                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008329                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39401994                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25261462                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14853911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15406115                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18615                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       719153                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238865                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        895443                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          44681                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5642                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18959267                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1868107                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       968273                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1992                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4353                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253729                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15016568                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1413002                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262279                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2188658                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2145290                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            775656                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.701602                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14871459                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14853911                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9646874                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27217616                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683170                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354435                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10239098                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12621748                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6337560                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218858                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7790287                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620190                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.158038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3098384     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2112769     27.12%     66.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       858439     11.02%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466780      5.99%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       411315      5.28%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       168617      2.16%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188898      2.42%     93.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110652      1.42%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374433      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7790287                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10239098                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12621748                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1878358                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148954                       # Number of loads committed
system.switch_cpus3.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1831672                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11362045                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       260863                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374433                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26374980                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38814915                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 139231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10239098                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12621748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10239098                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861889                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861889                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160243                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160243                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67409078                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20645836                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19284129                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3562                       # number of misc regfile writes
system.l2.replacements                          18185                       # number of replacements
system.l2.tagsinuse                       2046.434184                       # Cycle average of tags in use
system.l2.total_refs                            15608                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20233                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.771413                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.256965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.914472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    630.511622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.417429                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    518.178928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.855928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    359.280853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.154974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    313.140290                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             83.349379                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             34.201444                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             32.112736                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             23.059166                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.307867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001669                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.253017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001883                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.175430                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.152901                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.040698                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.016700                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.015680                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.011259                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999235                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4643                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1843                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1103                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          987                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8583                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3525                       # number of Writeback hits
system.l2.Writeback_hits::total                  3525                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   177                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4681                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1029                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8760                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4681                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1888                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1155                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1029                       # number of overall hits
system.l2.overall_hits::total                    8760                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5723                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5672                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3426                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2982                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17972                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5689                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3426                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2982                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18000                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5734                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5689                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3426                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2982                       # number of overall misses
system.l2.overall_misses::total                 18000                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2253780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    287544208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2271694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    262441848                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1932322                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    158340115                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1804818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    137125188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       853713973                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       547057                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       670812                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1217869                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2253780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    288091265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2271694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    263112660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1932322                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    158340115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1804818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    137125188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        854931842                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2253780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    288091265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2271694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    263112660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1932322                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    158340115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1804818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    137125188                       # number of overall miss cycles
system.l2.overall_miss_latency::total       854931842                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26555                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3525                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3525                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4011                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4011                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.552093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.754757                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.756458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.751323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.676784                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.224490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.274194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.136585                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.550552                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.750825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.747872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.743455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.672646                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.550552                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.750825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.747872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.743455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.672646                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47952.765957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50243.614887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55407.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46269.719323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46007.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46217.196439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46277.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45984.301811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47502.446751                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 49732.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 39459.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43495.321429                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47952.765957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50242.634287                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55407.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46249.368958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46007.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46217.196439                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46277.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45984.301811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47496.213444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47952.765957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50242.634287                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55407.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46249.368958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46007.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46217.196439                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46277.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45984.301811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47496.213444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2708                       # number of writebacks
system.l2.writebacks::total                      2708                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5723                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5671                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3426                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2982                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17971                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17999                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1988654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    254975810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2038582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    229854503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1694570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    138631460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1581420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    119969982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    750734981                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       483189                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       573543                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1056732                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1988654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    255458999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2038582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    230428046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1694570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    138631460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1581420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    119969982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    751791713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1988654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    255458999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2038582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    230428046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1694570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    138631460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1581420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    119969982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    751791713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.552093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.754624                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.756458                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.751323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.676746                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.224490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.274194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.136585                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.550552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.750693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.747872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.743455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.672608                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.550552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.750693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.747872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.743455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.672608                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42311.787234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44552.823694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49721.512195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40531.564627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40346.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40464.524227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40549.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40231.382294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41774.802793                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 43926.272727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 33737.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37740.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42311.787234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44551.621730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49721.512195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40511.259845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40346.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40464.524227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40549.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40231.382294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41768.526751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42311.787234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44551.621730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49721.512195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40511.259845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40346.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40464.524227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40549.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40231.382294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41768.526751                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.485762                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642165                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   589                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1700580.925297                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.042505                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.443257                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067376                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862890                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930266                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633471                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633471                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633471                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633471                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3188122                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3188122                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3188122                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3188122                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3188122                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3188122                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49048.030769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49048.030769                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49048.030769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49048.030769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49048.030769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49048.030769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2449098                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2449098                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2449098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2449098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2449098                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2449098                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51022.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51022.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51022.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51022.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51022.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51022.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373287                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16340.857183                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.189857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.810143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899179                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100821                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778468                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778468                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1724                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1724                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907036                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907036                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907036                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907036                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38709                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38709                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          177                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          177                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38886                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1672575566                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1672575566                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6841585                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6841585                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1679417151                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1679417151                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1679417151                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1679417151                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945922                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945922                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945922                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945922                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033162                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019983                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019983                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019983                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019983                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43208.958278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43208.958278                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38653.022599                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38653.022599                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43188.220722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43188.220722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43188.220722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43188.220722                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          898                       # number of writebacks
system.cpu0.dcache.writebacks::total              898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28343                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28471                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28471                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28471                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10366                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10366                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    339150329                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    339150329                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1336914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1336914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    340487243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    340487243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    340487243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    340487243                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005352                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32717.569844                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32717.569844                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27283.959184                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27283.959184                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32692.006049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32692.006049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32692.006049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32692.006049                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.043573                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006662244                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950895.821705                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.043573                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064172                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1617998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1617998                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1617998                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1617998                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1617998                       # number of overall hits
system.cpu1.icache.overall_hits::total        1617998                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2850702                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2850702                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2850702                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2850702                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2850702                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2850702                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1618047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1618047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1618047                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1618047                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1618047                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1618047                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58177.591837                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58177.591837                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58177.591837                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58177.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58177.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58177.591837                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2450827                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2450827                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2450827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2450827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2450827                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2450827                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55700.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55700.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55700.613636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55700.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55700.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55700.613636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7577                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165345196                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7833                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21108.795608                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.091200                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.908800                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887075                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112925                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1084039                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1084039                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701558                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2400                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2400                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1681                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785597                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785597                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785597                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785597                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15979                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15979                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          234                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16213                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16213                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    779953202                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    779953202                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10533229                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10533229                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    790486431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    790486431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    790486431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    790486431                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1100018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1100018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1801810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1801810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1801810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1801810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014526                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000333                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008998                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48811.139746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48811.139746                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 45013.799145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45013.799145                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48756.333251                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48756.333251                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48756.333251                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48756.333251                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu1.dcache.writebacks::total              819                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8464                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8636                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8636                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8636                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7515                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7577                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7577                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    293513618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    293513618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1883881                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1883881                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    295397499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    295397499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    295397499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    295397499                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006832                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006832                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39057.034997                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39057.034997                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 30385.177419                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30385.177419                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38986.076152                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38986.076152                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38986.076152                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38986.076152                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.726714                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004691104                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985555.541502                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.726714                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063665                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804049                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1642541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1642541                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1642541                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1642541                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1642541                       # number of overall hits
system.cpu2.icache.overall_hits::total        1642541                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2564889                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2564889                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2564889                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2564889                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2564889                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2564889                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1642593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1642593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1642593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1642593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1642593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1642593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49324.788462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49324.788462                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49324.788462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49324.788462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49324.788462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49324.788462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2139573                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2139573                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2139573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2139573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2139573                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2139573                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48626.659091                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48626.659091                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48626.659091                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48626.659091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48626.659091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48626.659091                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4581                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153832352                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4837                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31803.256564                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.008638                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.991362                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.882846                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.117154                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1102378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1102378                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720090                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1746                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1744                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1822468                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1822468                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1822468                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1822468                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12516                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12516                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12683                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12683                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12683                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12683                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    641784813                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    641784813                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5145917                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5145917                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    646930730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    646930730                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    646930730                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    646930730                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1114894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1114894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       720257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       720257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1835151                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1835151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1835151                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1835151                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011226                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011226                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006911                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006911                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006911                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006911                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51277.150288                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51277.150288                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30813.874251                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30813.874251                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51007.705590                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51007.705590                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51007.705590                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51007.705590                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu2.dcache.writebacks::total              955                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7987                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7987                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8102                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8102                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8102                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8102                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4529                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4529                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4581                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4581                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    176865660                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    176865660                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1083447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1083447                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    177949107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    177949107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    177949107                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    177949107                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002496                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002496                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39051.812762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39051.812762                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20835.519231                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20835.519231                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38845.035363                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38845.035363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38845.035363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38845.035363                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.639673                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007982593                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984217.702756                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.639673                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061923                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.811923                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1649845                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1649845                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1649845                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1649845                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1649845                       # number of overall hits
system.cpu3.icache.overall_hits::total        1649845                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2566541                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2566541                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2566541                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2566541                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2566541                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2566541                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1649896                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1649896                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1649896                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1649896                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1649896                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1649896                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50324.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50324.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50324.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50324.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50324.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50324.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2020923                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2020923                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2020923                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2020923                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2020923                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2020923                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50523.075000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50523.075000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50523.075000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50523.075000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50523.075000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50523.075000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4011                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148909681                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4267                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34897.980080                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.030437                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.969563                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871213                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128787                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1106636                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1106636                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       725596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        725596                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1781                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1781                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1832232                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1832232                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1832232                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1832232                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9049                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9049                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          127                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          127                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9176                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9176                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9176                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9176                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    457868802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    457868802                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4272086                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4272086                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    462140888                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    462140888                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    462140888                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    462140888                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1115685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1115685                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       725723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       725723                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1841408                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1841408                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1841408                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1841408                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008111                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000175                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004983                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004983                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004983                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004983                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 50598.828821                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 50598.828821                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33638.472441                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33638.472441                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 50364.089799                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50364.089799                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 50364.089799                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50364.089799                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu3.dcache.writebacks::total              853                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5080                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5080                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5165                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5165                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5165                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5165                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3969                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3969                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4011                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4011                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    155097408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    155097408                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1125288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1125288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    156222696                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    156222696                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    156222696                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    156222696                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003557                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003557                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39077.200302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39077.200302                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26792.571429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26792.571429                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38948.565445                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38948.565445                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38948.565445                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38948.565445                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
