# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_demo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2 {C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2" C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 16:26:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab1 {C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab1" C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v 
# -- Compiling module hex2seg
# 
# Top level modules:
# 	hex2seg
# End time: 16:26:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project {C:/Users/bblea/source/repos/ECE3710Project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project" C:/Users/bblea/source/repos/ECE3710Project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:26:28 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2 {C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:28 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2" C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v 
# -- Compiling module regfile_2D_memory
# 
# Top level modules:
# 	regfile_2D_memory
# End time: 16:26:29 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2 {C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:29 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2" C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 16:26:29 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2 {C:/Users/bblea/source/repos/ECE3710Project/lab2/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:29 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2" C:/Users/bblea/source/repos/ECE3710Project/lab2/fsm.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 16:26:29 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2/demo {C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:29 on Sep 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2/demo" C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v 
# -- Compiling module lab2_demo
# 
# Top level modules:
# 	lab2_demo
# End time: 16:26:29 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/tblab2_demo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:40 on Sep 24,2020
# vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/tblab2_demo.v 
# -- Compiling module tblab2_demo
# 
# Top level modules:
# 	tblab2_demo
# End time: 16:26:41 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:43 on Sep 24,2020
# vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/lab2_demo.v 
# -- Compiling module lab2_demo
# 
# Top level modules:
# 	lab2_demo
# End time: 16:26:43 on Sep 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/tblab2_demo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:43 on Sep 24,2020
# vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/demo/tblab2_demo.v 
# -- Compiling module tblab2_demo
# 
# Top level modules:
# 	tblab2_demo
# End time: 16:26:44 on Sep 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tblab2_demo
# vsim work.tblab2_demo 
# Start time: 16:26:49 on Sep 24,2020
# Loading work.tblab2_demo
# Loading work.lab2_demo
# Loading work.hex2seg
# Loading work.FSM
# Loading work.regfile_2D_memory
# Loading work.mux
# Loading work.mux_2_to_1
# Loading work.alu
add wave sim:/tblab2_demo/*
run
run
run
run
run
# End time: 16:28:27 on Sep 24,2020, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
