<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr18xx_mss.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_common_xwr18xx_mss.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the common header file used by the various mmWave SDK modules for XWR18xx Master subsystem.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="sys__common__xwr18xx__mss_8h__dep__incl.png" border="0" usemap="#_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr18xx__mss_8hdep" alt=""/></div>
<map name="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr18xx__mss_8hdep" id="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr18xx__mss_8hdep">
<area shape="rect" id="node2" href="sys__common__xwr18xx_8h.html" title="This is the common header file used by the various mmWave SDK modules for XWR18XX device..." alt="" coords="620,109,817,165"/>
<area shape="rect" id="node3" href="sys__common_8h.html" title="This is the common header file used by the various mmWave SDK modules. " alt="" coords="620,213,817,269"/>
<area shape="rect" id="node4" href="mmwdemo__rfparser_8c.html" title="Implements rf parser. " alt="" coords="5,325,181,351"/>
<area shape="rect" id="node5" href="mmwdemo__adcconfig_8c.html" title="Implements High level ADC open/config APIs. " alt="" coords="206,325,394,351"/>
<area shape="rect" id="node6" href="dss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="404,496,561,537"/>
<area shape="rect" id="node7" href="mmw__config_8h.html" title="This is the header file that describes configurations for the Millimeter Wave Demo. " alt="" coords="813,407,965,448"/>
<area shape="rect" id="node8" href="mmw__cli_8c.html" title="xwr18xx/mmw/mss/mmw\l_cli.c" alt="" coords="990,496,1162,537"/>
<area shape="rect" id="node9" href="mss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="787,496,952,537"/>
<area shape="rect" id="node10" href="mmw__output_8h.html" title="This is the interface/message header file for the Millimeter Wave Demo. " alt="" coords="587,317,739,359"/>
<area shape="rect" id="node14" href="mmw__res_8h.html" title="Defines partitioning of hardware resources (HWA, EDMA etc) among the DPCs and other components in the..." alt="" coords="1237,325,1416,351"/>
<area shape="rect" id="node11" href="mmw__dss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="520,407,688,448"/>
<area shape="rect" id="node13" href="mmw__mss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="990,407,1162,448"/>
<area shape="rect" id="node12" href="data__path_8c.html" title="Implements Data path processing functionality. " alt="" coords="586,496,747,537"/>
</map>
</div>
</div>
<p><a href="sys__common__xwr18xx__mss_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5e9be667ecc452342ce820b91059d6b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5e9be667ecc452342ce820b91059d6b1">SOC_XWR18XX_MSS_TCMA_BASE_ADDRESS</a>&#160;&#160;&#160;0x00000000U    /* TCM RAM-A */</td></tr>
<tr class="separator:ga5e9be667ecc452342ce820b91059d6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d91511107c068bf2f8d826a597ea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab8d91511107c068bf2f8d826a597ea69">SOC_XWR18XX_MSS_SHMEM_TCMA_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK</td></tr>
<tr class="separator:gab8d91511107c068bf2f8d826a597ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a31a251de99f61d19dda4b549c18198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9a31a251de99f61d19dda4b549c18198">SOC_XWR18XX_MSS_SHMEM_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          /* Extended on Share Memory */</td></tr>
<tr class="separator:ga9a31a251de99f61d19dda4b549c18198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dab43e2cc2888a15e7a913d752efe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga21dab43e2cc2888a15e7a913d752efe6">SOC_XWR18XX_MSS_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x80000U /* Extended on Share Memory + Default 512KB */</td></tr>
<tr class="separator:ga21dab43e2cc2888a15e7a913d752efe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9bedc1b77369b1d9ea2a6603690471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1b9bedc1b77369b1d9ea2a6603690471">SOC_XWR18XX_MSS_TCMB_BASE_ADDRESS</a>&#160;&#160;&#160;0x08000000U    /* TCM RAM-B */</td></tr>
<tr class="separator:ga1b9bedc1b77369b1d9ea2a6603690471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3206fc5bdfd123198869bce68143dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7d3206fc5bdfd123198869bce68143dd">SOC_XWR18XX_MSS_SHMEM_TCMB_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK</td></tr>
<tr class="separator:ga7d3206fc5bdfd123198869bce68143dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013f14606c2a59fb0e3a1848eea989e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga013f14606c2a59fb0e3a1848eea989e0">SOC_XWR18XX_MSS_SHMEM_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          /* Extended on Share Memory */</td></tr>
<tr class="separator:ga013f14606c2a59fb0e3a1848eea989e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0d6b76854f65a642fc4080cb9b774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaa0d6b76854f65a642fc4080cb9b774f">SOC_XWR18XX_MSS_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U /* Extended on Share Memory + Default 192KB */</td></tr>
<tr class="separator:gaaa0d6b76854f65a642fc4080cb9b774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7790bfef91f38196a6672f12e1e5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3b7790bfef91f38196a6672f12e1e5b5">SOC_XWR18XX_MSS_SW_BUFFER_BASE_ADDRESS</a>&#160;&#160;&#160;0x0C200000U    /* Software Buffer */</td></tr>
<tr class="separator:ga3b7790bfef91f38196a6672f12e1e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7bb19e15fa413628f22da79577acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5c7bb19e15fa413628f22da79577acda">SOC_XWR18XX_MSS_SW_BUFFER_SIZE</a>&#160;&#160;&#160;0x2000U        /* Size: 8KB */</td></tr>
<tr class="separator:ga5c7bb19e15fa413628f22da79577acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c7d3a56fa18dcf12f67c18fa87cb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga70c7d3a56fa18dcf12f67c18fa87cb86">SOC_XWR18XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50010000U    /* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</td></tr>
<tr class="separator:ga70c7d3a56fa18dcf12f67c18fa87cb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5824a898fe4dd065307eb49ba141b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b5824a898fe4dd065307eb49ba141b0">SOC_XWR18XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x500A0000U    /* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</td></tr>
<tr class="separator:ga4b5824a898fe4dd065307eb49ba141b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcd7cce60a8c7fd979dbfaeda83f9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2fcd7cce60a8c7fd979dbfaeda83f9d8">SOC_XWR18XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000000U    /* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</td></tr>
<tr class="separator:ga2fcd7cce60a8c7fd979dbfaeda83f9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edbb22bc43eb05642f8bcb58dd9e5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3edbb22bc43eb05642f8bcb58dd9e5f5">SOC_XWR18XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000800U    /* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</td></tr>
<tr class="separator:ga3edbb22bc43eb05642f8bcb58dd9e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b76dee080b378c4c1df27a923b1487c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5b76dee080b378c4c1df27a923b1487c">SOC_XWR18XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090000U    /* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</td></tr>
<tr class="separator:ga5b76dee080b378c4c1df27a923b1487c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2862a38896c0fa04be252f9877a58e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2862a38896c0fa04be252f9877a58e0f">SOC_XWR18XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090400U    /* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</td></tr>
<tr class="separator:ga2862a38896c0fa04be252f9877a58e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">EDMA_CC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga70c7d3a56fa18dcf12f67c18fa87cb86">SOC_XWR18XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96038a3b3348d575f0a98012c0e43462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">EDMA_CC0_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2fcd7cce60a8c7fd979dbfaeda83f9d8">SOC_XWR18XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga96038a3b3348d575f0a98012c0e43462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">EDMA_CC0_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3edbb22bc43eb05642f8bcb58dd9e5f5">SOC_XWR18XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">EDMA_CC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b5824a898fe4dd065307eb49ba141b0">SOC_XWR18XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">EDMA_CC1_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5b76dee080b378c4c1df27a923b1487c">SOC_XWR18XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a></td></tr>
<tr class="separator:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09399b85a110fc78acc6637cff6de5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">EDMA_CC1_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2862a38896c0fa04be252f9877a58e0f">SOC_XWR18XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga09399b85a110fc78acc6637cff6de5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca58809e810122d4d3acb6f1b6118433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca58809e810122d4d3acb6f1b6118433">SOC_XWR18XX_MSS_DSSREG_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000400U</td></tr>
<tr class="separator:gaca58809e810122d4d3acb6f1b6118433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa477aff51eec2dadb9d20f0bf55a0b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa477aff51eec2dadb9d20f0bf55a0b5f">SOC_XWR18XX_MSS_DSSREG2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000C00U</td></tr>
<tr class="separator:gaa477aff51eec2dadb9d20f0bf55a0b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435a5be6afdd03c69af088406854ed65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga435a5be6afdd03c69af088406854ed65">SOC_XWR18XX_MSS_CBUFF_BASE_ADDRESS</a>&#160;&#160;&#160;0x50070000U</td></tr>
<tr class="separator:ga435a5be6afdd03c69af088406854ed65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507ca28d303f2d5428f8d82bd832cb1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga507ca28d303f2d5428f8d82bd832cb1c">SOC_XWR18XX_MSS_HWA_1_COMMON_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080800U</td></tr>
<tr class="separator:ga507ca28d303f2d5428f8d82bd832cb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf451015ef91e91ead1e4490ac4a5ccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf451015ef91e91ead1e4490ac4a5ccec">SOC_XWR18XX_MSS_HWA_1_PARAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080000U</td></tr>
<tr class="separator:gaf451015ef91e91ead1e4490ac4a5ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9e4e9fcc673f26e12b8d6e857c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7ab9e4e9fcc673f26e12b8d6e857c2f2">SOC_XWR18XX_MSS_HWA_1_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50081000U</td></tr>
<tr class="separator:ga7ab9e4e9fcc673f26e12b8d6e857c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad1ae2f3b463b6368d8e3a0875234fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0ad1ae2f3b463b6368d8e3a0875234fb">SOC_XWR18XX_MSS_L3RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x51000000U</td></tr>
<tr class="separator:ga0ad1ae2f3b463b6368d8e3a0875234fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87141afeaaa1c302ba3ac567e727d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga87141afeaaa1c302ba3ac567e727d14a">SOC_XWR18XX_MSS_ADCBUF_BASE_ADDRESS</a>&#160;&#160;&#160;0x52000000U</td></tr>
<tr class="separator:ga87141afeaaa1c302ba3ac567e727d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f879ef332eaebfd8e607a8bec62af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga27f879ef332eaebfd8e607a8bec62af4">SOC_XWR18XX_MSS_CHIRPINFO_BASE_ADDRESS</a>&#160;&#160;&#160;0x52028000U</td></tr>
<tr class="separator:ga27f879ef332eaebfd8e607a8bec62af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d04fb30bfaa1a8a0f7e9eae12a196e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga39d04fb30bfaa1a8a0f7e9eae12a196e">SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS</a>&#160;&#160;&#160;0x52030000U</td></tr>
<tr class="separator:ga39d04fb30bfaa1a8a0f7e9eae12a196e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18f2b5f43bca46562c4195b26c2cce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad18f2b5f43bca46562c4195b26c2cce8">SOC_XWR18XX_MSS_HWA_MEM2_BASE_ADDRESS</a>&#160;&#160;&#160;0x52038000U</td></tr>
<tr class="separator:gad18f2b5f43bca46562c4195b26c2cce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f982e2a57c7dd7631ed91a17561afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga61f982e2a57c7dd7631ed91a17561afd">SOC_XWR18XX_MSS_HSRAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x52080000U</td></tr>
<tr class="separator:ga61f982e2a57c7dd7631ed91a17561afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226e161ab09b7b561cc7c1ae81917f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga226e161ab09b7b561cc7c1ae81917f67">SOC_XWR18XX_MSS_EXT_FLASH_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0000000U</td></tr>
<tr class="separator:ga226e161ab09b7b561cc7c1ae81917f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7dfccd72df7b71b6b741ff528e4b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2e7dfccd72df7b71b6b741ff528e4b0b">SOC_XWR18XX_MSS_QSPI_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0800000U</td></tr>
<tr class="separator:ga2e7dfccd72df7b71b6b741ff528e4b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626bbbdbb6e8c666e7dd61a841248962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga626bbbdbb6e8c666e7dd61a841248962">SOC_XWR18XX_MSS_DMA_2_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCF81000U</td></tr>
<tr class="separator:ga626bbbdbb6e8c666e7dd61a841248962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3a0df327c12562eaeef793fd97c08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacb3a0df327c12562eaeef793fd97c08e">SOC_XWR18XX_MSS_DMA_2_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCFFF800U</td></tr>
<tr class="separator:gacb3a0df327c12562eaeef793fd97c08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82749ccddb30589467f884897b0d8296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga82749ccddb30589467f884897b0d8296">SOC_XWR18XX_MSS_DTHE_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD000000U</td></tr>
<tr class="separator:ga82749ccddb30589467f884897b0d8296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781842549ec6e9708dce073466fd8cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga781842549ec6e9708dce073466fd8cc4">SOC_XWR18XX_MSS_SHA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD004000U</td></tr>
<tr class="separator:ga781842549ec6e9708dce073466fd8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a1bee20a8e233563248aca19e74d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae0a1bee20a8e233563248aca19e74d30">SOC_XWR18XX_MSS_AES_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD006000U</td></tr>
<tr class="separator:gae0a1bee20a8e233563248aca19e74d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac780abd2948fac1f8b66a8e6adf475e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac780abd2948fac1f8b66a8e6adf475e7">SOC_XWR18XX_MSS_CRC_BASE_ADDRESS</a>&#160;&#160;&#160;0xFE000000U</td></tr>
<tr class="separator:gac780abd2948fac1f8b66a8e6adf475e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bdbdaae17d084068a695299b43aefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga63bdbdaae17d084068a695299b43aefd">SOC_XWR18XX_MSS_MIBSPIA_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0E0000U</td></tr>
<tr class="separator:ga63bdbdaae17d084068a695299b43aefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0a82bd8058fbec4eb3f13bc7a2cdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafd0a82bd8058fbec4eb3f13bc7a2cdc6">SOC_XWR18XX_MSS_MIBSPIB_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0C0000U</td></tr>
<tr class="separator:gafd0a82bd8058fbec4eb3f13bc7a2cdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95a9827fa15e7ea96ec9ac13a60fa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf95a9827fa15e7ea96ec9ac13a60fa84">SOC_XWR18XX_MSS_DCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF1E0000U</td></tr>
<tr class="separator:gaf95a9827fa15e7ea96ec9ac13a60fa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9824848015322f1a5cb34766d74e3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9824848015322f1a5cb34766d74e3179">SOC_XWR18XX_MSS_MCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF500000U</td></tr>
<tr class="separator:ga9824848015322f1a5cb34766d74e3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a33ccdf61ac405822148a9eabfbc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga14a33ccdf61ac405822148a9eabfbc40">SOC_XWR18XX_MSS_GIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga14a33ccdf61ac405822148a9eabfbc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d8113e42df344f223fecf4e3c5965f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac6d8113e42df344f223fecf4e3c5965f">SOC_XWR18XX_MSS_MCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7C800U</td></tr>
<tr class="separator:gac6d8113e42df344f223fecf4e3c5965f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80143580f68745200500e350888bd6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga80143580f68745200500e350888bd6fb">SOC_XWR18XX_MSS_I2C_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7D400U</td></tr>
<tr class="separator:ga80143580f68745200500e350888bd6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e9e96c1a9ce1dd8ab5057abac710d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga64e9e96c1a9ce1dd8ab5057abac710d5">SOC_XWR18XX_MSS_DCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7DC00U</td></tr>
<tr class="separator:ga64e9e96c1a9ce1dd8ab5057abac710d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ebb05920457bbc8f00608ad74ae65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga83ebb05920457bbc8f00608ad74ae65b">SOC_XWR18XX_MSS_SCI_A_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E500U</td></tr>
<tr class="separator:ga83ebb05920457bbc8f00608ad74ae65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee72833fd8dd1d65509d4014ced3a319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaee72833fd8dd1d65509d4014ced3a319">SOC_XWR18XX_MSS_SCI_B_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E700U</td></tr>
<tr class="separator:gaee72833fd8dd1d65509d4014ced3a319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3ad7de0649b10074f25d59796b934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6fd3ad7de0649b10074f25d59796b934">SOC_XWR18XX_MSS_MIBSPIA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F400U</td></tr>
<tr class="separator:ga6fd3ad7de0649b10074f25d59796b934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a09a6539f665c7ca923795463e97f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6a09a6539f665c7ca923795463e97f9d">SOC_XWR18XX_MSS_MIBSPIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F600U</td></tr>
<tr class="separator:ga6a09a6539f665c7ca923795463e97f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eadfd67b72df72364692f5def78430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga40eadfd67b72df72364692f5def78430">SOC_XWR18XX_MSS_GPIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga40eadfd67b72df72364692f5def78430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2240c0c85373dbf3afad4b277006be10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2240c0c85373dbf3afad4b277006be10">SOC_XWR18XX_MSS_DMA_1_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF80000U</td></tr>
<tr class="separator:ga2240c0c85373dbf3afad4b277006be10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91102c362d4ca3685c67f8f06b8c7168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga91102c362d4ca3685c67f8f06b8c7168">SOC_XWR18XX_MSS_TOP_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFE100U</td></tr>
<tr class="separator:ga91102c362d4ca3685c67f8f06b8c7168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d856b351c0a6fcbd2caf3dda1fd5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga01d856b351c0a6fcbd2caf3dda1fd5b1">SOC_XWR18XX_MSS_PINMUX_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEA00U</td></tr>
<tr class="separator:ga01d856b351c0a6fcbd2caf3dda1fd5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fcd7eba806df8b261c5dbd0aecbfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga58fcd7eba806df8b261c5dbd0aecbfd2">SOC_XWR18XX_MSS_RTIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEE00U</td></tr>
<tr class="separator:ga58fcd7eba806df8b261c5dbd0aecbfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a12632b337b06f22c0454c149980d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2a12632b337b06f22c0454c149980d6e">SOC_XWR18XX_MSS_ESM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF500U</td></tr>
<tr class="separator:ga2a12632b337b06f22c0454c149980d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ec4a1b95b0d764b496fea52c98eaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga26ec4a1b95b0d764b496fea52c98eaef">SOC_XWR18XX_MSS_GPCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF800U</td></tr>
<tr class="separator:ga26ec4a1b95b0d764b496fea52c98eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627769ad46db5015a7ff3032658bb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga627769ad46db5015a7ff3032658bb5ef">SOC_XWR18XX_MSS_DMA_1_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF000U</td></tr>
<tr class="separator:ga627769ad46db5015a7ff3032658bb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657b5f0366fb5e97788d291c38fe453d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga657b5f0366fb5e97788d291c38fe453d">SOC_XWR18XX_MSS_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFFF00U</td></tr>
<tr class="separator:ga657b5f0366fb5e97788d291c38fe453d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4b403aed2ddaf204f1d8c95e7ec7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaad4b403aed2ddaf204f1d8c95e7ec7fe">SOC_XWR18XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608000U</td></tr>
<tr class="separator:gaad4b403aed2ddaf204f1d8c95e7ec7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a6408afe3b5bae77fd4bd6ae66f60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac4a6408afe3b5bae77fd4bd6ae66f60c">SOC_XWR18XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0602000U</td></tr>
<tr class="separator:gac4a6408afe3b5bae77fd4bd6ae66f60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa00236278901446ed0d3c794db8f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeaa00236278901446ed0d3c794db8f67">SOC_XWR18XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608600U</td></tr>
<tr class="separator:gaeaa00236278901446ed0d3c794db8f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fcdd9146888598df35525ecb7167e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31fcdd9146888598df35525ecb7167e2">SOC_XWR18XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0601000U</td></tr>
<tr class="separator:ga31fcdd9146888598df35525ecb7167e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7524e733751b47f71d1b40ec73845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafd7524e733751b47f71d1b40ec73845d">SOC_XWR18XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608400U</td></tr>
<tr class="separator:gafd7524e733751b47f71d1b40ec73845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ec5ee96321bf8116572e51526a9393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31ec5ee96321bf8116572e51526a9393">SOC_XWR18XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0604000U</td></tr>
<tr class="separator:ga31ec5ee96321bf8116572e51526a9393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f38676c92abdb5fc4119dbe43bf87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga30f38676c92abdb5fc4119dbe43bf87b">SOC_XWR18XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608300U</td></tr>
<tr class="separator:ga30f38676c92abdb5fc4119dbe43bf87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67d0b0e80a9a5402e85c82d7c7c7872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac67d0b0e80a9a5402e85c82d7c7c7872">SOC_XWR18XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0605000U</td></tr>
<tr class="separator:gac67d0b0e80a9a5402e85c82d7c7c7872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8d07bc841cf0249d1dbce5b77218c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1c8d07bc841cf0249d1dbce5b77218c4">SOC_XWR18XX_MSS_SPIA_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(0U)   /* SPIA Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:ga1c8d07bc841cf0249d1dbce5b77218c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854763d98c9bc7db138164ad0c8146d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga854763d98c9bc7db138164ad0c8146d4">SOC_XWR18XX_MSS_SPIA_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(1U)   /* SPIA Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:ga854763d98c9bc7db138164ad0c8146d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09cf2f50c99753926a8ebbab5f65d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf09cf2f50c99753926a8ebbab5f65d87">SOC_XWR18XX_MSS_SPIB_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(2U)   /* SPIB Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:gaf09cf2f50c99753926a8ebbab5f65d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2496209b115ef680ee3e14a200e1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadc2496209b115ef680ee3e14a200e1c3">SOC_XWR18XX_MSS_SPIB_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(3U)   /* SPIB Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:gadc2496209b115ef680ee3e14a200e1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd30873eb8ca64a286c76df99d19e995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacd30873eb8ca64a286c76df99d19e995">SOC_XWR18XX_MSS_QSPI_DMA_REQ</a>&#160;&#160;&#160;(4U)   /* QSPI DMA Request Line                                */</td></tr>
<tr class="separator:gacd30873eb8ca64a286c76df99d19e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5635d2fd89fc2f1b7d110b466e340e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab5635d2fd89fc2f1b7d110b466e340e0">SOC_XWR18XX_MSS_SPIA_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(5U)   /* SPIA Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:gab5635d2fd89fc2f1b7d110b466e340e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea0215038dc35ab0bdc3ddd84822168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4ea0215038dc35ab0bdc3ddd84822168">SOC_XWR18XX_MSS_DCAN_IF2_DMA_REQ</a>&#160;&#160;&#160;(6U)   /* DCAN DMA request assignment For Interface Register 2 */</td></tr>
<tr class="separator:ga4ea0215038dc35ab0bdc3ddd84822168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf762145a6fd78ad02931bd78109a64f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf762145a6fd78ad02931bd78109a64f7">SOC_XWR18XX_MSS_CBUFF_DMA_REQ</a>&#160;&#160;&#160;(7U)   /* Common buffer DMA Request Line                       */</td></tr>
<tr class="separator:gaf762145a6fd78ad02931bd78109a64f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf0b858c282c1486e022fe425ccbc6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaacf0b858c282c1486e022fe425ccbc6c">SOC_XWR18XX_MSS_DCAN_IF1_DMA_REQ</a>&#160;&#160;&#160;(8U)   /* DCAN DMA request assignment For Interface Register 1 */</td></tr>
<tr class="separator:gaacf0b858c282c1486e022fe425ccbc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758994a2216855c5d617615abf94e18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga758994a2216855c5d617615abf94e18e">SOC_XWR18XX_MSS_SPIA_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(9U)   /* SPIA Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:ga758994a2216855c5d617615abf94e18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5932595e4b39a9939abe0b9513d15f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5932595e4b39a9939abe0b9513d15f3f">SOC_XWR18XX_MSS_I2C_RX_DMA_REQ</a>&#160;&#160;&#160;(10U)  /* Channel ID for I2C RX DMA Request                    */</td></tr>
<tr class="separator:ga5932595e4b39a9939abe0b9513d15f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f1bd038305edd2166be8144e7b70ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga28f1bd038305edd2166be8144e7b70ae">SOC_XWR18XX_MSS_I2C_TX_DMA_REQ</a>&#160;&#160;&#160;(11U)  /* Channel ID for I2C TX DMA Request                    */</td></tr>
<tr class="separator:ga28f1bd038305edd2166be8144e7b70ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf77aee68ad656cd1bdd9669852bd3171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf77aee68ad656cd1bdd9669852bd3171">SOC_XWR18XX_MSS_RTI_COMP0_DMA_REQ</a>&#160;&#160;&#160;(12U)  /* RTI DMA request  for Compare 0                       */</td></tr>
<tr class="separator:gaf77aee68ad656cd1bdd9669852bd3171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f80c310f64b4238a316acd40abeab34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga0f80c310f64b4238a316acd40abeab34">SOC_XWR18XX_MSS_RTI_COMP1_DMA_REQ</a>&#160;&#160;&#160;(13U)  /* RTI DMA request  for Compare 1                       */</td></tr>
<tr class="separator:ga0f80c310f64b4238a316acd40abeab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2c37f5c8b0e0ae84de8945e123c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c2c37f5c8b0e0ae84de8945e123c21b">SOC_XWR18XX_MSS_DCAN_IF3_DMA_REQ</a>&#160;&#160;&#160;(16U)  /* DCAN DMA request assignment For Interface Register 3 */</td></tr>
<tr class="separator:ga7c2c37f5c8b0e0ae84de8945e123c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1beda5eb95ede7271ca8d1aef4855d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c1beda5eb95ede7271ca8d1aef4855d">SOC_XWR18XX_MSS_SPIA_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(17U)  /* SPIA Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:ga7c1beda5eb95ede7271ca8d1aef4855d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4637046ddbaea84b95dedb5082ac01d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4637046ddbaea84b95dedb5082ac01d3">SOC_XWR18XX_MSS_RTI_COMP2_DMA_REQ</a>&#160;&#160;&#160;(18U)  /* RTI DMA request for Compare 2                        */</td></tr>
<tr class="separator:ga4637046ddbaea84b95dedb5082ac01d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a89b791a805bbf38cedec00d6472f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga94a89b791a805bbf38cedec00d6472f1">SOC_XWR18XX_MSS_RTI_COMP3_DMA_REQ</a>&#160;&#160;&#160;(19U)  /* RTI DMA request for Compare 3                        */</td></tr>
<tr class="separator:ga94a89b791a805bbf38cedec00d6472f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e6960df964c4ca2216e618ace13247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa7e6960df964c4ca2216e618ace13247">SOC_XWR18XX_MSS_WDT_DMA_REQ0</a>&#160;&#160;&#160;(20U)  /* WatchDog DMA Request 0                               */</td></tr>
<tr class="separator:gaa7e6960df964c4ca2216e618ace13247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5e982aeca158f321efb4eafff9d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2f5e982aeca158f321efb4eafff9d368">SOC_XWR18XX_MSS_WDT_DMA_REQ1</a>&#160;&#160;&#160;(21U)  /* WatchDog DMA Request 1                               */</td></tr>
<tr class="separator:ga2f5e982aeca158f321efb4eafff9d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22dc1608b7d06a8ee06ada153cb5768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa22dc1608b7d06a8ee06ada153cb5768">SOC_XWR18XX_MSS_SPIA_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(22U)  /* SPIA Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:gaa22dc1608b7d06a8ee06ada153cb5768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d259f8ac0a3e82cc7423b04128c36d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5d259f8ac0a3e82cc7423b04128c36d4">SOC_XWR18XX_MSS_EPWM3_DMA_REQ0</a>&#160;&#160;&#160;(23U)  /* ePWM3 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga5d259f8ac0a3e82cc7423b04128c36d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e063d0f599bbf7a6e49e383a624ee93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2e063d0f599bbf7a6e49e383a624ee93">SOC_XWR18XX_MSS_WDT_DMA_REQ2</a>&#160;&#160;&#160;(24U)  /* WatchDog DMA Request 2                               */</td></tr>
<tr class="separator:ga2e063d0f599bbf7a6e49e383a624ee93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abc2a13c52e2c9a873477ce78a34e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6abc2a13c52e2c9a873477ce78a34e3e">SOC_XWR18XX_MSS_WDT_DMA_REQ3</a>&#160;&#160;&#160;(25U)  /* WatchDog DMA Request 3                               */</td></tr>
<tr class="separator:ga6abc2a13c52e2c9a873477ce78a34e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56312c3a37af7c74e114d4222a32161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga56312c3a37af7c74e114d4222a32161e">SOC_XWR18XX_MSS_CRC_CH1_DMA_REQ</a>&#160;&#160;&#160;(26U)  /* MCRC DMA Request For Channel 1                       */</td></tr>
<tr class="separator:ga56312c3a37af7c74e114d4222a32161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad657d284dc93066b0d8a4177d6fa12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaad657d284dc93066b0d8a4177d6fa12f">SOC_XWR18XX_MSS_CRC_CH2_DMA_REQ</a>&#160;&#160;&#160;(27U)  /* MCRC DMA Request For Channel 2                       */</td></tr>
<tr class="separator:gaad657d284dc93066b0d8a4177d6fa12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836487cdb547e626161c94e6f48c62df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga836487cdb547e626161c94e6f48c62df">SOC_XWR18XX_MSS_SCIB_RX_DMA_REQ</a>&#160;&#160;&#160;(28U)  /* Channel ID for SCI2-B RX DMA Request                 */</td></tr>
<tr class="separator:ga836487cdb547e626161c94e6f48c62df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19b283ec2a5ac6626978d8606e4b5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac19b283ec2a5ac6626978d8606e4b5ad">SOC_XWR18XX_MSS_SCIB_TX_DMA_REQ</a>&#160;&#160;&#160;(29U)  /* Channel ID for SCI-B TX DMA Request                  */</td></tr>
<tr class="separator:gac19b283ec2a5ac6626978d8606e4b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd36ddf124e3a8e97dbaf7e6f45c58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7bd36ddf124e3a8e97dbaf7e6f45c58d">SOC_XWR18XX_MSS_SCIA_RX_DMA_REQ</a>&#160;&#160;&#160;(30U)  /* Channel ID for SCI-A RX DMA Request                  */</td></tr>
<tr class="separator:ga7bd36ddf124e3a8e97dbaf7e6f45c58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ebb429a2bf34152c697aa4f45f1862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac4ebb429a2bf34152c697aa4f45f1862">SOC_XWR18XX_MSS_SCIA_TX_DMA_REQ</a>&#160;&#160;&#160;(31U)  /* Channel ID for SCI-A TX DMA Request                  */</td></tr>
<tr class="separator:gac4ebb429a2bf34152c697aa4f45f1862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e85e8fbce9ae563676c29bf12c7fdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e85e8fbce9ae563676c29bf12c7fdf9">SOC_XWR18XX_MSS_GIO0_DMA_REQ</a>&#160;&#160;&#160;(32U)  /* GIO-0 DMA Request                                    */</td></tr>
<tr class="separator:ga6e85e8fbce9ae563676c29bf12c7fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb781abc62029933f068c0f1522b1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5fb781abc62029933f068c0f1522b1db">SOC_XWR18XX_MSS_GIO1_DMA_REQ</a>&#160;&#160;&#160;(33U)  /* GIO-1 DMA Request                                    */</td></tr>
<tr class="separator:ga5fb781abc62029933f068c0f1522b1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14207fc0deb2bb48fbb3631b71fbe919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14207fc0deb2bb48fbb3631b71fbe919">SOC_XWR18XX_MSS_GIO2_DMA_REQ</a>&#160;&#160;&#160;(34U)  /* GIO-2 DMA Request                                    */</td></tr>
<tr class="separator:ga14207fc0deb2bb48fbb3631b71fbe919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fc491de98063a02b1a078b37682bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga01fc491de98063a02b1a078b37682bc5">SOC_XWR18XX_MSS_EPWM1_DMA_REQ0</a>&#160;&#160;&#160;(35U)  /* ePWM1 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga01fc491de98063a02b1a078b37682bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cabaf6a0cf83efba28dd5ddce4ddf4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cabaf6a0cf83efba28dd5ddce4ddf4d">SOC_XWR18XX_MSS_SPIB_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(37U)  /* SPIB Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:ga3cabaf6a0cf83efba28dd5ddce4ddf4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176b0ea2a8d17e169de2d5ae7ddac326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga176b0ea2a8d17e169de2d5ae7ddac326">SOC_XWR18XX_MSS_SPIB_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(38U)  /* SPIB Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:ga176b0ea2a8d17e169de2d5ae7ddac326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82563fc7a4d2a5f4314ef11a85e39f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga82563fc7a4d2a5f4314ef11a85e39f83">SOC_XWR18XX_MSS_EPWM1_DMA_REQ1</a>&#160;&#160;&#160;(39U)  /* ePWM1 DMA Request Line-1                             */</td></tr>
<tr class="separator:ga82563fc7a4d2a5f4314ef11a85e39f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfaf85fa62a8dd79ee6491d9c840ed99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadfaf85fa62a8dd79ee6491d9c840ed99">SOC_XWR18XX_MSS_EPWM2_DMA_REQ1</a>&#160;&#160;&#160;(40U)  /* ePWM2 DMA Request Line-1                             */</td></tr>
<tr class="separator:gadfaf85fa62a8dd79ee6491d9c840ed99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb1ba8e0607fadf06ae372e4cde5637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2cb1ba8e0607fadf06ae372e4cde5637">SOC_XWR18XX_MSS_EPWM2_DMA_REQ2</a>&#160;&#160;&#160;(41U)  /* ePWM2 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga2cb1ba8e0607fadf06ae372e4cde5637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9737efc8ff356de1effa0bb9d911f487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9737efc8ff356de1effa0bb9d911f487">SOC_XWR18XX_MSS_SPIB_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(42U)  /* SPIB Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:ga9737efc8ff356de1effa0bb9d911f487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafa502854a3c947568038311f09c86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacafa502854a3c947568038311f09c86c">SOC_XWR18XX_MSS_SPIB_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(43U)  /* SPIB Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:gacafa502854a3c947568038311f09c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008338fc491b53e8333b99f469402357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga008338fc491b53e8333b99f469402357">SOC_XWR18XX_MSS_EPWM1_DMA_REQ2</a>&#160;&#160;&#160;(45U)  /* ePWM1 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga008338fc491b53e8333b99f469402357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ed63524f1dcba735ea88a0bf3d16e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad0ed63524f1dcba735ea88a0bf3d16e2">SOC_XWR18XX_MSS_GIO14_DMA_REQ</a>&#160;&#160;&#160;(46U)  /* GIO-14 DMA Request                                   */</td></tr>
<tr class="separator:gad0ed63524f1dcba735ea88a0bf3d16e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2867eac77bec6613d6f43f16eeda1d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2867eac77bec6613d6f43f16eeda1d5c">SOC_XWR18XX_MSS_GIO15_DMA_REQ</a>&#160;&#160;&#160;(47U)  /* GIO-15 DMA Request                                   */</td></tr>
<tr class="separator:ga2867eac77bec6613d6f43f16eeda1d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c">SOC_XWR18XX_MSS_SHA0_DMA_REQ</a>&#160;&#160;&#160;(48U)  /* CRYPTO SHA-0 DMA Request                             */</td></tr>
<tr class="separator:ga95fb5fbc9cfa0e5d1a34e5c9c78e7e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae765f20418186b6aee27594bad3cd9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae765f20418186b6aee27594bad3cd9fb">SOC_XWR18XX_MSS_SHA1_DMA_REQ</a>&#160;&#160;&#160;(49U)  /* CRYPTO SHA-1 DMA Request                             */</td></tr>
<tr class="separator:gae765f20418186b6aee27594bad3cd9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab11bfed20d8680411eab993bc27f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab11bfed20d8680411eab993bc27f5d">SOC_XWR18XX_MSS_SHA2_DMA_REQ</a>&#160;&#160;&#160;(50U)  /* CRYPTO SHA-2 DMA Request                             */</td></tr>
<tr class="separator:ga8ab11bfed20d8680411eab993bc27f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d90d0c7210deaea3a22f9aa0d519829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9d90d0c7210deaea3a22f9aa0d519829">SOC_XWR18XX_MSS_SHA3_DMA_REQ</a>&#160;&#160;&#160;(51U)  /* CRYPTO SHA-3 DMA Request                             */</td></tr>
<tr class="separator:ga9d90d0c7210deaea3a22f9aa0d519829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539c728ae00ed51fa79bc19b8f86aad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga539c728ae00ed51fa79bc19b8f86aad0">SOC_XWR18XX_MSS_SHA4_DMA_REQ</a>&#160;&#160;&#160;(52U)  /* CRYPTO SHA-4 DMA Request                             */</td></tr>
<tr class="separator:ga539c728ae00ed51fa79bc19b8f86aad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000c802bd6f462f7af833b360840db9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga000c802bd6f462f7af833b360840db9b">SOC_XWR18XX_MSS_SHA5_DMA_REQ</a>&#160;&#160;&#160;(53U)  /* CRYPTO SHA-5 DMA Request                             */</td></tr>
<tr class="separator:ga000c802bd6f462f7af833b360840db9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f538096227b8b1b98ad26284daafda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6f538096227b8b1b98ad26284daafda4">SOC_XWR18XX_MSS_AES0_DMA_REQ</a>&#160;&#160;&#160;(54U)  /* CRYPTO AES-0 DMA Request                             */</td></tr>
<tr class="separator:ga6f538096227b8b1b98ad26284daafda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e1d45f2b77a614dc22a5146e19ff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga81e1d45f2b77a614dc22a5146e19ff9e">SOC_XWR18XX_MSS_AES1_DMA_REQ</a>&#160;&#160;&#160;(55U)  /* CRYPTO AES-1 DMA Request                             */</td></tr>
<tr class="separator:ga81e1d45f2b77a614dc22a5146e19ff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb42ccfe5e0a22fd7fc1356bcf108715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafb42ccfe5e0a22fd7fc1356bcf108715">SOC_XWR18XX_MSS_AES2_DMA_REQ</a>&#160;&#160;&#160;(56U)  /* CRYPTO AES-2 DMA Request                             */</td></tr>
<tr class="separator:gafb42ccfe5e0a22fd7fc1356bcf108715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904e0893f268ee8b1fe41a8bdbaf888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga904e0893f268ee8b1fe41a8bdbaf888e">SOC_XWR18XX_MSS_AES3_DMA_REQ</a>&#160;&#160;&#160;(57U)  /* CRYPTO AES-3 DMA Request                             */</td></tr>
<tr class="separator:ga904e0893f268ee8b1fe41a8bdbaf888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ec3fb6a2f1146ebada29a6edc47624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga27ec3fb6a2f1146ebada29a6edc47624">SOC_XWR18XX_MSS_AES4_DMA_REQ</a>&#160;&#160;&#160;(58U)  /* CRYPTO AES-4 DMA Request                             */</td></tr>
<tr class="separator:ga27ec3fb6a2f1146ebada29a6edc47624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab2869a7305415f2dee558d9f09b310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8ab2869a7305415f2dee558d9f09b310">SOC_XWR18XX_MSS_AES5_DMA_REQ</a>&#160;&#160;&#160;(59U)  /* CRYPTO AES-5 DMA Request                             */</td></tr>
<tr class="separator:ga8ab2869a7305415f2dee558d9f09b310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a526973b1dbac938f4ef88db1889ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9a526973b1dbac938f4ef88db1889ad8">SOC_XWR18XX_MSS_AES6_DMA_REQ</a>&#160;&#160;&#160;(60U)  /* CRYPTO AES-6 DMA Request                             */</td></tr>
<tr class="separator:ga9a526973b1dbac938f4ef88db1889ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b569ef21c4720a6d752e5488dc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab32b569ef21c4720a6d752e5488dc163">SOC_XWR18XX_MSS_AES7_DMA_REQ</a>&#160;&#160;&#160;(61U)  /* CRYPTO AES-7 DMA Request                             */</td></tr>
<tr class="separator:gab32b569ef21c4720a6d752e5488dc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bdd6dfcf15e77ef8d816a77ea1ae7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad4bdd6dfcf15e77ef8d816a77ea1ae7b">SOC_XWR18XX_MSS_MACN_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(62U)  /* MCAN/CAN-FD Channel-0 DMA Request                    */</td></tr>
<tr class="separator:gad4bdd6dfcf15e77ef8d816a77ea1ae7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1b0b2cb7d874383a80768d89834942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6e1b0b2cb7d874383a80768d89834942">SOC_XWR18XX_MSS_MACN_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(63U)  /* MCAN/CAN-FD Channel-1 DMA Request                    */</td></tr>
<tr class="separator:ga6e1b0b2cb7d874383a80768d89834942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294274d06df1a707bad991b36bd3d160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga294274d06df1a707bad991b36bd3d160">SOC_XWR18XX_NUM_DMA_CHANNELS_PER_INSTANCE</a>&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td></tr>
<tr class="separator:ga294274d06df1a707bad991b36bd3d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52503aaa4e85be6945553a8997b6806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf52503aaa4e85be6945553a8997b6806">SOC_XWR18XX_NUM_DMA_REQLINES_PER_INSTANCE</a>&#160;&#160;&#160;(64U)  /* Number of DMA REQ Lines per DMA instance             */</td></tr>
<tr class="separator:gaf52503aaa4e85be6945553a8997b6806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22e52a993b8fdd1170b41164d18827a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac22e52a993b8fdd1170b41164d18827a">SOC_XWR18XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:gac22e52a993b8fdd1170b41164d18827a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb34d49b37f312cc744399182de9ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefb34d49b37f312cc744399182de9ee4">SOC_XWR18XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:gaefb34d49b37f312cc744399182de9ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5c6e701715ff68e31c87f0e89e5379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b5c6e701715ff68e31c87f0e89e5379">SOC_XWR18XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:ga9b5c6e701715ff68e31c87f0e89e5379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040840088417f23f84b9143bf7dda031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga040840088417f23f84b9143bf7dda031">SOC_XWR18XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga040840088417f23f84b9143bf7dda031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3b35d5ceb51267c6924036111a207d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c3b35d5ceb51267c6924036111a207d">SOC_XWR18XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:ga5c3b35d5ceb51267c6924036111a207d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ed08c4a9b2573f771109060c397552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac5ed08c4a9b2573f771109060c397552">SOC_XWR18XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gac5ed08c4a9b2573f771109060c397552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c7d22dca5f20e3c34d2959f9f4fbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga65c7d22dca5f20e3c34d2959f9f4fbc1">SOC_XWR18XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga65c7d22dca5f20e3c34d2959f9f4fbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c86be26b2a358d0533efdbaca80485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03c86be26b2a358d0533efdbaca80485">SOC_XWR18XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:ga03c86be26b2a358d0533efdbaca80485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d927bc11506d4d8635b025d207ad781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d927bc11506d4d8635b025d207ad781">SOC_XWR18XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:ga3d927bc11506d4d8635b025d207ad781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bc1e8323ce3f5116dc956318fbc83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab6bc1e8323ce3f5116dc956318fbc83c">SOC_XWR18XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:gab6bc1e8323ce3f5116dc956318fbc83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd600113ddb34f4018087e31b2a195ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd600113ddb34f4018087e31b2a195ab">SOC_XWR18XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:gacd600113ddb34f4018087e31b2a195ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb5d33e03d071fc8e71b165236def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefecb5d33e03d071fc8e71b165236def">SOC_XWR18XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:gaefecb5d33e03d071fc8e71b165236def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84292a6bca261ccad1bddbb050d6d89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga84292a6bca261ccad1bddbb050d6d89d">SOC_XWR18XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:ga84292a6bca261ccad1bddbb050d6d89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42375d64f4171c8582eee76d9e1593e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab42375d64f4171c8582eee76d9e1593e">SOC_XWR18XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:gab42375d64f4171c8582eee76d9e1593e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a628cefce62073a34626f6375036851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a628cefce62073a34626f6375036851">SOC_XWR18XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:ga7a628cefce62073a34626f6375036851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad420fe78882545f813e010c0993f21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaad420fe78882545f813e010c0993f21f">SOC_XWR18XX_MSS_DCAN_LVL0_INT</a>&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td></tr>
<tr class="separator:gaad420fe78882545f813e010c0993f21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc79c0eeaec94dae96f95d1d28a1b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafc79c0eeaec94dae96f95d1d28a1b9b">SOC_XWR18XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:gaafc79c0eeaec94dae96f95d1d28a1b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbac8ca655678dd34430a393119b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6fbbac8ca655678dd34430a393119b41">SOC_XWR18XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:ga6fbbac8ca655678dd34430a393119b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257ad2fc3f7a7ca8009b596041887d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga257ad2fc3f7a7ca8009b596041887d50">SOC_XWR18XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga257ad2fc3f7a7ca8009b596041887d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67fbcd014a1c067bdd18c0d2c9df0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf67fbcd014a1c067bdd18c0d2c9df0cf">SOC_XWR18XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:gaf67fbcd014a1c067bdd18c0d2c9df0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7f2b914041ec0e7fd035cc074c5606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabe7f2b914041ec0e7fd035cc074c5606">SOC_XWR18XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gabe7f2b914041ec0e7fd035cc074c5606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913df2e2506ad3915874a7ddbd202a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga913df2e2506ad3915874a7ddbd202a9d">SOC_XWR18XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:ga913df2e2506ad3915874a7ddbd202a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b35147d3f457dbf49da3c044a03f204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b35147d3f457dbf49da3c044a03f204">SOC_XWR18XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:ga1b35147d3f457dbf49da3c044a03f204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcb427f5b0b63f0ea390c5571ceb7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadbcb427f5b0b63f0ea390c5571ceb7d1">SOC_XWR18XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:gadbcb427f5b0b63f0ea390c5571ceb7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab198dcb591ebb28a725bcea9e04927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8ab198dcb591ebb28a725bcea9e04927">SOC_XWR18XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:ga8ab198dcb591ebb28a725bcea9e04927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab302ef715eb9e53f04154bbf348450fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab302ef715eb9e53f04154bbf348450fa">SOC_XWR18XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gab302ef715eb9e53f04154bbf348450fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3758820d5af37600825d82695516d1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3758820d5af37600825d82695516d1de">SOC_XWR18XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:ga3758820d5af37600825d82695516d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c19faf72baec3f038157bc9c56eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c19faf72baec3f038157bc9c56eb8c">SOC_XWR18XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:gab7c19faf72baec3f038157bc9c56eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0fa5280bc55aed9800bb403af2c3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f0fa5280bc55aed9800bb403af2c3d6">SOC_XWR18XX_MSS_DCAN_LVL1_INT</a>&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td></tr>
<tr class="separator:ga1f0fa5280bc55aed9800bb403af2c3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b287d1b0320eceff51dc77226942acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b287d1b0320eceff51dc77226942acc">SOC_XWR18XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga1b287d1b0320eceff51dc77226942acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330875a6c9aa6753d027eb9e89753eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga330875a6c9aa6753d027eb9e89753eee">SOC_XWR18XX_MSS_CRYPTO_SHAS_INT</a>&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td></tr>
<tr class="separator:ga330875a6c9aa6753d027eb9e89753eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e340072d5171e5b8426be79c630bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga12e340072d5171e5b8426be79c630bd4">SOC_XWR18XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:ga12e340072d5171e5b8426be79c630bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9cd23256baca2d5ed80ee0f7f3fa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabf9cd23256baca2d5ed80ee0f7f3fa58">SOC_XWR18XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:gabf9cd23256baca2d5ed80ee0f7f3fa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637cbd8c399c3753a3a9b7b42d570b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga637cbd8c399c3753a3a9b7b42d570b4b">SOC_XWR18XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga637cbd8c399c3753a3a9b7b42d570b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08a27d23d8f4fbab3d18d143361a205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad08a27d23d8f4fbab3d18d143361a205">SOC_XWR18XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:gad08a27d23d8f4fbab3d18d143361a205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e59565911d4013958718f7bf6403c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3e59565911d4013958718f7bf6403c56">SOC_XWR18XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:ga3e59565911d4013958718f7bf6403c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13faa824f5badbdf71ee9f87a419b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac13faa824f5badbdf71ee9f87a419b7a">SOC_XWR18XX_MSS_CRYPTO_SHAP_INT</a>&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td></tr>
<tr class="separator:gac13faa824f5badbdf71ee9f87a419b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e14bb1afc397fcdf76603b247aad7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5e14bb1afc397fcdf76603b247aad7d9">SOC_XWR18XX_MSS_CRYPTO_TRNG_INT</a>&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td></tr>
<tr class="separator:ga5e14bb1afc397fcdf76603b247aad7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2ef1d0ccc4053f0fab5a22f0cad929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c2ef1d0ccc4053f0fab5a22f0cad929">SOC_XWR18XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga0c2ef1d0ccc4053f0fab5a22f0cad929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba14491b185070f73b919cc5b7bebe34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba14491b185070f73b919cc5b7bebe34">SOC_XWR18XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gaba14491b185070f73b919cc5b7bebe34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac345cc74bf2f0662e9bb3a4e6159c131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac345cc74bf2f0662e9bb3a4e6159c131">SOC_XWR18XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gac345cc74bf2f0662e9bb3a4e6159c131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb731174e4e28c3905a21473ab7253d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb731174e4e28c3905a21473ab7253d2">SOC_XWR18XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:gacb731174e4e28c3905a21473ab7253d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167c905c6463132e1b16297afb33a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab167c905c6463132e1b16297afb33a52">SOC_XWR18XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:gab167c905c6463132e1b16297afb33a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9aa4558a11ad0abbc98c200f104ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3b9aa4558a11ad0abbc98c200f104ef8">SOC_XWR18XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:ga3b9aa4558a11ad0abbc98c200f104ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fff1a5d6a4653f2956177bea72769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77fff1a5d6a4653f2956177bea72769a">SOC_XWR18XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:ga77fff1a5d6a4653f2956177bea72769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab130202c23a834e87fad06dd378887d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab130202c23a834e87fad06dd378887d4">SOC_XWR18XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:gab130202c23a834e87fad06dd378887d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ce9299997c44d1f9f5fe4dbb484d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f2ce9299997c44d1f9f5fe4dbb484d5">SOC_XWR18XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:ga5f2ce9299997c44d1f9f5fe4dbb484d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7680f9b247b8ed95e4d7fb035b4bb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7680f9b247b8ed95e4d7fb035b4bb4bb">SOC_XWR18XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga7680f9b247b8ed95e4d7fb035b4bb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c40274effaee4a5016676a570c3db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8c40274effaee4a5016676a570c3db1">SOC_XWR18XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:gac8c40274effaee4a5016676a570c3db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe93308bc54c60737bad9683d280915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5fe93308bc54c60737bad9683d280915">SOC_XWR18XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga5fe93308bc54c60737bad9683d280915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0932b7dfe575e651bcb886115bd298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0932b7dfe575e651bcb886115bd298d">SOC_XWR18XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:gab0932b7dfe575e651bcb886115bd298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e4b03a1019491095e5f4288c381e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga48e4b03a1019491095e5f4288c381e53">SOC_XWR18XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga48e4b03a1019491095e5f4288c381e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9321297d994f8e5494ee1f86992362da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9321297d994f8e5494ee1f86992362da">SOC_XWR18XX_MSS_CRYPTO_PKA_INT</a>&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td></tr>
<tr class="separator:ga9321297d994f8e5494ee1f86992362da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd19e1ffac92ec2086e5e06d943b533f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd19e1ffac92ec2086e5e06d943b533f">SOC_XWR18XX_MSS_CRYPTO_AESS_INT</a>&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td></tr>
<tr class="separator:gafd19e1ffac92ec2086e5e06d943b533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1fb288f56b901909b4e3292ab1ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2ce1fb288f56b901909b4e3292ab1ea7">SOC_XWR18XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:ga2ce1fb288f56b901909b4e3292ab1ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd3d3638b02199347397ccf7be11dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbd3d3638b02199347397ccf7be11dca">SOC_XWR18XX_MSS_CRYPTO_AESP_INT</a>&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td></tr>
<tr class="separator:gabbd3d3638b02199347397ccf7be11dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbfd827f12d77efc9aab5f4906b531a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaddbfd827f12d77efc9aab5f4906b531a">SOC_XWR18XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:gaddbfd827f12d77efc9aab5f4906b531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfe1cd751f34a13df0762d51b54170c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6cfe1cd751f34a13df0762d51b54170c">SOC_XWR18XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:ga6cfe1cd751f34a13df0762d51b54170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfbced6ad118328806852e9f595bcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bfbced6ad118328806852e9f595bcd2">SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:ga6bfbced6ad118328806852e9f595bcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadce191489cf9e4267665357f9ac019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabadce191489cf9e4267665357f9ac019">SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:gabadce191489cf9e4267665357f9ac019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf7d86927357f2829a1f5c52f7dc90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bf7d86927357f2829a1f5c52f7dc90f">SOC_XWR18XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga6bf7d86927357f2829a1f5c52f7dc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f7b7003bf4963dc541e92bb52702cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46f7b7003bf4963dc541e92bb52702cd">SOC_XWR18XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:ga46f7b7003bf4963dc541e92bb52702cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3296a3e38177ddc99307d73a85a1629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac3296a3e38177ddc99307d73a85a1629">SOC_XWR18XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:gac3296a3e38177ddc99307d73a85a1629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b19c7fcbb40ecd78aa4ff8033b67615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b19c7fcbb40ecd78aa4ff8033b67615">SOC_XWR18XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:ga7b19c7fcbb40ecd78aa4ff8033b67615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856b2d9633a995a5d8d2258a3139453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga856b2d9633a995a5d8d2258a3139453e">SOC_XWR18XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:ga856b2d9633a995a5d8d2258a3139453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187469a2ecd752448652f8c6662eeccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga187469a2ecd752448652f8c6662eeccb">SOC_XWR18XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga187469a2ecd752448652f8c6662eeccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f19912668b02c88e4d33e835354417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga63f19912668b02c88e4d33e835354417">SOC_XWR18XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:ga63f19912668b02c88e4d33e835354417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9640e5d87d84f8810d1ef0c1f3685b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b9640e5d87d84f8810d1ef0c1f3685b">SOC_XWR18XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga7b9640e5d87d84f8810d1ef0c1f3685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4da1cf0188ce24045f597ab7bc4b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6f4da1cf0188ce24045f597ab7bc4b0d">SOC_XWR18XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga6f4da1cf0188ce24045f597ab7bc4b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373f68b341ef963310f2bf0767b6bd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga373f68b341ef963310f2bf0767b6bd4a">SOC_XWR18XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:ga373f68b341ef963310f2bf0767b6bd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48e7e9244ec3821807067f75ee2ec67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae48e7e9244ec3821807067f75ee2ec67">SOC_XWR18XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:gae48e7e9244ec3821807067f75ee2ec67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dca6346b2a86cbe3e9428080586209e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4dca6346b2a86cbe3e9428080586209e">SOC_XWR18XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:ga4dca6346b2a86cbe3e9428080586209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ce8af31fb86e776bdd5777418cc8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47ce8af31fb86e776bdd5777418cc8bc">SOC_XWR18XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:ga47ce8af31fb86e776bdd5777418cc8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd2bb65312d3cbb3921c72e79e8b2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bd2bb65312d3cbb3921c72e79e8b2c2">SOC_XWR18XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga9bd2bb65312d3cbb3921c72e79e8b2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b12234c98ee0be0cf7288ea87e7fc85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b12234c98ee0be0cf7288ea87e7fc85">SOC_XWR18XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga9b12234c98ee0be0cf7288ea87e7fc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcfd846ad5e51b3b65d806e786e3b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2bcfd846ad5e51b3b65d806e786e3b60">SOC_XWR18XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga2bcfd846ad5e51b3b65d806e786e3b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dac20c7150933b950c9190fc56e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55dac20c7150933b950c9190fc56e237">SOC_XWR18XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga55dac20c7150933b950c9190fc56e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69583f3ca26d056998144edf32644aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac69583f3ca26d056998144edf32644aa">SOC_XWR18XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gac69583f3ca26d056998144edf32644aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3bf6ac959fa6dcb78c827e696757ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb3bf6ac959fa6dcb78c827e696757ca">SOC_XWR18XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:gacb3bf6ac959fa6dcb78c827e696757ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746d2d01f17b2fe8188b78c24de82293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga746d2d01f17b2fe8188b78c24de82293">SOC_XWR18XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga746d2d01f17b2fe8188b78c24de82293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dac5ded220a0ddf5282e7cf6e7a2f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5dac5ded220a0ddf5282e7cf6e7a2f22">SOC_XWR18XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga5dac5ded220a0ddf5282e7cf6e7a2f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b288b9831679f2b78cd70ed5e0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4d3b288b9831679f2b78cd70ed5e0b70">SOC_XWR18XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga4d3b288b9831679f2b78cd70ed5e0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76691b76775d7bdc39cf11b075c7ea2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga76691b76775d7bdc39cf11b075c7ea2e">SOC_XWR18XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga76691b76775d7bdc39cf11b075c7ea2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9387b92acc1632ac9ab816f9207a417b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9387b92acc1632ac9ab816f9207a417b">SOC_XWR18XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga9387b92acc1632ac9ab816f9207a417b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce5546024ed51c61ed29a6b7c608d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafce5546024ed51c61ed29a6b7c608d3e">SOC_XWR18XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gafce5546024ed51c61ed29a6b7c608d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf626a255ae07e9d7c13774c1e1569531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf626a255ae07e9d7c13774c1e1569531">SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gaf626a255ae07e9d7c13774c1e1569531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1f99c3121826f37704052aff77469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23c1f99c3121826f37704052aff77469">SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:ga23c1f99c3121826f37704052aff77469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c608f828216ef8d33b495128c98bad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c608f828216ef8d33b495128c98bad4">SOC_XWR18XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:ga4c608f828216ef8d33b495128c98bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b90c2de947a4e0224271e24cebdf46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b90c2de947a4e0224271e24cebdf46a">SOC_XWR18XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga7b90c2de947a4e0224271e24cebdf46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e042c3b179de2b5a6140dc99dc88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga740e042c3b179de2b5a6140dc99dc88d">SOC_XWR18XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:ga740e042c3b179de2b5a6140dc99dc88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933b242649aa1d3aad2c0e3983e2405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4933b242649aa1d3aad2c0e3983e2405">SOC_XWR18XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga4933b242649aa1d3aad2c0e3983e2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bcf3117d1263dd3fddfa643b8be78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28bcf3117d1263dd3fddfa643b8be78e">SOC_XWR18XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:ga28bcf3117d1263dd3fddfa643b8be78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a35349c49e38185ee9a9ac1e223e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga72a35349c49e38185ee9a9ac1e223e0d">SOC_XWR18XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:ga72a35349c49e38185ee9a9ac1e223e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78974c06dd3a82091df3aa2f34339f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga78974c06dd3a82091df3aa2f34339f24">SOC_XWR18XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:ga78974c06dd3a82091df3aa2f34339f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8948546d84c05cf949bd09fccbcff39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8948546d84c05cf949bd09fccbcff39">SOC_XWR18XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:gac8948546d84c05cf949bd09fccbcff39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444d0a9d2e15b035fa272aad1781292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga444d0a9d2e15b035fa272aad1781292c">SOC_XWR18XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:ga444d0a9d2e15b035fa272aad1781292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c21b66c8a27e177ff479944c9e055b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga41c21b66c8a27e177ff479944c9e055b">SOC_XWR18XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:ga41c21b66c8a27e177ff479944c9e055b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4ccf69985864833c0cc4e500d9d0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1c4ccf69985864833c0cc4e500d9d0bf">SOC_XWR18XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga1c4ccf69985864833c0cc4e500d9d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95fb472e0f9627abe7307a47effe775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad95fb472e0f9627abe7307a47effe775">SOC_XWR18XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:gad95fb472e0f9627abe7307a47effe775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae955add1970bf62f4db911ef2f0c069b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae955add1970bf62f4db911ef2f0c069b">SOC_XWR18XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:gae955add1970bf62f4db911ef2f0c069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e913e41b1cdd1877d192ae32e7057d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e913e41b1cdd1877d192ae32e7057d">SOC_XWR18XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:gaf0e913e41b1cdd1877d192ae32e7057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae84e76d9aa4624a3ea01c85cbb1ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9ae84e76d9aa4624a3ea01c85cbb1ce1">SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga9ae84e76d9aa4624a3ea01c85cbb1ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048322be622deddc27809350d9fd599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga048322be622deddc27809350d9fd599f">SOC_XWR18XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga048322be622deddc27809350d9fd599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607e3f92658e052810f3fa98993de233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga607e3f92658e052810f3fa98993de233">SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga607e3f92658e052810f3fa98993de233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2c4d6aa52d8339d76958575c617aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2b2c4d6aa52d8339d76958575c617aae">SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga2b2c4d6aa52d8339d76958575c617aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729318fbe09cec8802380baaeb980721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga729318fbe09cec8802380baaeb980721">SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:ga729318fbe09cec8802380baaeb980721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ca09213d0e25c2438279150f90ba51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga33ca09213d0e25c2438279150f90ba51">SOC_XWR18XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:ga33ca09213d0e25c2438279150f90ba51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c13ee8b3947a3f4343dde84310bf049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6c13ee8b3947a3f4343dde84310bf049">SOC_XWR18XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:ga6c13ee8b3947a3f4343dde84310bf049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8982354bc51784e5749bce4822956a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8982354bc51784e5749bce4822956a0">SOC_XWR18XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:gaa8982354bc51784e5749bce4822956a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507784b1d6a9fa5da034f9ce540d4a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga507784b1d6a9fa5da034f9ce540d4a0f">SOC_XWR18XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:ga507784b1d6a9fa5da034f9ce540d4a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d54a6c3cfa9dc3b2febf4cae03649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa5d54a6c3cfa9dc3b2febf4cae03649a">SOC_XWR18XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:gaa5d54a6c3cfa9dc3b2febf4cae03649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4730353cbcc839b131594ce042327d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4730353cbcc839b131594ce042327d7">SOC_XWR18XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:gab4730353cbcc839b131594ce042327d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dadf45d5bd0a52a5cf56971ba5fecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf1dadf45d5bd0a52a5cf56971ba5fecd">SOC_XWR18XX_DSS_HW_ACC_PARAM_DONE_IRQ</a>&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td></tr>
<tr class="separator:gaf1dadf45d5bd0a52a5cf56971ba5fecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e1edf9ff8ed91ab14163cd331e4311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e1edf9ff8ed91ab14163cd331e4311">SOC_XWR18XX_DSS_HW_ACC_DONE_IRQ</a>&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td></tr>
<tr class="separator:gae2e1edf9ff8ed91ab14163cd331e4311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d3d6a34d1dc41b303385fd0b7df8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46d3d6a34d1dc41b303385fd0b7df8f8">SOC_XWR18XX_DSS_HW_ACC_ERR_IRQ</a>&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td></tr>
<tr class="separator:ga46d3d6a34d1dc41b303385fd0b7df8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c12bc8b3ef70d17911d9be1689d62f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a3c12bc8b3ef70d17911d9be1689d62f9">SOC_XWR18XX_MSS_ANA_LIMP_MODE_ESM</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:a3c12bc8b3ef70d17911d9be1689d62f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9230bfe425bc5ede5f601a5386669b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a4e9230bfe425bc5ede5f601a5386669b">SOC_XWR18XX_MSS_DCCB_ERR_ESM</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:a4e9230bfe425bc5ede5f601a5386669b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2249c1508d13952aa6c1307a8f638c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa2249c1508d13952aa6c1307a8f638c3">SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:aa2249c1508d13952aa6c1307a8f638c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7f374135b40553368d44eb3018202f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a7b7f374135b40553368d44eb3018202f">SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:a7b7f374135b40553368d44eb3018202f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b80b421852929c3824393472af0fa00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a9b80b421852929c3824393472af0fa00">SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:a9b80b421852929c3824393472af0fa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d7903c6690a849048e4f9bbdb07a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa3d7903c6690a849048e4f9bbdb07a39">SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:aa3d7903c6690a849048e4f9bbdb07a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9869f56b0532277a2842029ee3c895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#abe9869f56b0532277a2842029ee3c895">SOC_XWR18XX_MSS_BSS_CRITICAL_ERR_ESM</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:abe9869f56b0532277a2842029ee3c895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed0ac6a0cc3b9b61c6fa25cf6540c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a9ed0ac6a0cc3b9b61c6fa25cf6540c79">SOC_XWR18XX_MSS_BSS_TO_MSS_HI_ESM</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:a9ed0ac6a0cc3b9b61c6fa25cf6540c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f4ad49826263b7bc51ef3387d3d7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ab6f4ad49826263b7bc51ef3387d3d7f6">SOC_XWR18XX_MSS_CLOCK_SUPPLY_ERR_ESM</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:ab6f4ad49826263b7bc51ef3387d3d7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910e323cbe252e484156e5484dc04e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a910e323cbe252e484156e5484dc04e07">SOC_XWR18XX_MSS_BSS_TO_MSS_LO_ESM</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:a910e323cbe252e484156e5484dc04e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de5e531f8e9cd539ff13ae6cebc3ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a3de5e531f8e9cd539ff13ae6cebc3ef6">SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:a3de5e531f8e9cd539ff13ae6cebc3ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fc270e1f32b59e482d56c36f65b19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a89fc270e1f32b59e482d56c36f65b19f">SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:a89fc270e1f32b59e482d56c36f65b19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c100676203cd4a6b383303d79907c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a8f7c100676203cd4a6b383303d79907c">SOC_XWR18XX_MSS_MCAN_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:a8f7c100676203cd4a6b383303d79907c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bb91f1ed8edfea4b40200420b0b610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#af0bb91f1ed8edfea4b40200420b0b610">SOC_XWR18XX_MSS_MCAN_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:af0bb91f1ed8edfea4b40200420b0b610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e26a5278dcb787c726a1204d2a14102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a7e26a5278dcb787c726a1204d2a14102">SOC_XWR18XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:a7e26a5278dcb787c726a1204d2a14102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad721244245b9c21c38cbc3dee862ce3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ad721244245b9c21c38cbc3dee862ce3d">SOC_XWR18XX_MSS_MCRC_ERR_ESM</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:ad721244245b9c21c38cbc3dee862ce3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e1dc8f292791809f608e5e008fc3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a78e1dc8f292791809f608e5e008fc3d2">SOC_XWR18XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:a78e1dc8f292791809f608e5e008fc3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a9dfc59d939e34dcc0c51c69ac12fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a92a9dfc59d939e34dcc0c51c69ac12fb">SOC_XWR18XX_MSS_MIBSPIB_MEM_REPAIR_ERR</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:a92a9dfc59d939e34dcc0c51c69ac12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100fea045289ccfc4fb7597c99128819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a100fea045289ccfc4fb7597c99128819">SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:a100fea045289ccfc4fb7597c99128819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524bce8465e2ed950e8567867817aa3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a524bce8465e2ed950e8567867817aa3a">SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:a524bce8465e2ed950e8567867817aa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4e92b350ec39c75f173b268dd4bdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a2e4e92b350ec39c75f173b268dd4bdd5">SOC_XWR18XX_MSS_DSS_ESM_GP1_ERR_ESM</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:a2e4e92b350ec39c75f173b268dd4bdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac706dcb96042a52a8b1d07d7a15bf362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ac706dcb96042a52a8b1d07d7a15bf362">SOC_XWR18XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:ac706dcb96042a52a8b1d07d7a15bf362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6c89d6441a3e9c2016087e869aa4c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a9a6c89d6441a3e9c2016087e869aa4c1">SOC_XWR18XX_MSS_DSS_GP2_ERR_ESM</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:a9a6c89d6441a3e9c2016087e869aa4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aa2c1498e4a36a228338a4c48b430f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa4aa2c1498e4a36a228338a4c48b430f">SOC_XWR18XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:aa4aa2c1498e4a36a228338a4c48b430f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd690f22755bdb4f1f3bbbe67ebb2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aebd690f22755bdb4f1f3bbbe67ebb2bf">SOC_XWR18XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:aebd690f22755bdb4f1f3bbbe67ebb2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6c555f527a5450530bded6b018b195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a2f6c555f527a5450530bded6b018b195">SOC_XWR18XX_MSS_HVMODE_ERR_ESM</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:a2f6c555f527a5450530bded6b018b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd448b1c6ec314757b52870fd81178e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a8bd448b1c6ec314757b52870fd81178e">SOC_XWR18XX_MSS_DCAN_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:a8bd448b1c6ec314757b52870fd81178e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b877ec5ca4243d7b5e4c83e03c319f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a4b877ec5ca4243d7b5e4c83e03c319f3">SOC_XWR18XX_MSS_TCMA_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:a4b877ec5ca4243d7b5e4c83e03c319f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e75fbcb4e57a9cc6cd486237815dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a36e75fbcb4e57a9cc6cd486237815dae">SOC_XWR18XX_MSS_DCCA_ERR_ESM</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:a36e75fbcb4e57a9cc6cd486237815dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf80e61447217058d557812946a757b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#adf80e61447217058d557812946a757b8">SOC_XWR18XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:adf80e61447217058d557812946a757b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fc88b41aa02cc2819da63e799de141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a35fc88b41aa02cc2819da63e799de141">SOC_XWR18XX_MSS_TCMB1_REPAIR_ESM</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a35fc88b41aa02cc2819da63e799de141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b35884a244ebfb03de63a89581925db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a3b35884a244ebfb03de63a89581925db">SOC_XWR18XX_MSS_STC_ERR_ESM</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a3b35884a244ebfb03de63a89581925db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c7fd45633bc55b10527135f5a4abdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ac3c7fd45633bc55b10527135f5a4abdd">SOC_XWR18XX_MSS_TCMB0_REPAIR_ESM</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ac3c7fd45633bc55b10527135f5a4abdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7831dea9921ce3ed5d7298ac28ca16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a5f7831dea9921ce3ed5d7298ac28ca16">SOC_XWR18XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:a5f7831dea9921ce3ed5d7298ac28ca16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f5d5991a098506b0b79b57a6fe7439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ab8f5d5991a098506b0b79b57a6fe7439">SOC_XWR18XX_MSS_DMA2_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ab8f5d5991a098506b0b79b57a6fe7439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec37f1d509d8c27cc65fcbb9828b7571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aec37f1d509d8c27cc65fcbb9828b7571">SOC_XWR18XX_MSS_DMA2_MPU_ERR_ESM</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:aec37f1d509d8c27cc65fcbb9828b7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9d8093f4f24552100dbf1e39440e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#adb9d8093f4f24552100dbf1e39440e80">SOC_XWR18XX_MSS_FRC_COMP_ERR_ESM</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:adb9d8093f4f24552100dbf1e39440e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94574b68c816526f488ad7e1e83eec96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a94574b68c816526f488ad7e1e83eec96">SOC_XWR18XX_MSS_DCAN_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:a94574b68c816526f488ad7e1e83eec96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6b3568fcbc377ee01cf75eb50acaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#abc6b3568fcbc377ee01cf75eb50acaff">SOC_XWR18XX_MSS_VIM_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:abc6b3568fcbc377ee01cf75eb50acaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8591963e98f03b3ccb6b601de03f81f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a8591963e98f03b3ccb6b601de03f81f8">SOC_XWR18XX_DSS_TPTC0_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:a8591963e98f03b3ccb6b601de03f81f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7150214c6e9b64b336e95caea2f1389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa7150214c6e9b64b336e95caea2f1389">SOC_XWR18XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:aa7150214c6e9b64b336e95caea2f1389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713b8f94e7e1369f1283bb4f867edc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a713b8f94e7e1369f1283bb4f867edc5f">SOC_XWR18XX_MSS_SECURE_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a713b8f94e7e1369f1283bb4f867edc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1d70d7c5362147e36c413b1cf7159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#afd1d70d7c5362147e36c413b1cf7159f">SOC_XWR18XX_MSS_VIM_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:afd1d70d7c5362147e36c413b1cf7159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ceba4761dee0cb9524786c8e7374cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a4ceba4761dee0cb9524786c8e7374cef">SOC_XWR18XX_MSS_SECURE_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:a4ceba4761dee0cb9524786c8e7374cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4712c36f9895069e070bdc1bd52b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aed4712c36f9895069e070bdc1bd52b5c">SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:aed4712c36f9895069e070bdc1bd52b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2609d27c7a41ff7b2c789aff3cc31ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ac2609d27c7a41ff7b2c789aff3cc31ae">SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ac2609d27c7a41ff7b2c789aff3cc31ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2445786f0947d88da37b5056ee16d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ae2445786f0947d88da37b5056ee16d90">SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ae2445786f0947d88da37b5056ee16d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa23d6525de8e1ea5332dfc85503b492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aaa23d6525de8e1ea5332dfc85503b492">SOC_XWR18XX_MSS_CBUFF_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:aaa23d6525de8e1ea5332dfc85503b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bbb9c0cf3d6f6e287d6f6a297419cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa6bbb9c0cf3d6f6e287d6f6a297419cf">SOC_XWR18XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:aa6bbb9c0cf3d6f6e287d6f6a297419cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae16aff87bd1b11df28a9e2feb1b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#acae16aff87bd1b11df28a9e2feb1b4ea">SOC_XWR18XX_MSS_TPCC_PARITY_ERR_ESM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:acae16aff87bd1b11df28a9e2feb1b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5700368366f84031550bb1b99b4fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a6d5700368366f84031550bb1b99b4fba">SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a6d5700368366f84031550bb1b99b4fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a97f05f3bd06bc6c5353a60b29d71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a25a97f05f3bd06bc6c5353a60b29d71b">SOC_XWR18XX_MSS_CCCB_ERR_ESM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a25a97f05f3bd06bc6c5353a60b29d71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf9cf597340c2e4b56da266b71d9752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a4bf9cf597340c2e4b56da266b71d9752">SOC_XWR18XX_MSS_DMA_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a4bf9cf597340c2e4b56da266b71d9752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d9af330a2e44f340a231f46586b114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ac4d9af330a2e44f340a231f46586b114">SOC_XWR18XX_MSS_DMA_MPU_ERR_ESM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ac4d9af330a2e44f340a231f46586b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23422910a29071014b0fc25f562f7a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a23422910a29071014b0fc25f562f7a71">SOC_XWR18XX_MSS_CCCA_ERR_ESM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a23422910a29071014b0fc25f562f7a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69d65b32aa9c36beb137cd97ab1d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#aa69d65b32aa9c36beb137cd97ab1d665">SOC_XWR18XX_MSS_NERROR_PAD_IN_ESM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa69d65b32aa9c36beb137cd97ab1d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2be2a9d216210662c702314e5ec42c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#af2be2a9d216210662c702314e5ec42c1">SOC_XWR18XX_MSS_WDT_NMI_REQ_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:af2be2a9d216210662c702314e5ec42c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc16a8305c05dd4a6c323ca8765adbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#afc16a8305c05dd4a6c323ca8765adbb2">SOC_XWR18XX_MSS_MSS_CR4_LIVELOCK_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:afc16a8305c05dd4a6c323ca8765adbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8116a4bfc097f85cfa904b7b8343640f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a8116a4bfc097f85cfa904b7b8343640f">SOC_XWR18XX_MSS_TCMB1_PARITY_ERR_ESM</a>&#160;&#160;&#160;(8U )</td></tr>
<tr class="separator:a8116a4bfc097f85cfa904b7b8343640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e12ac67017d33b0b078f1eace92a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#af3e12ac67017d33b0b078f1eace92a57">SOC_XWR18XX_MSS_TCMB0_PARITY_ERR_ESM</a>&#160;&#160;&#160;(6U )</td></tr>
<tr class="separator:af3e12ac67017d33b0b078f1eace92a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713a66a48ec461baa4d5125930fdfe03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a713a66a48ec461baa4d5125930fdfe03">SOC_XWR18XX_MSS_TCMA_PARITY_ERR_ESM</a>&#160;&#160;&#160;(4U )</td></tr>
<tr class="separator:a713a66a48ec461baa4d5125930fdfe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395536709b25e1c31d8af4b6327b21d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a395536709b25e1c31d8af4b6327b21d0">SOC_XWR18XX_MSS_TCMA_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(7U )</td></tr>
<tr class="separator:a395536709b25e1c31d8af4b6327b21d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab887d887ef50f729a23adcbc5bbe7904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#ab887d887ef50f729a23adcbc5bbe7904">SOC_XWR18XX_MSS_TCMB1_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(5U )</td></tr>
<tr class="separator:ab887d887ef50f729a23adcbc5bbe7904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64beb7e50ffcb38426b3f07b89c62e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a64beb7e50ffcb38426b3f07b89c62e76">SOC_XWR18XX_MSS_TCMB0_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(3U )</td></tr>
<tr class="separator:a64beb7e50ffcb38426b3f07b89c62e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bcfc4601c50b5978ff733062f7cf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a28bcfc4601c50b5978ff733062f7cf58">SOC_XWR18XX_MSS_EFC_AUTOLOAD_ERROR_ESM</a>&#160;&#160;&#160;(1U )</td></tr>
<tr class="separator:a28bcfc4601c50b5978ff733062f7cf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">MSS_SYS_VCLK</a>&#160;&#160;&#160;200000000U</td></tr>
<tr class="separator:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899c00b64c780821465179f7edfb6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">R4F_CLOCK_MHZ</a>&#160;&#160;&#160;200U</td></tr>
<tr class="separator:a3899c00b64c780821465179f7edfb6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9b32242127e8e21da90d828801328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">DMA_NUM_INSTANCES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3da9b32242127e8e21da90d828801328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17e5c621cdece329a0c68832d7d97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#a7e17e5c621cdece329a0c68832d7d97e">ADDR_TRANSLATE_CPU_TO_HWA</a>(x)&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga39d04fb30bfaa1a8a0f7e9eae12a196e">SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td></tr>
<tr class="memdesc:a7e17e5c621cdece329a0c68832d7d97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">R4F to Hardware Accelerator address translation macro.  <a href="#a7e17e5c621cdece329a0c68832d7d97e">More...</a><br /></td></tr>
<tr class="separator:a7e17e5c621cdece329a0c68832d7d97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">EDMA_CC0_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2b2c4d6aa52d8339d76958575c617aae">SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT</a></td></tr>
<tr class="separator:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edc192f4386770999a123f05fe6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">EDMA_CC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga729318fbe09cec8802380baaeb980721">SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT</a></td></tr>
<tr class="separator:ga81edc192f4386770999a123f05fe6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">EDMA_CC0_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9ae84e76d9aa4624a3ea01c85cbb1ce1">SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT</a></td></tr>
<tr class="separator:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18144b07e760406ab00c28e6f497a6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">EDMA_CC0_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga607e3f92658e052810f3fa98993de233">SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT</a></td></tr>
<tr class="separator:ga18144b07e760406ab00c28e6f497a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:adff5131d83e9897accd683c66b633b48"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr18xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a> (void)</td></tr>
<tr class="memdesc:adff5131d83e9897accd683c66b633b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ensures that data transfer has finished.  <a href="#adff5131d83e9897accd683c66b633b48">More...</a><br /></td></tr>
<tr class="separator:adff5131d83e9897accd683c66b633b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the common header file used by the various mmWave SDK modules for XWR18xx Master subsystem. </p>

<p>Definition in file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7e17e5c621cdece329a0c68832d7d97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDR_TRANSLATE_CPU_TO_HWA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga39d04fb30bfaa1a8a0f7e9eae12a196e">SOC_XWR18XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R4F to Hardware Accelerator address translation macro. </p>

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00472">472</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3da9b32242127e8e21da90d828801328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NUM_INSTANCES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00468">468</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55a85c62a1ecff16de2b2e5294f7a40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSS_SYS_VCLK&#160;&#160;&#160;200000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00462">462</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="mss__main_8c_source.html#l02451">MmwDemo_platformInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3899c00b64c780821465179f7edfb6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R4F_CLOCK_MHZ&#160;&#160;&#160;200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00463">463</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="mss__main_8c_source.html#l02026">MmwDemo_handleObjectDetResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a8591963e98f03b3ccb6b601de03f81f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSS_TPTC0_RD_MPU_ERR_ESM&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00426">426</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c12bc8b3ef70d17911d9be1689d62f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_ANA_LIMP_MODE_ESM&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00387">387</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe9869f56b0532277a2842029ee3c895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_BSS_CRITICAL_ERR_ESM&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00393">393</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ed0ac6a0cc3b9b61c6fa25cf6540c79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_BSS_TO_MSS_HI_ESM&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00394">394</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a910e323cbe252e484156e5484dc04e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_BSS_TO_MSS_LO_ESM&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00396">396</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa23d6525de8e1ea5332dfc85503b492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CBUFF_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00434">434</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6bbb9c0cf3d6f6e287d6f6a297419cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00435">435</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23422910a29071014b0fc25f562f7a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CCCA_ERR_ESM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00441">441</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25a97f05f3bd06bc6c5353a60b29d71b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CCCB_ERR_ESM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00438">438</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6f4ad49826263b7bc51ef3387d3d7f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CLOCK_SUPPLY_ERR_ESM&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00395">395</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94574b68c816526f488ad7e1e83eec96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00424">424</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bd448b1c6ec314757b52870fd81178e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00413">413</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36e75fbcb4e57a9cc6cd486237815dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCCA_ERR_ESM&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00415">415</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e9230bfe425bc5ede5f601a5386669b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCCB_ERR_ESM&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00388">388</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8f5d5991a098506b0b79b57a6fe7439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00421">421</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec37f1d509d8c27cc65fcbb9828b7571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_MPU_ERR_ESM&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00422">422</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf9cf597340c2e4b56da266b71d9752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00439">439</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4d9af330a2e44f340a231f46586b114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA_MPU_ERR_ESM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00440">440</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac706dcb96042a52a8b1d07d7a15bf362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00408">408</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e4e92b350ec39c75f173b268dd4bdd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_ESM_GP1_ERR_ESM&#160;&#160;&#160;(41U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00407">407</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a6c89d6441a3e9c2016087e869aa4c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_GP2_ERR_ESM&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00409">409</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf80e61447217058d557812946a757b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00416">416</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aebd690f22755bdb4f1f3bbbe67ebb2bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00411">411</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4aa2c1498e4a36a228338a4c48b430f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00410">410</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28bcfc4601c50b5978ff733062f7cf58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EFC_AUTOLOAD_ERROR_ESM&#160;&#160;&#160;(1U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00455">455</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb9d8093f4f24552100dbf1e39440e80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_FRC_COMP_ERR_ESM&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00423">423</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f6c555f527a5450530bded6b018b195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_HVMODE_ERR_ESM&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00412">412</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed4712c36f9895069e070bdc1bd52b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00431">431</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2609d27c7a41ff7b2c789aff3cc31ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00432">432</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2249c1508d13952aa6c1307a8f638c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00389">389</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b7f374135b40553368d44eb3018202f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00390">390</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2445786f0947d88da37b5056ee16d90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00433">433</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d5700368366f84031550bb1b99b4fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00437">437</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3de5e531f8e9cd539ff13ae6cebc3ef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00397">397</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89fc270e1f32b59e482d56c36f65b19f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00398">398</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b80b421852929c3824393472af0fa00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00391">391</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3d7903c6690a849048e4f9bbdb07a39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00392">392</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a100fea045289ccfc4fb7597c99128819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR&#160;&#160;&#160;(43U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00405">405</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a524bce8465e2ed950e8567867817aa3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR&#160;&#160;&#160;(42U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00406">406</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78e1dc8f292791809f608e5e008fc3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00403">403</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f7c100676203cd4a6b383303d79907c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00399">399</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0bb91f1ed8edfea4b40200420b0b610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00400">400</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad721244245b9c21c38cbc3dee862ce3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCRC_ERR_ESM&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00402">402</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7150214c6e9b64b336e95caea2f1389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00427">427</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f7831dea9921ce3ed5d7298ac28ca16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00420">420</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e26a5278dcb787c726a1204d2a14102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00401">401</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92a9dfc59d939e34dcc0c51c69ac12fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MIBSPIB_MEM_REPAIR_ERR&#160;&#160;&#160;(45U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00404">404</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc16a8305c05dd4a6c323ca8765adbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MSS_CR4_LIVELOCK_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00446">446</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa69d65b32aa9c36beb137cd97ab1d665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_NERROR_PAD_IN_ESM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00442">442</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a713b8f94e7e1369f1283bb4f867edc5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SECURE_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00428">428</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ceba4761dee0cb9524786c8e7374cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SECURE_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00430">430</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b35884a244ebfb03de63a89581925db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_STC_ERR_ESM&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00418">418</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a713a66a48ec461baa4d5125930fdfe03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMA_PARITY_ERR_ESM&#160;&#160;&#160;(4U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00449">449</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b877ec5ca4243d7b5e4c83e03c319f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMA_REPAIR_ERR_ESM&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00414">414</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a395536709b25e1c31d8af4b6327b21d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMA_UNCORR_ERR_ESM&#160;&#160;&#160;(7U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00452">452</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3e12ac67017d33b0b078f1eace92a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB0_PARITY_ERR_ESM&#160;&#160;&#160;(6U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00448">448</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3c7fd45633bc55b10527135f5a4abdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB0_REPAIR_ESM&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00419">419</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64beb7e50ffcb38426b3f07b89c62e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB0_UNCORR_ERR_ESM&#160;&#160;&#160;(3U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00454">454</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8116a4bfc097f85cfa904b7b8343640f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB1_PARITY_ERR_ESM&#160;&#160;&#160;(8U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00447">447</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35fc88b41aa02cc2819da63e799de141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB1_REPAIR_ESM&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00417">417</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab887d887ef50f729a23adcbc5bbe7904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TCMB1_UNCORR_ERR_ESM&#160;&#160;&#160;(5U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00453">453</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="acae16aff87bd1b11df28a9e2feb1b4ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_TPCC_PARITY_ERR_ESM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00436">436</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd1d70d7c5362147e36c413b1cf7159f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_VIM_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00429">429</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc6b3568fcbc377ee01cf75eb50acaff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_VIM_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00425">425</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2be2a9d216210662c702314e5ec42c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_NMI_REQ_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00445">445</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="adff5131d83e9897accd683c66b633b48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MEM_BARRIER </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ensures that data transfer has finished. </p>

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00052">52</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
