INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/rtl/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/ID_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/branch_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_op
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/EX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/MEM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sources_1/new/main_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sim_1/new/test_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sim_1/new/test_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sim_1/new/test_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kaushik/data/Vivado/Projects/RISCV/RISCV.srcs/sim_1/imports/rtl/test_main_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_main_cpu
