   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"QS_uart_stm32f4.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB96:
  24              		.file 1 "../stm32f4xx/core_cm4.h"
   1:../stm32f4xx/core_cm4.h **** /**************************************************************************//**
   2:../stm32f4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../stm32f4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../stm32f4xx/core_cm4.h ****  * @version  V3.01
   5:../stm32f4xx/core_cm4.h ****  * @date     22. March 2012
   6:../stm32f4xx/core_cm4.h ****  *
   7:../stm32f4xx/core_cm4.h ****  * @note
   8:../stm32f4xx/core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../stm32f4xx/core_cm4.h ****  *
  10:../stm32f4xx/core_cm4.h ****  * @par
  11:../stm32f4xx/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../stm32f4xx/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../stm32f4xx/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../stm32f4xx/core_cm4.h ****  *
  15:../stm32f4xx/core_cm4.h ****  * @par
  16:../stm32f4xx/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../stm32f4xx/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../stm32f4xx/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../stm32f4xx/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../stm32f4xx/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../stm32f4xx/core_cm4.h ****  *
  22:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  23:../stm32f4xx/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../stm32f4xx/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../stm32f4xx/core_cm4.h **** #endif
  26:../stm32f4xx/core_cm4.h **** 
  27:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
  28:../stm32f4xx/core_cm4.h ****  extern "C" {
  29:../stm32f4xx/core_cm4.h **** #endif
  30:../stm32f4xx/core_cm4.h **** 
  31:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../stm32f4xx/core_cm4.h **** 
  34:../stm32f4xx/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:../stm32f4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:../stm32f4xx/core_cm4.h **** 
  37:../stm32f4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:../stm32f4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  39:../stm32f4xx/core_cm4.h **** 
  40:../stm32f4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:../stm32f4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  42:../stm32f4xx/core_cm4.h **** 
  43:../stm32f4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:../stm32f4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  45:../stm32f4xx/core_cm4.h ****  */
  46:../stm32f4xx/core_cm4.h **** 
  47:../stm32f4xx/core_cm4.h **** 
  48:../stm32f4xx/core_cm4.h **** /*******************************************************************************
  49:../stm32f4xx/core_cm4.h ****  *                 CMSIS definitions
  50:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
  51:../stm32f4xx/core_cm4.h **** /** \ingroup Cortex_M4
  52:../stm32f4xx/core_cm4.h ****   @{
  53:../stm32f4xx/core_cm4.h ****  */
  54:../stm32f4xx/core_cm4.h **** 
  55:../stm32f4xx/core_cm4.h **** /*  CMSIS CM4 definitions */
  56:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x01)                                   /*!< [15:0]  CMSIS HAL s
  58:../stm32f4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:../stm32f4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:../stm32f4xx/core_cm4.h **** 
  61:../stm32f4xx/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:../stm32f4xx/core_cm4.h **** 
  63:../stm32f4xx/core_cm4.h **** 
  64:../stm32f4xx/core_cm4.h **** #if   defined ( __CC_ARM )
  65:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:../stm32f4xx/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:../stm32f4xx/core_cm4.h **** 
  69:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
  70:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:../stm32f4xx/core_cm4.h **** 
  74:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
  75:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:../stm32f4xx/core_cm4.h **** 
  78:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
  79:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:../stm32f4xx/core_cm4.h **** 
  83:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
  84:../stm32f4xx/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:../stm32f4xx/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:../stm32f4xx/core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:../stm32f4xx/core_cm4.h **** 
  88:../stm32f4xx/core_cm4.h **** #endif
  89:../stm32f4xx/core_cm4.h **** 
  90:../stm32f4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:../stm32f4xx/core_cm4.h **** */
  92:../stm32f4xx/core_cm4.h **** #if defined ( __CC_ARM )
  93:../stm32f4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
  96:../stm32f4xx/core_cm4.h ****     #else
  97:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
  99:../stm32f4xx/core_cm4.h ****     #endif
 100:../stm32f4xx/core_cm4.h ****   #else
 101:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 102:../stm32f4xx/core_cm4.h ****   #endif
 103:../stm32f4xx/core_cm4.h **** 
 104:../stm32f4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 105:../stm32f4xx/core_cm4.h ****   #if defined __ARMVFP__
 106:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 108:../stm32f4xx/core_cm4.h ****     #else
 109:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 111:../stm32f4xx/core_cm4.h ****     #endif
 112:../stm32f4xx/core_cm4.h ****   #else
 113:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 114:../stm32f4xx/core_cm4.h ****   #endif
 115:../stm32f4xx/core_cm4.h **** 
 116:../stm32f4xx/core_cm4.h **** #elif defined ( __TMS470__ )
 117:../stm32f4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 120:../stm32f4xx/core_cm4.h ****     #else
 121:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 123:../stm32f4xx/core_cm4.h ****     #endif
 124:../stm32f4xx/core_cm4.h ****   #else
 125:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 126:../stm32f4xx/core_cm4.h ****   #endif
 127:../stm32f4xx/core_cm4.h **** 
 128:../stm32f4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 129:../stm32f4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 132:../stm32f4xx/core_cm4.h ****     #else
 133:../stm32f4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 135:../stm32f4xx/core_cm4.h ****     #endif
 136:../stm32f4xx/core_cm4.h ****   #else
 137:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 138:../stm32f4xx/core_cm4.h ****   #endif
 139:../stm32f4xx/core_cm4.h **** 
 140:../stm32f4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 141:../stm32f4xx/core_cm4.h ****   #if defined __FPU_VFP__
 142:../stm32f4xx/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 143:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       1
 144:../stm32f4xx/core_cm4.h ****     #else
 145:../stm32f4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:../stm32f4xx/core_cm4.h ****       #define __FPU_USED       0
 147:../stm32f4xx/core_cm4.h ****     #endif
 148:../stm32f4xx/core_cm4.h ****   #else
 149:../stm32f4xx/core_cm4.h ****     #define __FPU_USED         0
 150:../stm32f4xx/core_cm4.h ****   #endif
 151:../stm32f4xx/core_cm4.h **** #endif
 152:../stm32f4xx/core_cm4.h **** 
 153:../stm32f4xx/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 154:../stm32f4xx/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 155:../stm32f4xx/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 156:../stm32f4xx/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 157:../stm32f4xx/core_cm4.h **** 
 158:../stm32f4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 159:../stm32f4xx/core_cm4.h **** 
 160:../stm32f4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 161:../stm32f4xx/core_cm4.h **** 
 162:../stm32f4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 163:../stm32f4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 164:../stm32f4xx/core_cm4.h **** 
 165:../stm32f4xx/core_cm4.h **** /* check device defines and use defaults */
 166:../stm32f4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 167:../stm32f4xx/core_cm4.h ****   #ifndef __CM4_REV
 168:../stm32f4xx/core_cm4.h ****     #define __CM4_REV               0x0000
 169:../stm32f4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 170:../stm32f4xx/core_cm4.h ****   #endif
 171:../stm32f4xx/core_cm4.h **** 
 172:../stm32f4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 173:../stm32f4xx/core_cm4.h ****     #define __FPU_PRESENT             0
 174:../stm32f4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 175:../stm32f4xx/core_cm4.h ****   #endif
 176:../stm32f4xx/core_cm4.h **** 
 177:../stm32f4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 178:../stm32f4xx/core_cm4.h ****     #define __MPU_PRESENT             0
 179:../stm32f4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 180:../stm32f4xx/core_cm4.h ****   #endif
 181:../stm32f4xx/core_cm4.h **** 
 182:../stm32f4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 183:../stm32f4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 184:../stm32f4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 185:../stm32f4xx/core_cm4.h ****   #endif
 186:../stm32f4xx/core_cm4.h **** 
 187:../stm32f4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 188:../stm32f4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 189:../stm32f4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 190:../stm32f4xx/core_cm4.h ****   #endif
 191:../stm32f4xx/core_cm4.h **** #endif
 192:../stm32f4xx/core_cm4.h **** 
 193:../stm32f4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 194:../stm32f4xx/core_cm4.h **** /**
 195:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 196:../stm32f4xx/core_cm4.h **** 
 197:../stm32f4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 198:../stm32f4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 199:../stm32f4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 200:../stm32f4xx/core_cm4.h **** */
 201:../stm32f4xx/core_cm4.h **** #ifdef __cplusplus
 202:../stm32f4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 203:../stm32f4xx/core_cm4.h **** #else
 204:../stm32f4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 205:../stm32f4xx/core_cm4.h **** #endif
 206:../stm32f4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 207:../stm32f4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 208:../stm32f4xx/core_cm4.h **** 
 209:../stm32f4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 210:../stm32f4xx/core_cm4.h **** 
 211:../stm32f4xx/core_cm4.h **** 
 212:../stm32f4xx/core_cm4.h **** 
 213:../stm32f4xx/core_cm4.h **** /*******************************************************************************
 214:../stm32f4xx/core_cm4.h ****  *                 Register Abstraction
 215:../stm32f4xx/core_cm4.h ****   Core Register contain:
 216:../stm32f4xx/core_cm4.h ****   - Core Register
 217:../stm32f4xx/core_cm4.h ****   - Core NVIC Register
 218:../stm32f4xx/core_cm4.h ****   - Core SCB Register
 219:../stm32f4xx/core_cm4.h ****   - Core SysTick Register
 220:../stm32f4xx/core_cm4.h ****   - Core Debug Register
 221:../stm32f4xx/core_cm4.h ****   - Core MPU Register
 222:../stm32f4xx/core_cm4.h ****   - Core FPU Register
 223:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
 224:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 225:../stm32f4xx/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 226:../stm32f4xx/core_cm4.h **** */
 227:../stm32f4xx/core_cm4.h **** 
 228:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 229:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 230:../stm32f4xx/core_cm4.h ****     \brief  Core Register type definitions.
 231:../stm32f4xx/core_cm4.h ****   @{
 232:../stm32f4xx/core_cm4.h ****  */
 233:../stm32f4xx/core_cm4.h **** 
 234:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 235:../stm32f4xx/core_cm4.h ****  */
 236:../stm32f4xx/core_cm4.h **** typedef union
 237:../stm32f4xx/core_cm4.h **** {
 238:../stm32f4xx/core_cm4.h ****   struct
 239:../stm32f4xx/core_cm4.h ****   {
 240:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 241:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 242:../stm32f4xx/core_cm4.h **** #else
 243:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 244:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 245:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 246:../stm32f4xx/core_cm4.h **** #endif
 247:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 248:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 249:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 250:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 251:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 252:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 253:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 254:../stm32f4xx/core_cm4.h **** } APSR_Type;
 255:../stm32f4xx/core_cm4.h **** 
 256:../stm32f4xx/core_cm4.h **** 
 257:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 258:../stm32f4xx/core_cm4.h ****  */
 259:../stm32f4xx/core_cm4.h **** typedef union
 260:../stm32f4xx/core_cm4.h **** {
 261:../stm32f4xx/core_cm4.h ****   struct
 262:../stm32f4xx/core_cm4.h ****   {
 263:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 264:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 265:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 266:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 267:../stm32f4xx/core_cm4.h **** } IPSR_Type;
 268:../stm32f4xx/core_cm4.h **** 
 269:../stm32f4xx/core_cm4.h **** 
 270:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 271:../stm32f4xx/core_cm4.h ****  */
 272:../stm32f4xx/core_cm4.h **** typedef union
 273:../stm32f4xx/core_cm4.h **** {
 274:../stm32f4xx/core_cm4.h ****   struct
 275:../stm32f4xx/core_cm4.h ****   {
 276:../stm32f4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 277:../stm32f4xx/core_cm4.h **** #if (__CORTEX_M != 0x04)
 278:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 279:../stm32f4xx/core_cm4.h **** #else
 280:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 281:../stm32f4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 282:../stm32f4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 283:../stm32f4xx/core_cm4.h **** #endif
 284:../stm32f4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 285:../stm32f4xx/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 286:../stm32f4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 287:../stm32f4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 288:../stm32f4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 289:../stm32f4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 290:../stm32f4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 291:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 292:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 293:../stm32f4xx/core_cm4.h **** } xPSR_Type;
 294:../stm32f4xx/core_cm4.h **** 
 295:../stm32f4xx/core_cm4.h **** 
 296:../stm32f4xx/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 297:../stm32f4xx/core_cm4.h ****  */
 298:../stm32f4xx/core_cm4.h **** typedef union
 299:../stm32f4xx/core_cm4.h **** {
 300:../stm32f4xx/core_cm4.h ****   struct
 301:../stm32f4xx/core_cm4.h ****   {
 302:../stm32f4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 303:../stm32f4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 304:../stm32f4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 305:../stm32f4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 306:../stm32f4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:../stm32f4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:../stm32f4xx/core_cm4.h **** } CONTROL_Type;
 309:../stm32f4xx/core_cm4.h **** 
 310:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 311:../stm32f4xx/core_cm4.h **** 
 312:../stm32f4xx/core_cm4.h **** 
 313:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
 314:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 315:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 316:../stm32f4xx/core_cm4.h ****   @{
 317:../stm32f4xx/core_cm4.h ****  */
 318:../stm32f4xx/core_cm4.h **** 
 319:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 320:../stm32f4xx/core_cm4.h ****  */
 321:../stm32f4xx/core_cm4.h **** typedef struct
 322:../stm32f4xx/core_cm4.h **** {
 323:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 324:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[24];
 325:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 326:../stm32f4xx/core_cm4.h ****        uint32_t RSERVED1[24];
 327:../stm32f4xx/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 328:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[24];
 329:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 330:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[24];
 331:../stm32f4xx/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 332:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[56];
 333:../stm32f4xx/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 334:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[644];
 335:../stm32f4xx/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 336:../stm32f4xx/core_cm4.h **** }  NVIC_Type;
 337:../stm32f4xx/core_cm4.h **** 
 338:../stm32f4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 339:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 340:../stm32f4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 341:../stm32f4xx/core_cm4.h **** 
 342:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 343:../stm32f4xx/core_cm4.h **** 
 344:../stm32f4xx/core_cm4.h **** 
 345:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 346:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 347:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 348:../stm32f4xx/core_cm4.h ****   @{
 349:../stm32f4xx/core_cm4.h ****  */
 350:../stm32f4xx/core_cm4.h **** 
 351:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 352:../stm32f4xx/core_cm4.h ****  */
 353:../stm32f4xx/core_cm4.h **** typedef struct
 354:../stm32f4xx/core_cm4.h **** {
 355:../stm32f4xx/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 356:../stm32f4xx/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 357:../stm32f4xx/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 358:../stm32f4xx/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 359:../stm32f4xx/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 360:../stm32f4xx/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 361:../stm32f4xx/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 362:../stm32f4xx/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 363:../stm32f4xx/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 364:../stm32f4xx/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 365:../stm32f4xx/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 366:../stm32f4xx/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 367:../stm32f4xx/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 368:../stm32f4xx/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 369:../stm32f4xx/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 370:../stm32f4xx/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 371:../stm32f4xx/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 372:../stm32f4xx/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 373:../stm32f4xx/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 374:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[5];
 375:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 376:../stm32f4xx/core_cm4.h **** } SCB_Type;
 377:../stm32f4xx/core_cm4.h **** 
 378:../stm32f4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 379:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 380:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 381:../stm32f4xx/core_cm4.h **** 
 382:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 383:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 384:../stm32f4xx/core_cm4.h **** 
 385:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 386:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 387:../stm32f4xx/core_cm4.h **** 
 388:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 389:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 390:../stm32f4xx/core_cm4.h **** 
 391:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 392:../stm32f4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 393:../stm32f4xx/core_cm4.h **** 
 394:../stm32f4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 395:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 396:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 397:../stm32f4xx/core_cm4.h **** 
 398:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 399:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 400:../stm32f4xx/core_cm4.h **** 
 401:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 402:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 403:../stm32f4xx/core_cm4.h **** 
 404:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 405:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 406:../stm32f4xx/core_cm4.h **** 
 407:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 408:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 409:../stm32f4xx/core_cm4.h **** 
 410:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 411:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 412:../stm32f4xx/core_cm4.h **** 
 413:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 414:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 415:../stm32f4xx/core_cm4.h **** 
 416:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 417:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 418:../stm32f4xx/core_cm4.h **** 
 419:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 420:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 421:../stm32f4xx/core_cm4.h **** 
 422:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 423:../stm32f4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 424:../stm32f4xx/core_cm4.h **** 
 425:../stm32f4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 426:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 427:../stm32f4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 428:../stm32f4xx/core_cm4.h **** 
 429:../stm32f4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 430:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 431:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 432:../stm32f4xx/core_cm4.h **** 
 433:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 434:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 435:../stm32f4xx/core_cm4.h **** 
 436:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 437:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 438:../stm32f4xx/core_cm4.h **** 
 439:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 440:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 441:../stm32f4xx/core_cm4.h **** 
 442:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 443:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 444:../stm32f4xx/core_cm4.h **** 
 445:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 446:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 447:../stm32f4xx/core_cm4.h **** 
 448:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 449:../stm32f4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 450:../stm32f4xx/core_cm4.h **** 
 451:../stm32f4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 452:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 453:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 454:../stm32f4xx/core_cm4.h **** 
 455:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 456:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 457:../stm32f4xx/core_cm4.h **** 
 458:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 459:../stm32f4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 460:../stm32f4xx/core_cm4.h **** 
 461:../stm32f4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 462:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 463:../stm32f4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 464:../stm32f4xx/core_cm4.h **** 
 465:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 466:../stm32f4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 467:../stm32f4xx/core_cm4.h **** 
 468:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 469:../stm32f4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 470:../stm32f4xx/core_cm4.h **** 
 471:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 472:../stm32f4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 473:../stm32f4xx/core_cm4.h **** 
 474:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 475:../stm32f4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 476:../stm32f4xx/core_cm4.h **** 
 477:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 478:../stm32f4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 479:../stm32f4xx/core_cm4.h **** 
 480:../stm32f4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 481:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 482:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 483:../stm32f4xx/core_cm4.h **** 
 484:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 485:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 486:../stm32f4xx/core_cm4.h **** 
 487:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 488:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 489:../stm32f4xx/core_cm4.h **** 
 490:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 491:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 492:../stm32f4xx/core_cm4.h **** 
 493:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 494:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 495:../stm32f4xx/core_cm4.h **** 
 496:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 497:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 498:../stm32f4xx/core_cm4.h **** 
 499:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 500:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 501:../stm32f4xx/core_cm4.h **** 
 502:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 503:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 504:../stm32f4xx/core_cm4.h **** 
 505:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 506:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 507:../stm32f4xx/core_cm4.h **** 
 508:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 509:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 510:../stm32f4xx/core_cm4.h **** 
 511:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 512:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 513:../stm32f4xx/core_cm4.h **** 
 514:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 515:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 516:../stm32f4xx/core_cm4.h **** 
 517:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 518:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 519:../stm32f4xx/core_cm4.h **** 
 520:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 521:../stm32f4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 522:../stm32f4xx/core_cm4.h **** 
 523:../stm32f4xx/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 524:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 525:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 526:../stm32f4xx/core_cm4.h **** 
 527:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 528:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 529:../stm32f4xx/core_cm4.h **** 
 530:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 531:../stm32f4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 532:../stm32f4xx/core_cm4.h **** 
 533:../stm32f4xx/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 534:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 535:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 536:../stm32f4xx/core_cm4.h **** 
 537:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 538:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 539:../stm32f4xx/core_cm4.h **** 
 540:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 541:../stm32f4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 542:../stm32f4xx/core_cm4.h **** 
 543:../stm32f4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 544:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 545:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 546:../stm32f4xx/core_cm4.h **** 
 547:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 548:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 549:../stm32f4xx/core_cm4.h **** 
 550:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 551:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 552:../stm32f4xx/core_cm4.h **** 
 553:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 554:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 555:../stm32f4xx/core_cm4.h **** 
 556:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 557:../stm32f4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 558:../stm32f4xx/core_cm4.h **** 
 559:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 560:../stm32f4xx/core_cm4.h **** 
 561:../stm32f4xx/core_cm4.h **** 
 562:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 563:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 564:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 565:../stm32f4xx/core_cm4.h ****   @{
 566:../stm32f4xx/core_cm4.h ****  */
 567:../stm32f4xx/core_cm4.h **** 
 568:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 569:../stm32f4xx/core_cm4.h ****  */
 570:../stm32f4xx/core_cm4.h **** typedef struct
 571:../stm32f4xx/core_cm4.h **** {
 572:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 573:../stm32f4xx/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 574:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 575:../stm32f4xx/core_cm4.h **** } SCnSCB_Type;
 576:../stm32f4xx/core_cm4.h **** 
 577:../stm32f4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 578:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 579:../stm32f4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 580:../stm32f4xx/core_cm4.h **** 
 581:../stm32f4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 582:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 583:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 584:../stm32f4xx/core_cm4.h **** 
 585:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 586:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 587:../stm32f4xx/core_cm4.h **** 
 588:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 589:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 590:../stm32f4xx/core_cm4.h **** 
 591:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 592:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 593:../stm32f4xx/core_cm4.h **** 
 594:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 595:../stm32f4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 596:../stm32f4xx/core_cm4.h **** 
 597:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 598:../stm32f4xx/core_cm4.h **** 
 599:../stm32f4xx/core_cm4.h **** 
 600:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 601:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 602:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 603:../stm32f4xx/core_cm4.h ****   @{
 604:../stm32f4xx/core_cm4.h ****  */
 605:../stm32f4xx/core_cm4.h **** 
 606:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 607:../stm32f4xx/core_cm4.h ****  */
 608:../stm32f4xx/core_cm4.h **** typedef struct
 609:../stm32f4xx/core_cm4.h **** {
 610:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 611:../stm32f4xx/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 612:../stm32f4xx/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 613:../stm32f4xx/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 614:../stm32f4xx/core_cm4.h **** } SysTick_Type;
 615:../stm32f4xx/core_cm4.h **** 
 616:../stm32f4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 617:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 618:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 619:../stm32f4xx/core_cm4.h **** 
 620:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 621:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 622:../stm32f4xx/core_cm4.h **** 
 623:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 624:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 625:../stm32f4xx/core_cm4.h **** 
 626:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 627:../stm32f4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 628:../stm32f4xx/core_cm4.h **** 
 629:../stm32f4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 630:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 631:../stm32f4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 632:../stm32f4xx/core_cm4.h **** 
 633:../stm32f4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 634:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 635:../stm32f4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 636:../stm32f4xx/core_cm4.h **** 
 637:../stm32f4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 638:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 639:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 640:../stm32f4xx/core_cm4.h **** 
 641:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 642:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 643:../stm32f4xx/core_cm4.h **** 
 644:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 645:../stm32f4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 646:../stm32f4xx/core_cm4.h **** 
 647:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 648:../stm32f4xx/core_cm4.h **** 
 649:../stm32f4xx/core_cm4.h **** 
 650:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 651:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 652:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 653:../stm32f4xx/core_cm4.h ****   @{
 654:../stm32f4xx/core_cm4.h ****  */
 655:../stm32f4xx/core_cm4.h **** 
 656:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 657:../stm32f4xx/core_cm4.h ****  */
 658:../stm32f4xx/core_cm4.h **** typedef struct
 659:../stm32f4xx/core_cm4.h **** {
 660:../stm32f4xx/core_cm4.h ****   __O  union
 661:../stm32f4xx/core_cm4.h ****   {
 662:../stm32f4xx/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 663:../stm32f4xx/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 664:../stm32f4xx/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 665:../stm32f4xx/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 666:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[864];
 667:../stm32f4xx/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 668:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[15];
 669:../stm32f4xx/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 670:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[15];
 671:../stm32f4xx/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 672:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[29];                                  
 673:../stm32f4xx/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 674:../stm32f4xx/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 675:../stm32f4xx/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 676:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[43];                                  
 677:../stm32f4xx/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 678:../stm32f4xx/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 679:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[6];                                   
 680:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 681:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 682:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 683:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 684:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 685:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 686:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 687:../stm32f4xx/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 688:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 689:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 690:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 691:../stm32f4xx/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 692:../stm32f4xx/core_cm4.h **** } ITM_Type;
 693:../stm32f4xx/core_cm4.h **** 
 694:../stm32f4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 695:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 696:../stm32f4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 697:../stm32f4xx/core_cm4.h **** 
 698:../stm32f4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 699:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 700:../stm32f4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 701:../stm32f4xx/core_cm4.h **** 
 702:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 703:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 704:../stm32f4xx/core_cm4.h **** 
 705:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 706:../stm32f4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 707:../stm32f4xx/core_cm4.h **** 
 708:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 709:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 710:../stm32f4xx/core_cm4.h **** 
 711:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 712:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 713:../stm32f4xx/core_cm4.h **** 
 714:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 715:../stm32f4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 716:../stm32f4xx/core_cm4.h **** 
 717:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 718:../stm32f4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 719:../stm32f4xx/core_cm4.h **** 
 720:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 721:../stm32f4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 722:../stm32f4xx/core_cm4.h **** 
 723:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 724:../stm32f4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 725:../stm32f4xx/core_cm4.h **** 
 726:../stm32f4xx/core_cm4.h **** /* ITM Integration Write Register Definitions */
 727:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 728:../stm32f4xx/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 729:../stm32f4xx/core_cm4.h **** 
 730:../stm32f4xx/core_cm4.h **** /* ITM Integration Read Register Definitions */
 731:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 732:../stm32f4xx/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 733:../stm32f4xx/core_cm4.h **** 
 734:../stm32f4xx/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 735:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 736:../stm32f4xx/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 737:../stm32f4xx/core_cm4.h **** 
 738:../stm32f4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 739:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 740:../stm32f4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 741:../stm32f4xx/core_cm4.h **** 
 742:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 743:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 744:../stm32f4xx/core_cm4.h **** 
 745:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 746:../stm32f4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 747:../stm32f4xx/core_cm4.h **** 
 748:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 749:../stm32f4xx/core_cm4.h **** 
 750:../stm32f4xx/core_cm4.h **** 
 751:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 752:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 753:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 754:../stm32f4xx/core_cm4.h ****   @{
 755:../stm32f4xx/core_cm4.h ****  */
 756:../stm32f4xx/core_cm4.h **** 
 757:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 758:../stm32f4xx/core_cm4.h ****  */
 759:../stm32f4xx/core_cm4.h **** typedef struct
 760:../stm32f4xx/core_cm4.h **** {
 761:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 762:../stm32f4xx/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 763:../stm32f4xx/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 764:../stm32f4xx/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 765:../stm32f4xx/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 766:../stm32f4xx/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 767:../stm32f4xx/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 768:../stm32f4xx/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 769:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 770:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 771:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 772:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
 773:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 774:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 775:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 776:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[1];
 777:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 778:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 779:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 780:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[1];
 781:../stm32f4xx/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 782:../stm32f4xx/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 783:../stm32f4xx/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 784:../stm32f4xx/core_cm4.h **** } DWT_Type;
 785:../stm32f4xx/core_cm4.h **** 
 786:../stm32f4xx/core_cm4.h **** /* DWT Control Register Definitions */
 787:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 788:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 789:../stm32f4xx/core_cm4.h **** 
 790:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 791:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 792:../stm32f4xx/core_cm4.h **** 
 793:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 794:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 795:../stm32f4xx/core_cm4.h **** 
 796:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 797:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 798:../stm32f4xx/core_cm4.h **** 
 799:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 800:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 801:../stm32f4xx/core_cm4.h **** 
 802:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 803:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 804:../stm32f4xx/core_cm4.h **** 
 805:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 806:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 807:../stm32f4xx/core_cm4.h **** 
 808:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 809:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 810:../stm32f4xx/core_cm4.h **** 
 811:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 812:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 813:../stm32f4xx/core_cm4.h **** 
 814:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 815:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 816:../stm32f4xx/core_cm4.h **** 
 817:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 818:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 819:../stm32f4xx/core_cm4.h **** 
 820:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 821:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 822:../stm32f4xx/core_cm4.h **** 
 823:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 824:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 825:../stm32f4xx/core_cm4.h **** 
 826:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 827:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 828:../stm32f4xx/core_cm4.h **** 
 829:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 830:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 831:../stm32f4xx/core_cm4.h **** 
 832:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 833:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 834:../stm32f4xx/core_cm4.h **** 
 835:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 836:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 837:../stm32f4xx/core_cm4.h **** 
 838:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 839:../stm32f4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 840:../stm32f4xx/core_cm4.h **** 
 841:../stm32f4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 842:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 843:../stm32f4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 844:../stm32f4xx/core_cm4.h **** 
 845:../stm32f4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 846:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 847:../stm32f4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 848:../stm32f4xx/core_cm4.h **** 
 849:../stm32f4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 850:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 851:../stm32f4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 852:../stm32f4xx/core_cm4.h **** 
 853:../stm32f4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 854:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 855:../stm32f4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 856:../stm32f4xx/core_cm4.h **** 
 857:../stm32f4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 858:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 859:../stm32f4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 860:../stm32f4xx/core_cm4.h **** 
 861:../stm32f4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 862:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 863:../stm32f4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 864:../stm32f4xx/core_cm4.h **** 
 865:../stm32f4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 866:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 867:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 868:../stm32f4xx/core_cm4.h **** 
 869:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 870:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 871:../stm32f4xx/core_cm4.h **** 
 872:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 873:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 874:../stm32f4xx/core_cm4.h **** 
 875:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 876:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 877:../stm32f4xx/core_cm4.h **** 
 878:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 879:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 880:../stm32f4xx/core_cm4.h **** 
 881:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 882:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 883:../stm32f4xx/core_cm4.h **** 
 884:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 885:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 886:../stm32f4xx/core_cm4.h **** 
 887:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 888:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 889:../stm32f4xx/core_cm4.h **** 
 890:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 891:../stm32f4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 892:../stm32f4xx/core_cm4.h **** 
 893:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 894:../stm32f4xx/core_cm4.h **** 
 895:../stm32f4xx/core_cm4.h **** 
 896:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
 897:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 898:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 899:../stm32f4xx/core_cm4.h ****   @{
 900:../stm32f4xx/core_cm4.h ****  */
 901:../stm32f4xx/core_cm4.h **** 
 902:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 903:../stm32f4xx/core_cm4.h ****  */
 904:../stm32f4xx/core_cm4.h **** typedef struct
 905:../stm32f4xx/core_cm4.h **** {
 906:../stm32f4xx/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 907:../stm32f4xx/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 908:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[2];
 909:../stm32f4xx/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 910:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED1[55];
 911:../stm32f4xx/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 912:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED2[131];
 913:../stm32f4xx/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 914:../stm32f4xx/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 915:../stm32f4xx/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 916:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED3[759];
 917:../stm32f4xx/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 918:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 919:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 920:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED4[1];
 921:../stm32f4xx/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 922:../stm32f4xx/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 923:../stm32f4xx/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 924:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED5[39];
 925:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 926:../stm32f4xx/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 927:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED7[8];
 928:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 929:../stm32f4xx/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 930:../stm32f4xx/core_cm4.h **** } TPI_Type;
 931:../stm32f4xx/core_cm4.h **** 
 932:../stm32f4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 933:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 934:../stm32f4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 935:../stm32f4xx/core_cm4.h **** 
 936:../stm32f4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 937:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 938:../stm32f4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 939:../stm32f4xx/core_cm4.h **** 
 940:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 941:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 942:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 943:../stm32f4xx/core_cm4.h **** 
 944:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 945:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 946:../stm32f4xx/core_cm4.h **** 
 947:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 948:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 949:../stm32f4xx/core_cm4.h **** 
 950:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 951:../stm32f4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 952:../stm32f4xx/core_cm4.h **** 
 953:../stm32f4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 954:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 955:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 956:../stm32f4xx/core_cm4.h **** 
 957:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 958:../stm32f4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 959:../stm32f4xx/core_cm4.h **** 
 960:../stm32f4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 961:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 962:../stm32f4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 963:../stm32f4xx/core_cm4.h **** 
 964:../stm32f4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 965:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 966:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 967:../stm32f4xx/core_cm4.h **** 
 968:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 969:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 970:../stm32f4xx/core_cm4.h **** 
 971:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 972:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 973:../stm32f4xx/core_cm4.h **** 
 974:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 975:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 976:../stm32f4xx/core_cm4.h **** 
 977:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 978:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 979:../stm32f4xx/core_cm4.h **** 
 980:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 981:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 982:../stm32f4xx/core_cm4.h **** 
 983:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 984:../stm32f4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 985:../stm32f4xx/core_cm4.h **** 
 986:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 987:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 988:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 989:../stm32f4xx/core_cm4.h **** 
 990:../stm32f4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 991:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 992:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 993:../stm32f4xx/core_cm4.h **** 
 994:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 995:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 996:../stm32f4xx/core_cm4.h **** 
 997:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 998:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 999:../stm32f4xx/core_cm4.h **** 
1000:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1001:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1002:../stm32f4xx/core_cm4.h **** 
1003:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1004:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1005:../stm32f4xx/core_cm4.h **** 
1006:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1007:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1008:../stm32f4xx/core_cm4.h **** 
1009:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1010:../stm32f4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1011:../stm32f4xx/core_cm4.h **** 
1012:../stm32f4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1013:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1014:../stm32f4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1015:../stm32f4xx/core_cm4.h **** 
1016:../stm32f4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1017:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1018:../stm32f4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1019:../stm32f4xx/core_cm4.h **** 
1020:../stm32f4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1021:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1022:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1023:../stm32f4xx/core_cm4.h **** 
1024:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1025:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1026:../stm32f4xx/core_cm4.h **** 
1027:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1028:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1029:../stm32f4xx/core_cm4.h **** 
1030:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1031:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1032:../stm32f4xx/core_cm4.h **** 
1033:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1034:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1035:../stm32f4xx/core_cm4.h **** 
1036:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1037:../stm32f4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1038:../stm32f4xx/core_cm4.h **** 
1039:../stm32f4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1040:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1041:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1042:../stm32f4xx/core_cm4.h **** 
1043:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1044:../stm32f4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1045:../stm32f4xx/core_cm4.h **** 
1046:../stm32f4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1047:../stm32f4xx/core_cm4.h **** 
1048:../stm32f4xx/core_cm4.h **** 
1049:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1050:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1051:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1052:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1053:../stm32f4xx/core_cm4.h ****   @{
1054:../stm32f4xx/core_cm4.h ****  */
1055:../stm32f4xx/core_cm4.h **** 
1056:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1057:../stm32f4xx/core_cm4.h ****  */
1058:../stm32f4xx/core_cm4.h **** typedef struct
1059:../stm32f4xx/core_cm4.h **** {
1060:../stm32f4xx/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1061:../stm32f4xx/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1062:../stm32f4xx/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1063:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1064:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1065:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1066:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1067:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1068:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1069:../stm32f4xx/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1070:../stm32f4xx/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1071:../stm32f4xx/core_cm4.h **** } MPU_Type;
1072:../stm32f4xx/core_cm4.h **** 
1073:../stm32f4xx/core_cm4.h **** /* MPU Type Register */
1074:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1075:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1076:../stm32f4xx/core_cm4.h **** 
1077:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1078:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1079:../stm32f4xx/core_cm4.h **** 
1080:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1081:../stm32f4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1082:../stm32f4xx/core_cm4.h **** 
1083:../stm32f4xx/core_cm4.h **** /* MPU Control Register */
1084:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1085:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1086:../stm32f4xx/core_cm4.h **** 
1087:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1088:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1089:../stm32f4xx/core_cm4.h **** 
1090:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1091:../stm32f4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1092:../stm32f4xx/core_cm4.h **** 
1093:../stm32f4xx/core_cm4.h **** /* MPU Region Number Register */
1094:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1095:../stm32f4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1096:../stm32f4xx/core_cm4.h **** 
1097:../stm32f4xx/core_cm4.h **** /* MPU Region Base Address Register */
1098:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1099:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1100:../stm32f4xx/core_cm4.h **** 
1101:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1102:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1103:../stm32f4xx/core_cm4.h **** 
1104:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1105:../stm32f4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1106:../stm32f4xx/core_cm4.h **** 
1107:../stm32f4xx/core_cm4.h **** /* MPU Region Attribute and Size Register */
1108:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1109:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1110:../stm32f4xx/core_cm4.h **** 
1111:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1112:../stm32f4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1113:../stm32f4xx/core_cm4.h **** 
1114:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1115:../stm32f4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1116:../stm32f4xx/core_cm4.h **** 
1117:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1118:../stm32f4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1119:../stm32f4xx/core_cm4.h **** 
1120:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1121:../stm32f4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1122:../stm32f4xx/core_cm4.h **** 
1123:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1124:../stm32f4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1125:../stm32f4xx/core_cm4.h **** 
1126:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1127:../stm32f4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1128:../stm32f4xx/core_cm4.h **** 
1129:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1130:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1131:../stm32f4xx/core_cm4.h **** 
1132:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1133:../stm32f4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1134:../stm32f4xx/core_cm4.h **** 
1135:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1136:../stm32f4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1137:../stm32f4xx/core_cm4.h **** 
1138:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1139:../stm32f4xx/core_cm4.h **** #endif
1140:../stm32f4xx/core_cm4.h **** 
1141:../stm32f4xx/core_cm4.h **** 
1142:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1143:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1144:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1145:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1146:../stm32f4xx/core_cm4.h ****   @{
1147:../stm32f4xx/core_cm4.h ****  */
1148:../stm32f4xx/core_cm4.h **** 
1149:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1150:../stm32f4xx/core_cm4.h ****  */
1151:../stm32f4xx/core_cm4.h **** typedef struct
1152:../stm32f4xx/core_cm4.h **** {
1153:../stm32f4xx/core_cm4.h ****        uint32_t RESERVED0[1];
1154:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1155:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1156:../stm32f4xx/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1157:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1158:../stm32f4xx/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1159:../stm32f4xx/core_cm4.h **** } FPU_Type;
1160:../stm32f4xx/core_cm4.h **** 
1161:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Control Register */
1162:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1163:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1164:../stm32f4xx/core_cm4.h **** 
1165:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1166:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1167:../stm32f4xx/core_cm4.h **** 
1168:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1169:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1170:../stm32f4xx/core_cm4.h **** 
1171:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1172:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1173:../stm32f4xx/core_cm4.h **** 
1174:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1175:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1176:../stm32f4xx/core_cm4.h **** 
1177:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1178:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1179:../stm32f4xx/core_cm4.h **** 
1180:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1181:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1182:../stm32f4xx/core_cm4.h **** 
1183:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1184:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1185:../stm32f4xx/core_cm4.h **** 
1186:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1187:../stm32f4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1188:../stm32f4xx/core_cm4.h **** 
1189:../stm32f4xx/core_cm4.h **** /* Floating-Point Context Address Register */
1190:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1191:../stm32f4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1192:../stm32f4xx/core_cm4.h **** 
1193:../stm32f4xx/core_cm4.h **** /* Floating-Point Default Status Control Register */
1194:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1195:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1196:../stm32f4xx/core_cm4.h **** 
1197:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1198:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1199:../stm32f4xx/core_cm4.h **** 
1200:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1201:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1202:../stm32f4xx/core_cm4.h **** 
1203:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1204:../stm32f4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1205:../stm32f4xx/core_cm4.h **** 
1206:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 0 */
1207:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1208:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1209:../stm32f4xx/core_cm4.h **** 
1210:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1211:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1212:../stm32f4xx/core_cm4.h **** 
1213:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1214:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1215:../stm32f4xx/core_cm4.h **** 
1216:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1217:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1218:../stm32f4xx/core_cm4.h **** 
1219:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1220:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1221:../stm32f4xx/core_cm4.h **** 
1222:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1223:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1224:../stm32f4xx/core_cm4.h **** 
1225:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1226:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1227:../stm32f4xx/core_cm4.h **** 
1228:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1229:../stm32f4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1230:../stm32f4xx/core_cm4.h **** 
1231:../stm32f4xx/core_cm4.h **** /* Media and FP Feature Register 1 */
1232:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1233:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1234:../stm32f4xx/core_cm4.h **** 
1235:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1236:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1237:../stm32f4xx/core_cm4.h **** 
1238:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1239:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1240:../stm32f4xx/core_cm4.h **** 
1241:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1242:../stm32f4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1243:../stm32f4xx/core_cm4.h **** 
1244:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1245:../stm32f4xx/core_cm4.h **** #endif
1246:../stm32f4xx/core_cm4.h **** 
1247:../stm32f4xx/core_cm4.h **** 
1248:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_core_register
1249:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1250:../stm32f4xx/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1251:../stm32f4xx/core_cm4.h ****   @{
1252:../stm32f4xx/core_cm4.h ****  */
1253:../stm32f4xx/core_cm4.h **** 
1254:../stm32f4xx/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1255:../stm32f4xx/core_cm4.h ****  */
1256:../stm32f4xx/core_cm4.h **** typedef struct
1257:../stm32f4xx/core_cm4.h **** {
1258:../stm32f4xx/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1259:../stm32f4xx/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1260:../stm32f4xx/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1261:../stm32f4xx/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1262:../stm32f4xx/core_cm4.h **** } CoreDebug_Type;
1263:../stm32f4xx/core_cm4.h **** 
1264:../stm32f4xx/core_cm4.h **** /* Debug Halting Control and Status Register */
1265:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1266:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1267:../stm32f4xx/core_cm4.h **** 
1268:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1269:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1270:../stm32f4xx/core_cm4.h **** 
1271:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1272:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1273:../stm32f4xx/core_cm4.h **** 
1274:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1275:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1276:../stm32f4xx/core_cm4.h **** 
1277:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1278:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1279:../stm32f4xx/core_cm4.h **** 
1280:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1281:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1282:../stm32f4xx/core_cm4.h **** 
1283:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1284:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1285:../stm32f4xx/core_cm4.h **** 
1286:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1287:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1288:../stm32f4xx/core_cm4.h **** 
1289:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1290:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1291:../stm32f4xx/core_cm4.h **** 
1292:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1293:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1294:../stm32f4xx/core_cm4.h **** 
1295:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1296:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1297:../stm32f4xx/core_cm4.h **** 
1298:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1299:../stm32f4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1300:../stm32f4xx/core_cm4.h **** 
1301:../stm32f4xx/core_cm4.h **** /* Debug Core Register Selector Register */
1302:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1303:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1304:../stm32f4xx/core_cm4.h **** 
1305:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1306:../stm32f4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1307:../stm32f4xx/core_cm4.h **** 
1308:../stm32f4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1309:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1310:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1311:../stm32f4xx/core_cm4.h **** 
1312:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1313:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1314:../stm32f4xx/core_cm4.h **** 
1315:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1316:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1317:../stm32f4xx/core_cm4.h **** 
1318:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1319:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1320:../stm32f4xx/core_cm4.h **** 
1321:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1322:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1323:../stm32f4xx/core_cm4.h **** 
1324:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1325:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1326:../stm32f4xx/core_cm4.h **** 
1327:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1328:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1329:../stm32f4xx/core_cm4.h **** 
1330:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1331:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1332:../stm32f4xx/core_cm4.h **** 
1333:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1334:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1335:../stm32f4xx/core_cm4.h **** 
1336:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1337:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1338:../stm32f4xx/core_cm4.h **** 
1339:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1340:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1341:../stm32f4xx/core_cm4.h **** 
1342:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1343:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1344:../stm32f4xx/core_cm4.h **** 
1345:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1346:../stm32f4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1347:../stm32f4xx/core_cm4.h **** 
1348:../stm32f4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1349:../stm32f4xx/core_cm4.h **** 
1350:../stm32f4xx/core_cm4.h **** 
1351:../stm32f4xx/core_cm4.h **** /** \ingroup    CMSIS_core_register
1352:../stm32f4xx/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1353:../stm32f4xx/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1354:../stm32f4xx/core_cm4.h ****   @{
1355:../stm32f4xx/core_cm4.h ****  */
1356:../stm32f4xx/core_cm4.h **** 
1357:../stm32f4xx/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1358:../stm32f4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1359:../stm32f4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1360:../stm32f4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1361:../stm32f4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1362:../stm32f4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1363:../stm32f4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1364:../stm32f4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1365:../stm32f4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1366:../stm32f4xx/core_cm4.h **** 
1367:../stm32f4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1368:../stm32f4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1369:../stm32f4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1370:../stm32f4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1371:../stm32f4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1372:../stm32f4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1373:../stm32f4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1374:../stm32f4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1375:../stm32f4xx/core_cm4.h **** 
1376:../stm32f4xx/core_cm4.h **** #if (__MPU_PRESENT == 1)
1377:../stm32f4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1378:../stm32f4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1379:../stm32f4xx/core_cm4.h **** #endif
1380:../stm32f4xx/core_cm4.h **** 
1381:../stm32f4xx/core_cm4.h **** #if (__FPU_PRESENT == 1)
1382:../stm32f4xx/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1383:../stm32f4xx/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1384:../stm32f4xx/core_cm4.h **** #endif
1385:../stm32f4xx/core_cm4.h **** 
1386:../stm32f4xx/core_cm4.h **** /*@} */
1387:../stm32f4xx/core_cm4.h **** 
1388:../stm32f4xx/core_cm4.h **** 
1389:../stm32f4xx/core_cm4.h **** 
1390:../stm32f4xx/core_cm4.h **** /*******************************************************************************
1391:../stm32f4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1392:../stm32f4xx/core_cm4.h ****   Core Function Interface contains:
1393:../stm32f4xx/core_cm4.h ****   - Core NVIC Functions
1394:../stm32f4xx/core_cm4.h ****   - Core SysTick Functions
1395:../stm32f4xx/core_cm4.h ****   - Core Debug Functions
1396:../stm32f4xx/core_cm4.h ****   - Core Register Access Functions
1397:../stm32f4xx/core_cm4.h ****  ******************************************************************************/
1398:../stm32f4xx/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1399:../stm32f4xx/core_cm4.h **** */
1400:../stm32f4xx/core_cm4.h **** 
1401:../stm32f4xx/core_cm4.h **** 
1402:../stm32f4xx/core_cm4.h **** 
1403:../stm32f4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1404:../stm32f4xx/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1405:../stm32f4xx/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1406:../stm32f4xx/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1407:../stm32f4xx/core_cm4.h ****     @{
1408:../stm32f4xx/core_cm4.h ****  */
1409:../stm32f4xx/core_cm4.h **** 
1410:../stm32f4xx/core_cm4.h **** /** \brief  Set Priority Grouping
1411:../stm32f4xx/core_cm4.h **** 
1412:../stm32f4xx/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1413:../stm32f4xx/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1414:../stm32f4xx/core_cm4.h ****   Only values from 0..7 are used.
1415:../stm32f4xx/core_cm4.h ****   In case of a conflict between priority grouping and available
1416:../stm32f4xx/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1417:../stm32f4xx/core_cm4.h **** 
1418:../stm32f4xx/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1419:../stm32f4xx/core_cm4.h ****  */
1420:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1421:../stm32f4xx/core_cm4.h **** {
1422:../stm32f4xx/core_cm4.h ****   uint32_t reg_value;
1423:../stm32f4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1424:../stm32f4xx/core_cm4.h **** 
1425:../stm32f4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1426:../stm32f4xx/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1427:../stm32f4xx/core_cm4.h ****   reg_value  =  (reg_value                                 |
1428:../stm32f4xx/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1429:../stm32f4xx/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1430:../stm32f4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1431:../stm32f4xx/core_cm4.h **** }
1432:../stm32f4xx/core_cm4.h **** 
1433:../stm32f4xx/core_cm4.h **** 
1434:../stm32f4xx/core_cm4.h **** /** \brief  Get Priority Grouping
1435:../stm32f4xx/core_cm4.h **** 
1436:../stm32f4xx/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1437:../stm32f4xx/core_cm4.h **** 
1438:../stm32f4xx/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1439:../stm32f4xx/core_cm4.h ****  */
1440:../stm32f4xx/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1441:../stm32f4xx/core_cm4.h **** {
1442:../stm32f4xx/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1443:../stm32f4xx/core_cm4.h **** }
1444:../stm32f4xx/core_cm4.h **** 
1445:../stm32f4xx/core_cm4.h **** 
1446:../stm32f4xx/core_cm4.h **** /** \brief  Enable External Interrupt
1447:../stm32f4xx/core_cm4.h **** 
1448:../stm32f4xx/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1449:../stm32f4xx/core_cm4.h **** 
1450:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:../stm32f4xx/core_cm4.h ****  */
1452:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:../stm32f4xx/core_cm4.h **** {
  25              		.loc 1 1453 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1454:../stm32f4xx/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1455:../stm32f4xx/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  42              		.loc 1 1455 0
  43 000a 4FF46143 		mov	r3, #57600
  44 000e CEF20003 		movt	r3, 57344
  45 0012 97F90720 		ldrsb	r2, [r7, #7]
  46 0016 4FEA5212 		lsr	r2, r2, #5
  47 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  48 001c 01F01F01 		and	r1, r1, #31
  49 0020 4FF00100 		mov	r0, #1
  50 0024 00FA01F1 		lsl	r1, r0, r1
  51 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1456:../stm32f4xx/core_cm4.h **** }
  52              		.loc 1 1456 0
  53 002c 07F10C07 		add	r7, r7, #12
  54 0030 BD46     		mov	sp, r7
  55 0032 80BC     		pop	{r7}
  56 0034 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE96:
  60 0036 00BF     		.align	2
  61              		.thumb
  62              		.thumb_func
  64              	NVIC_DisableIRQ:
  65              	.LFB97:
1457:../stm32f4xx/core_cm4.h **** 
1458:../stm32f4xx/core_cm4.h **** 
1459:../stm32f4xx/core_cm4.h **** /** \brief  Disable External Interrupt
1460:../stm32f4xx/core_cm4.h **** 
1461:../stm32f4xx/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1462:../stm32f4xx/core_cm4.h **** 
1463:../stm32f4xx/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1464:../stm32f4xx/core_cm4.h ****  */
1465:../stm32f4xx/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1466:../stm32f4xx/core_cm4.h **** {
  66              		.loc 1 1466 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 1, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0038 80B4     		push	{r7}
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 7, -4
  75 003a 83B0     		sub	sp, sp, #12
  76              	.LCFI4:
  77              		.cfi_def_cfa_offset 16
  78 003c 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  81 003e 0346     		mov	r3, r0
  82 0040 FB71     		strb	r3, [r7, #7]
1467:../stm32f4xx/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  83              		.loc 1 1467 0
  84 0042 4FF46143 		mov	r3, #57600
  85 0046 CEF20003 		movt	r3, 57344
  86 004a 97F90720 		ldrsb	r2, [r7, #7]
  87 004e 4FEA5212 		lsr	r2, r2, #5
  88 0052 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  89 0054 01F01F01 		and	r1, r1, #31
  90 0058 4FF00100 		mov	r0, #1
  91 005c 00FA01F1 		lsl	r1, r0, r1
  92 0060 02F12002 		add	r2, r2, #32
  93 0064 43F82210 		str	r1, [r3, r2, lsl #2]
1468:../stm32f4xx/core_cm4.h **** }
  94              		.loc 1 1468 0
  95 0068 07F10C07 		add	r7, r7, #12
  96 006c BD46     		mov	sp, r7
  97 006e 80BC     		pop	{r7}
  98 0070 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE97:
 102              		.section	.rodata
 103              		.align	2
 106              	usart_infos:
 107 0000 00100140 		.word	1073811456
 108 0004 25000000 		.word	37
 109 0008 02       		.byte	2
 110 0009 000000   		.space	3
 111 000c 10000000 		.word	16
 112 0010 00440040 		.word	1073759232
 113 0014 26000000 		.word	38
 114 0018 01       		.byte	1
 115 0019 000000   		.space	3
 116 001c 00000200 		.word	131072
 117 0020 00480040 		.word	1073760256
 118 0024 27000000 		.word	39
 119 0028 01       		.byte	1
 120 0029 000000   		.space	3
 121 002c 00000400 		.word	262144
 122              		.text
 123 0072 00BF     		.align	2
 124              		.global	UART_IMPL_init
 125              		.thumb
 126              		.thumb_func
 128              	UART_IMPL_init:
 129              	.LFB111:
 130              		.file 2 "../QS/impl/QS_uart_stm32f4.c"
   1:../QS/impl/QS_uart_stm32f4.c **** /*
   2:../QS/impl/QS_uart_stm32f4.c ****  *  Club Robot ESEO 2013 - 2014
   3:../QS/impl/QS_uart_stm32f4.c ****  *
   4:../QS/impl/QS_uart_stm32f4.c ****  *  Fichier : QS_impl_uart.c
   5:../QS/impl/QS_uart_stm32f4.c ****  *  Package : Qualit Soft
   6:../QS/impl/QS_uart_stm32f4.c ****  *  Description : Implmentation des fonctions UART pour stm32f4
   7:../QS/impl/QS_uart_stm32f4.c ****  *  Auteur : amurzeau
   8:../QS/impl/QS_uart_stm32f4.c ****  *  Version 3 juin 2013
   9:../QS/impl/QS_uart_stm32f4.c ****  */
  10:../QS/impl/QS_uart_stm32f4.c **** 
  11:../QS/impl/QS_uart_stm32f4.c **** #include "QS_uart_impl.h"
  12:../QS/impl/QS_uart_stm32f4.c **** #include "stm32f4xx_usart.h"
  13:../QS/impl/QS_uart_stm32f4.c **** #include "../QS_macro.h"
  14:../QS/impl/QS_uart_stm32f4.c **** 
  15:../QS/impl/QS_uart_stm32f4.c **** typedef struct t {
  16:../QS/impl/QS_uart_stm32f4.c **** 	USART_TypeDef* usart_ptr;
  17:../QS/impl/QS_uart_stm32f4.c **** 	uint32_t usart_irq;
  18:../QS/impl/QS_uart_stm32f4.c **** 	uint8_t rcc_apb_id;
  19:../QS/impl/QS_uart_stm32f4.c **** 	uint32_t clock_periph;
  20:../QS/impl/QS_uart_stm32f4.c **** } UART_IMPL_data_t;
  21:../QS/impl/QS_uart_stm32f4.c **** 
  22:../QS/impl/QS_uart_stm32f4.c **** 
  23:../QS/impl/QS_uart_stm32f4.c **** #define UART_IMPL_NUM 3
  24:../QS/impl/QS_uart_stm32f4.c **** static const UART_IMPL_data_t usart_infos[UART_IMPL_NUM] = {
  25:../QS/impl/QS_uart_stm32f4.c **** 	{USART1, USART1_IRQn, 2, RCC_APB2Periph_USART1},
  26:../QS/impl/QS_uart_stm32f4.c **** 	{USART2, USART2_IRQn, 1, RCC_APB1Periph_USART2},
  27:../QS/impl/QS_uart_stm32f4.c **** 	{USART3, USART3_IRQn, 1, RCC_APB1Periph_USART3}
  28:../QS/impl/QS_uart_stm32f4.c **** };
  29:../QS/impl/QS_uart_stm32f4.c **** 
  30:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_init(Uint8 uart_id, Uint32 baudrate, Sint8 rx_irq_priority, Sint8 tx_irq_priority)
 131              		.loc 2 30 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 8
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135 0074 80B5     		push	{r7, lr}
 136              	.LCFI6:
 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 7, -8
 139              		.cfi_offset 14, -4
 140 0076 84B0     		sub	sp, sp, #16
 141              	.LCFI7:
 142              		.cfi_def_cfa_offset 24
 143 0078 02AF     		add	r7, sp, #8
 144              	.LCFI8:
 145              		.cfi_def_cfa 7, 16
 146 007a 3960     		str	r1, [r7, #0]
 147 007c 0146     		mov	r1, r0
 148 007e F971     		strb	r1, [r7, #7]
 149 0080 BA71     		strb	r2, [r7, #6]
 150 0082 7B71     		strb	r3, [r7, #5]
  31:../QS/impl/QS_uart_stm32f4.c **** 	return UART_IMPL_init_ex(uart_id, baudrate, rx_irq_priority, tx_irq_priority, UART_I_StopBit_1, UA
 151              		.loc 2 31 0
 152 0084 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 153 0086 97F90620 		ldrsb	r2, [r7, #6]
 154 008a 97F90530 		ldrsb	r3, [r7, #5]
 155 008e 4FF00000 		mov	r0, #0
 156 0092 0090     		str	r0, [sp, #0]
 157 0094 4FF00000 		mov	r0, #0
 158 0098 0190     		str	r0, [sp, #4]
 159 009a 0846     		mov	r0, r1
 160 009c 3968     		ldr	r1, [r7, #0]
 161 009e FFF7FEFF 		bl	UART_IMPL_init_ex
 162 00a2 0346     		mov	r3, r0
  32:../QS/impl/QS_uart_stm32f4.c **** }
 163              		.loc 2 32 0
 164 00a4 1846     		mov	r0, r3
 165 00a6 07F10807 		add	r7, r7, #8
 166 00aa BD46     		mov	sp, r7
 167 00ac 80BD     		pop	{r7, pc}
 168              		.cfi_endproc
 169              	.LFE111:
 171 00ae 00BF     		.align	2
 172              		.global	UART_IMPL_init_ex
 173              		.thumb
 174              		.thumb_func
 176              	UART_IMPL_init_ex:
 177              	.LFB112:
  33:../QS/impl/QS_uart_stm32f4.c **** 
  34:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_init_ex(Uint8 uart_id, Uint32 baudrate, Sint8 rx_irq_priority, Sint8 tx_irq_priori
 178              		.loc 2 34 0
 179              		.cfi_startproc
 180              		@ args = 8, pretend = 0, frame = 32
 181              		@ frame_needed = 1, uses_anonymous_args = 0
 182 00b0 80B5     		push	{r7, lr}
 183              	.LCFI9:
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 7, -8
 186              		.cfi_offset 14, -4
 187 00b2 88B0     		sub	sp, sp, #32
 188              	.LCFI10:
 189              		.cfi_def_cfa_offset 40
 190 00b4 00AF     		add	r7, sp, #0
 191              	.LCFI11:
 192              		.cfi_def_cfa_register 7
 193 00b6 3960     		str	r1, [r7, #0]
 194 00b8 0146     		mov	r1, r0
 195 00ba F971     		strb	r1, [r7, #7]
 196 00bc BA71     		strb	r2, [r7, #6]
 197 00be 7B71     		strb	r3, [r7, #5]
  35:../QS/impl/QS_uart_stm32f4.c **** 	if(uart_id >= UART_IMPL_NUM)
 198              		.loc 2 35 0
 199 00c0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 200 00c2 022B     		cmp	r3, #2
 201 00c4 02D9     		bls	.L6
  36:../QS/impl/QS_uart_stm32f4.c **** 		return FALSE;
 202              		.loc 2 36 0
 203 00c6 4FF00003 		mov	r3, #0
 204 00ca BDE0     		b	.L21
 205              	.L6:
  37:../QS/impl/QS_uart_stm32f4.c **** 
  38:../QS/impl/QS_uart_stm32f4.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
  39:../QS/impl/QS_uart_stm32f4.c **** 	USART_InitTypeDef USART_InitStructure;
  40:../QS/impl/QS_uart_stm32f4.c **** 
  41:../QS/impl/QS_uart_stm32f4.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 206              		.loc 2 41 0
 207 00cc 4FF00003 		mov	r3, #0
 208 00d0 BB77     		strb	r3, [r7, #30]
  42:../QS/impl/QS_uart_stm32f4.c **** 	NVIC_InitStructure.NVIC_IRQChannel = usart_infos[uart_id].usart_irq;
 209              		.loc 2 42 0
 210 00d2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 211 00d4 40F20003 		movw	r3, #:lower16:usart_infos
 212 00d8 C0F20003 		movt	r3, #:upper16:usart_infos
 213 00dc 4FEA0212 		lsl	r2, r2, #4
 214 00e0 9B18     		adds	r3, r3, r2
 215 00e2 03F10403 		add	r3, r3, #4
 216 00e6 1B68     		ldr	r3, [r3, #0]
 217 00e8 DBB2     		uxtb	r3, r3
 218 00ea 3B77     		strb	r3, [r7, #28]
  43:../QS/impl/QS_uart_stm32f4.c **** 	if(rx_irq_priority >= 0 || tx_irq_priority >= 0) {
 219              		.loc 2 43 0
 220 00ec 97F90630 		ldrsb	r3, [r7, #6]
 221 00f0 002B     		cmp	r3, #0
 222 00f2 03DA     		bge	.L8
 223              		.loc 2 43 0 is_stmt 0 discriminator 1
 224 00f4 97F90530 		ldrsb	r3, [r7, #5]
 225 00f8 002B     		cmp	r3, #0
 226 00fa 10DB     		blt	.L9
 227              	.L8:
  44:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 228              		.loc 2 44 0 is_stmt 1
 229 00fc 4FF00103 		mov	r3, #1
 230 0100 FB77     		strb	r3, [r7, #31]
  45:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = MIN(15 - rx_irq_priority, 15 - tx_irq_prio
 231              		.loc 2 45 0
 232 0102 97F90630 		ldrsb	r3, [r7, #6]
 233 0106 C3F10F02 		rsb	r2, r3, #15
 234 010a 97F90530 		ldrsb	r3, [r7, #5]
 235 010e C3F10F03 		rsb	r3, r3, #15
 236 0112 9A42     		cmp	r2, r3
 237 0114 B8BF     		it	lt
 238 0116 1346     		movlt	r3, r2
 239 0118 DBB2     		uxtb	r3, r3
 240 011a 7B77     		strb	r3, [r7, #29]
 241 011c 05E0     		b	.L10
 242              	.L9:
  46:../QS/impl/QS_uart_stm32f4.c **** 	} else {
  47:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 243              		.loc 2 47 0
 244 011e 4FF00003 		mov	r3, #0
 245 0122 FB77     		strb	r3, [r7, #31]
  48:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 246              		.loc 2 48 0
 247 0124 4FF00F03 		mov	r3, #15
 248 0128 7B77     		strb	r3, [r7, #29]
 249              	.L10:
  49:../QS/impl/QS_uart_stm32f4.c **** 	}
  50:../QS/impl/QS_uart_stm32f4.c **** 	NVIC_Init(&NVIC_InitStructure);
 250              		.loc 2 50 0
 251 012a 07F11C03 		add	r3, r7, #28
 252 012e 1846     		mov	r0, r3
 253 0130 FFF7FEFF 		bl	NVIC_Init
  51:../QS/impl/QS_uart_stm32f4.c **** 
  52:../QS/impl/QS_uart_stm32f4.c **** 
  53:../QS/impl/QS_uart_stm32f4.c **** 	//PORTS_uarts_init();
  54:../QS/impl/QS_uart_stm32f4.c **** 
  55:../QS/impl/QS_uart_stm32f4.c **** 	if(usart_infos[uart_id].rcc_apb_id == 1)
 254              		.loc 2 55 0
 255 0134 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 256 0136 40F20003 		movw	r3, #:lower16:usart_infos
 257 013a C0F20003 		movt	r3, #:upper16:usart_infos
 258 013e 4FEA0212 		lsl	r2, r2, #4
 259 0142 9B18     		adds	r3, r3, r2
 260 0144 03F10803 		add	r3, r3, #8
 261 0148 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 262 014a 012B     		cmp	r3, #1
 263 014c 10D1     		bne	.L11
  56:../QS/impl/QS_uart_stm32f4.c **** 		RCC_APB1PeriphClockCmd(usart_infos[uart_id].clock_periph, ENABLE);
 264              		.loc 2 56 0
 265 014e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 266 0150 40F20003 		movw	r3, #:lower16:usart_infos
 267 0154 C0F20003 		movt	r3, #:upper16:usart_infos
 268 0158 4FEA0212 		lsl	r2, r2, #4
 269 015c 9B18     		adds	r3, r3, r2
 270 015e 03F10C03 		add	r3, r3, #12
 271 0162 1B68     		ldr	r3, [r3, #0]
 272 0164 1846     		mov	r0, r3
 273 0166 4FF00101 		mov	r1, #1
 274 016a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 275 016e 0FE0     		b	.L12
 276              	.L11:
  57:../QS/impl/QS_uart_stm32f4.c **** 	else
  58:../QS/impl/QS_uart_stm32f4.c **** 		RCC_APB2PeriphClockCmd(usart_infos[uart_id].clock_periph, ENABLE);
 277              		.loc 2 58 0
 278 0170 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 279 0172 40F20003 		movw	r3, #:lower16:usart_infos
 280 0176 C0F20003 		movt	r3, #:upper16:usart_infos
 281 017a 4FEA0212 		lsl	r2, r2, #4
 282 017e 9B18     		adds	r3, r3, r2
 283 0180 03F10C03 		add	r3, r3, #12
 284 0184 1B68     		ldr	r3, [r3, #0]
 285 0186 1846     		mov	r0, r3
 286 0188 4FF00101 		mov	r1, #1
 287 018c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 288              	.L12:
  59:../QS/impl/QS_uart_stm32f4.c **** 	USART_OverSampling8Cmd(usart_infos[uart_id].usart_ptr, ENABLE);
 289              		.loc 2 59 0
 290 0190 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 291 0192 40F20003 		movw	r3, #:lower16:usart_infos
 292 0196 C0F20003 		movt	r3, #:upper16:usart_infos
 293 019a 4FEA0212 		lsl	r2, r2, #4
 294 019e 9B18     		adds	r3, r3, r2
 295 01a0 1B68     		ldr	r3, [r3, #0]
 296 01a2 1846     		mov	r0, r3
 297 01a4 4FF00101 		mov	r1, #1
 298 01a8 FFF7FEFF 		bl	USART_OverSampling8Cmd
  60:../QS/impl/QS_uart_stm32f4.c **** 
  61:../QS/impl/QS_uart_stm32f4.c **** 	USART_InitStructure.USART_BaudRate = baudrate;
 299              		.loc 2 61 0
 300 01ac 3B68     		ldr	r3, [r7, #0]
 301 01ae FB60     		str	r3, [r7, #12]
  62:../QS/impl/QS_uart_stm32f4.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 302              		.loc 2 62 0
 303 01b0 4FF00003 		mov	r3, #0
 304 01b4 3B82     		strh	r3, [r7, #16]	@ movhi
  63:../QS/impl/QS_uart_stm32f4.c **** 	switch(stop_bits) {
 305              		.loc 2 63 0
 306 01b6 97F82830 		ldrb	r3, [r7, #40]	@ zero_extendqisi2
 307 01ba 012B     		cmp	r3, #1
 308 01bc 05D0     		beq	.L14
 309 01be 022B     		cmp	r3, #2
 310 01c0 07D0     		beq	.L15
  64:../QS/impl/QS_uart_stm32f4.c **** 		default:
  65:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_StopBit_1:   USART_InitStructure.USART_StopBits = USART_StopBits_1;   break;
 311              		.loc 2 65 0
 312 01c2 4FF00003 		mov	r3, #0
 313 01c6 7B82     		strh	r3, [r7, #18]	@ movhi
 314 01c8 07E0     		b	.L16
 315              	.L14:
  66:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_StopBit_1_5: USART_InitStructure.USART_StopBits = USART_StopBits_1_5; break;
 316              		.loc 2 66 0
 317 01ca 4FF44053 		mov	r3, #12288
 318 01ce 7B82     		strh	r3, [r7, #18]	@ movhi
 319 01d0 03E0     		b	.L16
 320              	.L15:
  67:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_StopBit_2:   USART_InitStructure.USART_StopBits = USART_StopBits_2;   break;
 321              		.loc 2 67 0
 322 01d2 4FF40053 		mov	r3, #8192
 323 01d6 7B82     		strh	r3, [r7, #18]	@ movhi
 324 01d8 00BF     		nop
 325              	.L16:
  68:../QS/impl/QS_uart_stm32f4.c **** 	}
  69:../QS/impl/QS_uart_stm32f4.c **** 	switch(parity_mode) {
 326              		.loc 2 69 0
 327 01da 97F82C30 		ldrb	r3, [r7, #44]	@ zero_extendqisi2
 328 01de 012B     		cmp	r3, #1
 329 01e0 05D0     		beq	.L18
 330 01e2 022B     		cmp	r3, #2
 331 01e4 07D0     		beq	.L19
  70:../QS/impl/QS_uart_stm32f4.c **** 		default:
  71:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_Parity_None: USART_InitStructure.USART_Parity = USART_Parity_No;   break;
 332              		.loc 2 71 0
 333 01e6 4FF00003 		mov	r3, #0
 334 01ea BB82     		strh	r3, [r7, #20]	@ movhi
 335 01ec 07E0     		b	.L20
 336              	.L18:
  72:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_Parity_Odd:  USART_InitStructure.USART_Parity = USART_Parity_Odd;  break;
 337              		.loc 2 72 0
 338 01ee 4FF4C063 		mov	r3, #1536
 339 01f2 BB82     		strh	r3, [r7, #20]	@ movhi
 340 01f4 03E0     		b	.L20
 341              	.L19:
  73:../QS/impl/QS_uart_stm32f4.c **** 		case UART_I_Parity_Even: USART_InitStructure.USART_Parity = USART_Parity_Even; break;
 342              		.loc 2 73 0
 343 01f6 4FF48063 		mov	r3, #1024
 344 01fa BB82     		strh	r3, [r7, #20]	@ movhi
 345 01fc 00BF     		nop
 346              	.L20:
  74:../QS/impl/QS_uart_stm32f4.c **** 	};
  75:../QS/impl/QS_uart_stm32f4.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 347              		.loc 2 75 0
 348 01fe 4FF00003 		mov	r3, #0
 349 0202 3B83     		strh	r3, [r7, #24]	@ movhi
  76:../QS/impl/QS_uart_stm32f4.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 350              		.loc 2 76 0
 351 0204 4FF00C03 		mov	r3, #12
 352 0208 FB82     		strh	r3, [r7, #22]	@ movhi
  77:../QS/impl/QS_uart_stm32f4.c **** 	USART_Init(usart_infos[uart_id].usart_ptr, &USART_InitStructure);
 353              		.loc 2 77 0
 354 020a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 355 020c 40F20003 		movw	r3, #:lower16:usart_infos
 356 0210 C0F20003 		movt	r3, #:upper16:usart_infos
 357 0214 4FEA0212 		lsl	r2, r2, #4
 358 0218 9B18     		adds	r3, r3, r2
 359 021a 1A68     		ldr	r2, [r3, #0]
 360 021c 07F10C03 		add	r3, r7, #12
 361 0220 1046     		mov	r0, r2
 362 0222 1946     		mov	r1, r3
 363 0224 FFF7FEFF 		bl	USART_Init
  78:../QS/impl/QS_uart_stm32f4.c **** 
  79:../QS/impl/QS_uart_stm32f4.c **** 	/* Enable USART */
  80:../QS/impl/QS_uart_stm32f4.c **** 	USART_Cmd(usart_infos[uart_id].usart_ptr, ENABLE);
 364              		.loc 2 80 0
 365 0228 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 366 022a 40F20003 		movw	r3, #:lower16:usart_infos
 367 022e C0F20003 		movt	r3, #:upper16:usart_infos
 368 0232 4FEA0212 		lsl	r2, r2, #4
 369 0236 9B18     		adds	r3, r3, r2
 370 0238 1B68     		ldr	r3, [r3, #0]
 371 023a 1846     		mov	r0, r3
 372 023c 4FF00101 		mov	r1, #1
 373 0240 FFF7FEFF 		bl	USART_Cmd
  81:../QS/impl/QS_uart_stm32f4.c **** 
  82:../QS/impl/QS_uart_stm32f4.c **** 	return TRUE;
 374              		.loc 2 82 0
 375 0244 4FF00103 		mov	r3, #1
 376              	.L21:
  83:../QS/impl/QS_uart_stm32f4.c **** }
 377              		.loc 2 83 0
 378 0248 1846     		mov	r0, r3
 379 024a 07F12007 		add	r7, r7, #32
 380 024e BD46     		mov	sp, r7
 381 0250 80BD     		pop	{r7, pc}
 382              		.cfi_endproc
 383              	.LFE112:
 385 0252 00BF     		.align	2
 386              		.global	UART_IMPL_write
 387              		.thumb
 388              		.thumb_func
 390              	UART_IMPL_write:
 391              	.LFB113:
  84:../QS/impl/QS_uart_stm32f4.c **** 
  85:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_write(Uint8 uart_id, Uint8 data) {
 392              		.loc 2 85 0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 8
 395              		@ frame_needed = 1, uses_anonymous_args = 0
 396 0254 80B5     		push	{r7, lr}
 397              	.LCFI12:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 7, -8
 400              		.cfi_offset 14, -4
 401 0256 82B0     		sub	sp, sp, #8
 402              	.LCFI13:
 403              		.cfi_def_cfa_offset 16
 404 0258 00AF     		add	r7, sp, #0
 405              	.LCFI14:
 406              		.cfi_def_cfa_register 7
 407 025a 0246     		mov	r2, r0
 408 025c 0B46     		mov	r3, r1
 409 025e FA71     		strb	r2, [r7, #7]
 410 0260 BB71     		strb	r3, [r7, #6]
  86:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
  87:../QS/impl/QS_uart_stm32f4.c **** 	USART_SendData(usart_infos[uart_id].usart_ptr, data);
 411              		.loc 2 87 0
 412 0262 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 413 0264 40F20003 		movw	r3, #:lower16:usart_infos
 414 0268 C0F20003 		movt	r3, #:upper16:usart_infos
 415 026c 4FEA0212 		lsl	r2, r2, #4
 416 0270 9B18     		adds	r3, r3, r2
 417 0272 1A68     		ldr	r2, [r3, #0]
 418 0274 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 419 0276 9BB2     		uxth	r3, r3
 420 0278 1046     		mov	r0, r2
 421 027a 1946     		mov	r1, r3
 422 027c FFF7FEFF 		bl	USART_SendData
  88:../QS/impl/QS_uart_stm32f4.c **** }
 423              		.loc 2 88 0
 424 0280 07F10807 		add	r7, r7, #8
 425 0284 BD46     		mov	sp, r7
 426 0286 80BD     		pop	{r7, pc}
 427              		.cfi_endproc
 428              	.LFE113:
 430              		.align	2
 431              		.global	UART_IMPL_read
 432              		.thumb
 433              		.thumb_func
 435              	UART_IMPL_read:
 436              	.LFB114:
  89:../QS/impl/QS_uart_stm32f4.c **** 
  90:../QS/impl/QS_uart_stm32f4.c **** Uint8 UART_IMPL_read(Uint8 uart_id) {
 437              		.loc 2 90 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 8
 440              		@ frame_needed = 1, uses_anonymous_args = 0
 441 0288 80B5     		push	{r7, lr}
 442              	.LCFI15:
 443              		.cfi_def_cfa_offset 8
 444              		.cfi_offset 7, -8
 445              		.cfi_offset 14, -4
 446 028a 82B0     		sub	sp, sp, #8
 447              	.LCFI16:
 448              		.cfi_def_cfa_offset 16
 449 028c 00AF     		add	r7, sp, #0
 450              	.LCFI17:
 451              		.cfi_def_cfa_register 7
 452 028e 0346     		mov	r3, r0
 453 0290 FB71     		strb	r3, [r7, #7]
  91:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
  92:../QS/impl/QS_uart_stm32f4.c **** 	return (Uint8)USART_ReceiveData(usart_infos[uart_id].usart_ptr);
 454              		.loc 2 92 0
 455 0292 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 456 0294 40F20003 		movw	r3, #:lower16:usart_infos
 457 0298 C0F20003 		movt	r3, #:upper16:usart_infos
 458 029c 4FEA0212 		lsl	r2, r2, #4
 459 02a0 9B18     		adds	r3, r3, r2
 460 02a2 1B68     		ldr	r3, [r3, #0]
 461 02a4 1846     		mov	r0, r3
 462 02a6 FFF7FEFF 		bl	USART_ReceiveData
 463 02aa 0346     		mov	r3, r0
 464 02ac DBB2     		uxtb	r3, r3
  93:../QS/impl/QS_uart_stm32f4.c **** }
 465              		.loc 2 93 0
 466 02ae 1846     		mov	r0, r3
 467 02b0 07F10807 		add	r7, r7, #8
 468 02b4 BD46     		mov	sp, r7
 469 02b6 80BD     		pop	{r7, pc}
 470              		.cfi_endproc
 471              	.LFE114:
 473              		.align	2
 474              		.global	UART_IMPL_isRxEmpty
 475              		.thumb
 476              		.thumb_func
 478              	UART_IMPL_isRxEmpty:
 479              	.LFB115:
  94:../QS/impl/QS_uart_stm32f4.c **** 
  95:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_isRxEmpty(Uint8 uart_id) {
 480              		.loc 2 95 0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 8
 483              		@ frame_needed = 1, uses_anonymous_args = 0
 484 02b8 80B5     		push	{r7, lr}
 485              	.LCFI18:
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 7, -8
 488              		.cfi_offset 14, -4
 489 02ba 82B0     		sub	sp, sp, #8
 490              	.LCFI19:
 491              		.cfi_def_cfa_offset 16
 492 02bc 00AF     		add	r7, sp, #0
 493              	.LCFI20:
 494              		.cfi_def_cfa_register 7
 495 02be 0346     		mov	r3, r0
 496 02c0 FB71     		strb	r3, [r7, #7]
  96:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
  97:../QS/impl/QS_uart_stm32f4.c **** 	return !USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_RXNE);
 497              		.loc 2 97 0
 498 02c2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 499 02c4 40F20003 		movw	r3, #:lower16:usart_infos
 500 02c8 C0F20003 		movt	r3, #:upper16:usart_infos
 501 02cc 4FEA0212 		lsl	r2, r2, #4
 502 02d0 9B18     		adds	r3, r3, r2
 503 02d2 1B68     		ldr	r3, [r3, #0]
 504 02d4 1846     		mov	r0, r3
 505 02d6 4FF02001 		mov	r1, #32
 506 02da FFF7FEFF 		bl	USART_GetFlagStatus
 507 02de 0346     		mov	r3, r0
 508 02e0 002B     		cmp	r3, #0
 509 02e2 14BF     		ite	ne
 510 02e4 0023     		movne	r3, #0
 511 02e6 0123     		moveq	r3, #1
 512 02e8 DBB2     		uxtb	r3, r3
  98:../QS/impl/QS_uart_stm32f4.c **** }
 513              		.loc 2 98 0
 514 02ea 1846     		mov	r0, r3
 515 02ec 07F10807 		add	r7, r7, #8
 516 02f0 BD46     		mov	sp, r7
 517 02f2 80BD     		pop	{r7, pc}
 518              		.cfi_endproc
 519              	.LFE115:
 521              		.align	2
 522              		.global	UART_IMPL_isTxFull
 523              		.thumb
 524              		.thumb_func
 526              	UART_IMPL_isTxFull:
 527              	.LFB116:
  99:../QS/impl/QS_uart_stm32f4.c **** 
 100:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_isTxFull(Uint8 uart_id) {
 528              		.loc 2 100 0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 8
 531              		@ frame_needed = 1, uses_anonymous_args = 0
 532 02f4 80B5     		push	{r7, lr}
 533              	.LCFI21:
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 7, -8
 536              		.cfi_offset 14, -4
 537 02f6 82B0     		sub	sp, sp, #8
 538              	.LCFI22:
 539              		.cfi_def_cfa_offset 16
 540 02f8 00AF     		add	r7, sp, #0
 541              	.LCFI23:
 542              		.cfi_def_cfa_register 7
 543 02fa 0346     		mov	r3, r0
 544 02fc FB71     		strb	r3, [r7, #7]
 101:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 102:../QS/impl/QS_uart_stm32f4.c **** 	return !USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_TXE);
 545              		.loc 2 102 0
 546 02fe FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 547 0300 40F20003 		movw	r3, #:lower16:usart_infos
 548 0304 C0F20003 		movt	r3, #:upper16:usart_infos
 549 0308 4FEA0212 		lsl	r2, r2, #4
 550 030c 9B18     		adds	r3, r3, r2
 551 030e 1B68     		ldr	r3, [r3, #0]
 552 0310 1846     		mov	r0, r3
 553 0312 4FF08001 		mov	r1, #128
 554 0316 FFF7FEFF 		bl	USART_GetFlagStatus
 555 031a 0346     		mov	r3, r0
 556 031c 002B     		cmp	r3, #0
 557 031e 14BF     		ite	ne
 558 0320 0023     		movne	r3, #0
 559 0322 0123     		moveq	r3, #1
 560 0324 DBB2     		uxtb	r3, r3
 103:../QS/impl/QS_uart_stm32f4.c **** }
 561              		.loc 2 103 0
 562 0326 1846     		mov	r0, r3
 563 0328 07F10807 		add	r7, r7, #8
 564 032c BD46     		mov	sp, r7
 565 032e 80BD     		pop	{r7, pc}
 566              		.cfi_endproc
 567              	.LFE116:
 569              		.align	2
 570              		.global	UART_IMPL_isIdle
 571              		.thumb
 572              		.thumb_func
 574              	UART_IMPL_isIdle:
 575              	.LFB117:
 104:../QS/impl/QS_uart_stm32f4.c **** 
 105:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_isIdle(Uint8 uart_id) {
 576              		.loc 2 105 0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 8
 579              		@ frame_needed = 1, uses_anonymous_args = 0
 580 0330 80B5     		push	{r7, lr}
 581              	.LCFI24:
 582              		.cfi_def_cfa_offset 8
 583              		.cfi_offset 7, -8
 584              		.cfi_offset 14, -4
 585 0332 82B0     		sub	sp, sp, #8
 586              	.LCFI25:
 587              		.cfi_def_cfa_offset 16
 588 0334 00AF     		add	r7, sp, #0
 589              	.LCFI26:
 590              		.cfi_def_cfa_register 7
 591 0336 0346     		mov	r3, r0
 592 0338 FB71     		strb	r3, [r7, #7]
 106:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 107:../QS/impl/QS_uart_stm32f4.c **** 	return USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_TC);
 593              		.loc 2 107 0
 594 033a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 595 033c 40F20003 		movw	r3, #:lower16:usart_infos
 596 0340 C0F20003 		movt	r3, #:upper16:usart_infos
 597 0344 4FEA0212 		lsl	r2, r2, #4
 598 0348 9B18     		adds	r3, r3, r2
 599 034a 1B68     		ldr	r3, [r3, #0]
 600 034c 1846     		mov	r0, r3
 601 034e 4FF04001 		mov	r1, #64
 602 0352 FFF7FEFF 		bl	USART_GetFlagStatus
 603 0356 0346     		mov	r3, r0
 108:../QS/impl/QS_uart_stm32f4.c **** }
 604              		.loc 2 108 0
 605 0358 1846     		mov	r0, r3
 606 035a 07F10807 		add	r7, r7, #8
 607 035e BD46     		mov	sp, r7
 608 0360 80BD     		pop	{r7, pc}
 609              		.cfi_endproc
 610              	.LFE117:
 612 0362 00BF     		.align	2
 613              		.global	UART_IMPL_hasOverflow
 614              		.thumb
 615              		.thumb_func
 617              	UART_IMPL_hasOverflow:
 618              	.LFB118:
 109:../QS/impl/QS_uart_stm32f4.c **** 
 110:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_hasOverflow(Uint8 uart_id) {
 619              		.loc 2 110 0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 8
 622              		@ frame_needed = 1, uses_anonymous_args = 0
 623 0364 80B5     		push	{r7, lr}
 624              	.LCFI27:
 625              		.cfi_def_cfa_offset 8
 626              		.cfi_offset 7, -8
 627              		.cfi_offset 14, -4
 628 0366 82B0     		sub	sp, sp, #8
 629              	.LCFI28:
 630              		.cfi_def_cfa_offset 16
 631 0368 00AF     		add	r7, sp, #0
 632              	.LCFI29:
 633              		.cfi_def_cfa_register 7
 634 036a 0346     		mov	r3, r0
 635 036c FB71     		strb	r3, [r7, #7]
 111:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 112:../QS/impl/QS_uart_stm32f4.c **** 	return USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_ORE);
 636              		.loc 2 112 0
 637 036e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 638 0370 40F20003 		movw	r3, #:lower16:usart_infos
 639 0374 C0F20003 		movt	r3, #:upper16:usart_infos
 640 0378 4FEA0212 		lsl	r2, r2, #4
 641 037c 9B18     		adds	r3, r3, r2
 642 037e 1B68     		ldr	r3, [r3, #0]
 643 0380 1846     		mov	r0, r3
 644 0382 4FF00801 		mov	r1, #8
 645 0386 FFF7FEFF 		bl	USART_GetFlagStatus
 646 038a 0346     		mov	r3, r0
 113:../QS/impl/QS_uart_stm32f4.c **** }
 647              		.loc 2 113 0
 648 038c 1846     		mov	r0, r3
 649 038e 07F10807 		add	r7, r7, #8
 650 0392 BD46     		mov	sp, r7
 651 0394 80BD     		pop	{r7, pc}
 652              		.cfi_endproc
 653              	.LFE118:
 655 0396 00BF     		.align	2
 656              		.global	UART_IMPL_hasFrameError
 657              		.thumb
 658              		.thumb_func
 660              	UART_IMPL_hasFrameError:
 661              	.LFB119:
 114:../QS/impl/QS_uart_stm32f4.c **** 
 115:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_hasFrameError(Uint8 uart_id) {
 662              		.loc 2 115 0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 8
 665              		@ frame_needed = 1, uses_anonymous_args = 0
 666 0398 90B5     		push	{r4, r7, lr}
 667              	.LCFI30:
 668              		.cfi_def_cfa_offset 12
 669              		.cfi_offset 4, -12
 670              		.cfi_offset 7, -8
 671              		.cfi_offset 14, -4
 672 039a 83B0     		sub	sp, sp, #12
 673              	.LCFI31:
 674              		.cfi_def_cfa_offset 24
 675 039c 00AF     		add	r7, sp, #0
 676              	.LCFI32:
 677              		.cfi_def_cfa_register 7
 678 039e 0346     		mov	r3, r0
 679 03a0 FB71     		strb	r3, [r7, #7]
 116:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 117:../QS/impl/QS_uart_stm32f4.c **** 	return USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_FE) |
 680              		.loc 2 117 0
 681 03a2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 682 03a4 40F20003 		movw	r3, #:lower16:usart_infos
 683 03a8 C0F20003 		movt	r3, #:upper16:usart_infos
 684 03ac 4FEA0212 		lsl	r2, r2, #4
 685 03b0 9B18     		adds	r3, r3, r2
 686 03b2 1B68     		ldr	r3, [r3, #0]
 687 03b4 1846     		mov	r0, r3
 688 03b6 4FF00201 		mov	r1, #2
 689 03ba FFF7FEFF 		bl	USART_GetFlagStatus
 690 03be 0346     		mov	r3, r0
 691 03c0 1C46     		mov	r4, r3
 118:../QS/impl/QS_uart_stm32f4.c **** 			USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_NE);
 692              		.loc 2 118 0
 693 03c2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 694 03c4 40F20003 		movw	r3, #:lower16:usart_infos
 695 03c8 C0F20003 		movt	r3, #:upper16:usart_infos
 696 03cc 4FEA0212 		lsl	r2, r2, #4
 697 03d0 9B18     		adds	r3, r3, r2
 698 03d2 1B68     		ldr	r3, [r3, #0]
 699 03d4 1846     		mov	r0, r3
 700 03d6 4FF00401 		mov	r1, #4
 701 03da FFF7FEFF 		bl	USART_GetFlagStatus
 702 03de 0346     		mov	r3, r0
 117:../QS/impl/QS_uart_stm32f4.c **** 	return USART_GetFlagStatus(usart_infos[uart_id].usart_ptr, USART_FLAG_FE) |
 703              		.loc 2 117 0
 704 03e0 2343     		orrs	r3, r3, r4
 705 03e2 DBB2     		uxtb	r3, r3
 119:../QS/impl/QS_uart_stm32f4.c **** }
 706              		.loc 2 119 0
 707 03e4 1846     		mov	r0, r3
 708 03e6 07F10C07 		add	r7, r7, #12
 709 03ea BD46     		mov	sp, r7
 710 03ec 90BD     		pop	{r4, r7, pc}
 711              		.cfi_endproc
 712              	.LFE119:
 714 03ee 00BF     		.align	2
 715              		.global	UART_IMPL_resetErrors
 716              		.thumb
 717              		.thumb_func
 719              	UART_IMPL_resetErrors:
 720              	.LFB120:
 120:../QS/impl/QS_uart_stm32f4.c **** 
 121:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_resetErrors(Uint8 uart_id) {
 721              		.loc 2 121 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 8
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725 03f0 80B5     		push	{r7, lr}
 726              	.LCFI33:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 7, -8
 729              		.cfi_offset 14, -4
 730 03f2 82B0     		sub	sp, sp, #8
 731              	.LCFI34:
 732              		.cfi_def_cfa_offset 16
 733 03f4 00AF     		add	r7, sp, #0
 734              	.LCFI35:
 735              		.cfi_def_cfa_register 7
 736 03f6 0346     		mov	r3, r0
 737 03f8 FB71     		strb	r3, [r7, #7]
 122:../QS/impl/QS_uart_stm32f4.c **** 	if(UART_IMPL_hasOverflow(uart_id) || UART_IMPL_hasFrameError(uart_id)) {
 738              		.loc 2 122 0
 739 03fa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 740 03fc 1846     		mov	r0, r3
 741 03fe FFF7FEFF 		bl	UART_IMPL_hasOverflow
 742 0402 0346     		mov	r3, r0
 743 0404 002B     		cmp	r3, #0
 744 0406 06D1     		bne	.L36
 745              		.loc 2 122 0 is_stmt 0 discriminator 1
 746 0408 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 747 040a 1846     		mov	r0, r3
 748 040c FFF7FEFF 		bl	UART_IMPL_hasFrameError
 749 0410 0346     		mov	r3, r0
 750 0412 002B     		cmp	r3, #0
 751 0414 06D0     		beq	.L37
 752              	.L36:
 123:../QS/impl/QS_uart_stm32f4.c **** 		UART_IMPL_read(uart_id);
 753              		.loc 2 123 0 is_stmt 1
 754 0416 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 755 0418 1846     		mov	r0, r3
 756 041a FFF7FEFF 		bl	UART_IMPL_read
 124:../QS/impl/QS_uart_stm32f4.c **** 		return TRUE;
 757              		.loc 2 124 0
 758 041e 4FF00103 		mov	r3, #1
 759 0422 01E0     		b	.L38
 760              	.L37:
 125:../QS/impl/QS_uart_stm32f4.c **** 	}
 126:../QS/impl/QS_uart_stm32f4.c **** 	return FALSE;
 761              		.loc 2 126 0
 762 0424 4FF00003 		mov	r3, #0
 763              	.L38:
 127:../QS/impl/QS_uart_stm32f4.c **** }
 764              		.loc 2 127 0
 765 0428 1846     		mov	r0, r3
 766 042a 07F10807 		add	r7, r7, #8
 767 042e BD46     		mov	sp, r7
 768 0430 80BD     		pop	{r7, pc}
 769              		.cfi_endproc
 770              	.LFE120:
 772 0432 00BF     		.align	2
 773              		.global	UART_IMPL_setRxItPaused
 774              		.thumb
 775              		.thumb_func
 777              	UART_IMPL_setRxItPaused:
 778              	.LFB121:
 128:../QS/impl/QS_uart_stm32f4.c **** 
 129:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_setRxItPaused(Uint8 uart_id, bool_e pause) {
 779              		.loc 2 129 0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 8
 782              		@ frame_needed = 1, uses_anonymous_args = 0
 783 0434 80B5     		push	{r7, lr}
 784              	.LCFI36:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 7, -8
 787              		.cfi_offset 14, -4
 788 0436 82B0     		sub	sp, sp, #8
 789              	.LCFI37:
 790              		.cfi_def_cfa_offset 16
 791 0438 00AF     		add	r7, sp, #0
 792              	.LCFI38:
 793              		.cfi_def_cfa_register 7
 794 043a 0246     		mov	r2, r0
 795 043c 0B46     		mov	r3, r1
 796 043e FA71     		strb	r2, [r7, #7]
 797 0440 BB71     		strb	r3, [r7, #6]
 130:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 131:../QS/impl/QS_uart_stm32f4.c **** 	if(pause)
 798              		.loc 2 131 0
 799 0442 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 800 0444 002B     		cmp	r3, #0
 801 0446 10D0     		beq	.L40
 132:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_DisableIRQ(usart_infos[uart_id].usart_irq);
 802              		.loc 2 132 0
 803 0448 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 804 044a 40F20003 		movw	r3, #:lower16:usart_infos
 805 044e C0F20003 		movt	r3, #:upper16:usart_infos
 806 0452 4FEA0212 		lsl	r2, r2, #4
 807 0456 9B18     		adds	r3, r3, r2
 808 0458 03F10403 		add	r3, r3, #4
 809 045c 1B68     		ldr	r3, [r3, #0]
 810 045e DBB2     		uxtb	r3, r3
 811 0460 5BB2     		sxtb	r3, r3
 812 0462 1846     		mov	r0, r3
 813 0464 FFF7E8FD 		bl	NVIC_DisableIRQ
 814 0468 0FE0     		b	.L39
 815              	.L40:
 133:../QS/impl/QS_uart_stm32f4.c **** 	else
 134:../QS/impl/QS_uart_stm32f4.c **** 		NVIC_EnableIRQ(usart_infos[uart_id].usart_irq);
 816              		.loc 2 134 0
 817 046a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 818 046c 40F20003 		movw	r3, #:lower16:usart_infos
 819 0470 C0F20003 		movt	r3, #:upper16:usart_infos
 820 0474 4FEA0212 		lsl	r2, r2, #4
 821 0478 9B18     		adds	r3, r3, r2
 822 047a 03F10403 		add	r3, r3, #4
 823 047e 1B68     		ldr	r3, [r3, #0]
 824 0480 DBB2     		uxtb	r3, r3
 825 0482 5BB2     		sxtb	r3, r3
 826 0484 1846     		mov	r0, r3
 827 0486 FFF7BBFD 		bl	NVIC_EnableIRQ
 828              	.L39:
 135:../QS/impl/QS_uart_stm32f4.c **** }
 829              		.loc 2 135 0
 830 048a 07F10807 		add	r7, r7, #8
 831 048e BD46     		mov	sp, r7
 832 0490 80BD     		pop	{r7, pc}
 833              		.cfi_endproc
 834              	.LFE121:
 836 0492 00BF     		.align	2
 837              		.global	UART_IMPL_setTxItPaused
 838              		.thumb
 839              		.thumb_func
 841              	UART_IMPL_setTxItPaused:
 842              	.LFB122:
 136:../QS/impl/QS_uart_stm32f4.c **** 
 137:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_setTxItPaused(Uint8 uart_id, bool_e pause) {
 843              		.loc 2 137 0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 8
 846              		@ frame_needed = 1, uses_anonymous_args = 0
 847 0494 80B5     		push	{r7, lr}
 848              	.LCFI39:
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 7, -8
 851              		.cfi_offset 14, -4
 852 0496 82B0     		sub	sp, sp, #8
 853              	.LCFI40:
 854              		.cfi_def_cfa_offset 16
 855 0498 00AF     		add	r7, sp, #0
 856              	.LCFI41:
 857              		.cfi_def_cfa_register 7
 858 049a 0246     		mov	r2, r0
 859 049c 0B46     		mov	r3, r1
 860 049e FA71     		strb	r2, [r7, #7]
 861 04a0 BB71     		strb	r3, [r7, #6]
 138:../QS/impl/QS_uart_stm32f4.c **** 	UART_IMPL_setRxItPaused(uart_id, pause);
 862              		.loc 2 138 0
 863 04a2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 864 04a4 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 865 04a6 1046     		mov	r0, r2
 866 04a8 1946     		mov	r1, r3
 867 04aa FFF7FEFF 		bl	UART_IMPL_setRxItPaused
 139:../QS/impl/QS_uart_stm32f4.c **** }
 868              		.loc 2 139 0
 869 04ae 07F10807 		add	r7, r7, #8
 870 04b2 BD46     		mov	sp, r7
 871 04b4 80BD     		pop	{r7, pc}
 872              		.cfi_endproc
 873              	.LFE122:
 875 04b6 00BF     		.align	2
 876              		.global	UART_IMPL_setRxItEnabled
 877              		.thumb
 878              		.thumb_func
 880              	UART_IMPL_setRxItEnabled:
 881              	.LFB123:
 140:../QS/impl/QS_uart_stm32f4.c **** 
 141:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_setRxItEnabled(Uint8 uart_id, bool_e enable) {
 882              		.loc 2 141 0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 8
 885              		@ frame_needed = 1, uses_anonymous_args = 0
 886 04b8 80B5     		push	{r7, lr}
 887              	.LCFI42:
 888              		.cfi_def_cfa_offset 8
 889              		.cfi_offset 7, -8
 890              		.cfi_offset 14, -4
 891 04ba 82B0     		sub	sp, sp, #8
 892              	.LCFI43:
 893              		.cfi_def_cfa_offset 16
 894 04bc 00AF     		add	r7, sp, #0
 895              	.LCFI44:
 896              		.cfi_def_cfa_register 7
 897 04be 0246     		mov	r2, r0
 898 04c0 0B46     		mov	r3, r1
 899 04c2 FA71     		strb	r2, [r7, #7]
 900 04c4 BB71     		strb	r3, [r7, #6]
 142:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 143:../QS/impl/QS_uart_stm32f4.c **** 	USART_ITConfig(usart_infos[uart_id].usart_ptr, USART_IT_RXNE, enable);
 901              		.loc 2 143 0
 902 04c6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 903 04c8 40F20003 		movw	r3, #:lower16:usart_infos
 904 04cc C0F20003 		movt	r3, #:upper16:usart_infos
 905 04d0 4FEA0212 		lsl	r2, r2, #4
 906 04d4 9B18     		adds	r3, r3, r2
 907 04d6 1A68     		ldr	r2, [r3, #0]
 908 04d8 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 909 04da 1046     		mov	r0, r2
 910 04dc 40F22551 		movw	r1, #1317
 911 04e0 1A46     		mov	r2, r3
 912 04e2 FFF7FEFF 		bl	USART_ITConfig
 144:../QS/impl/QS_uart_stm32f4.c **** }
 913              		.loc 2 144 0
 914 04e6 07F10807 		add	r7, r7, #8
 915 04ea BD46     		mov	sp, r7
 916 04ec 80BD     		pop	{r7, pc}
 917              		.cfi_endproc
 918              	.LFE123:
 920 04ee 00BF     		.align	2
 921              		.global	UART_IMPL_setTxItEnabled
 922              		.thumb
 923              		.thumb_func
 925              	UART_IMPL_setTxItEnabled:
 926              	.LFB124:
 145:../QS/impl/QS_uart_stm32f4.c **** 
 146:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_setTxItEnabled(Uint8 uart_id, bool_e enable) {
 927              		.loc 2 146 0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 8
 930              		@ frame_needed = 1, uses_anonymous_args = 0
 931 04f0 80B5     		push	{r7, lr}
 932              	.LCFI45:
 933              		.cfi_def_cfa_offset 8
 934              		.cfi_offset 7, -8
 935              		.cfi_offset 14, -4
 936 04f2 82B0     		sub	sp, sp, #8
 937              	.LCFI46:
 938              		.cfi_def_cfa_offset 16
 939 04f4 00AF     		add	r7, sp, #0
 940              	.LCFI47:
 941              		.cfi_def_cfa_register 7
 942 04f6 0246     		mov	r2, r0
 943 04f8 0B46     		mov	r3, r1
 944 04fa FA71     		strb	r2, [r7, #7]
 945 04fc BB71     		strb	r3, [r7, #6]
 147:../QS/impl/QS_uart_stm32f4.c **** 	assert(uart_id < UART_IMPL_NUM);
 148:../QS/impl/QS_uart_stm32f4.c **** 	USART_ITConfig(usart_infos[uart_id].usart_ptr, USART_IT_TXE, enable);
 946              		.loc 2 148 0
 947 04fe FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 948 0500 40F20003 		movw	r3, #:lower16:usart_infos
 949 0504 C0F20003 		movt	r3, #:upper16:usart_infos
 950 0508 4FEA0212 		lsl	r2, r2, #4
 951 050c 9B18     		adds	r3, r3, r2
 952 050e 1A68     		ldr	r2, [r3, #0]
 953 0510 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 954 0512 1046     		mov	r0, r2
 955 0514 40F22771 		movw	r1, #1831
 956 0518 1A46     		mov	r2, r3
 957 051a FFF7FEFF 		bl	USART_ITConfig
 149:../QS/impl/QS_uart_stm32f4.c **** }
 958              		.loc 2 149 0
 959 051e 07F10807 		add	r7, r7, #8
 960 0522 BD46     		mov	sp, r7
 961 0524 80BD     		pop	{r7, pc}
 962              		.cfi_endproc
 963              	.LFE124:
 965 0526 00BF     		.align	2
 966              		.global	UART_IMPL_ackRxIt
 967              		.thumb
 968              		.thumb_func
 970              	UART_IMPL_ackRxIt:
 971              	.LFB125:
 150:../QS/impl/QS_uart_stm32f4.c **** 
 151:../QS/impl/QS_uart_stm32f4.c **** //Ne fait rien car c'est la lecture/ecriture du buffer uart qui dclenche des interruptions (level-
 152:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_ackRxIt(Uint8 uart_id) {
 972              		.loc 2 152 0
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 8
 975              		@ frame_needed = 1, uses_anonymous_args = 0
 976              		@ link register save eliminated.
 977 0528 80B4     		push	{r7}
 978              	.LCFI48:
 979              		.cfi_def_cfa_offset 4
 980              		.cfi_offset 7, -4
 981 052a 83B0     		sub	sp, sp, #12
 982              	.LCFI49:
 983              		.cfi_def_cfa_offset 16
 984 052c 00AF     		add	r7, sp, #0
 985              	.LCFI50:
 986              		.cfi_def_cfa_register 7
 987 052e 0346     		mov	r3, r0
 988 0530 FB71     		strb	r3, [r7, #7]
 153:../QS/impl/QS_uart_stm32f4.c **** //	assert(uart_id < UART_IMPL_NUM);
 154:../QS/impl/QS_uart_stm32f4.c **** //	USART_ClearITPendingBit(usart_infos[uart_id].usart_ptr, USART_IT_RXNE);
 155:../QS/impl/QS_uart_stm32f4.c **** }
 989              		.loc 2 155 0
 990 0532 07F10C07 		add	r7, r7, #12
 991 0536 BD46     		mov	sp, r7
 992 0538 80BC     		pop	{r7}
 993 053a 7047     		bx	lr
 994              		.cfi_endproc
 995              	.LFE125:
 997              		.align	2
 998              		.global	UART_IMPL_ackTxIt
 999              		.thumb
 1000              		.thumb_func
 1002              	UART_IMPL_ackTxIt:
 1003              	.LFB126:
 156:../QS/impl/QS_uart_stm32f4.c **** 
 157:../QS/impl/QS_uart_stm32f4.c **** void UART_IMPL_ackTxIt(Uint8 uart_id) {
 1004              		.loc 2 157 0
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 8
 1007              		@ frame_needed = 1, uses_anonymous_args = 0
 1008              		@ link register save eliminated.
 1009 053c 80B4     		push	{r7}
 1010              	.LCFI51:
 1011              		.cfi_def_cfa_offset 4
 1012              		.cfi_offset 7, -4
 1013 053e 83B0     		sub	sp, sp, #12
 1014              	.LCFI52:
 1015              		.cfi_def_cfa_offset 16
 1016 0540 00AF     		add	r7, sp, #0
 1017              	.LCFI53:
 1018              		.cfi_def_cfa_register 7
 1019 0542 0346     		mov	r3, r0
 1020 0544 FB71     		strb	r3, [r7, #7]
 158:../QS/impl/QS_uart_stm32f4.c **** //	assert(uart_id < UART_IMPL_NUM);
 159:../QS/impl/QS_uart_stm32f4.c **** //	USART_ClearITPendingBit(usart_infos[uart_id].usart_ptr, USART_IT_TXE);
 160:../QS/impl/QS_uart_stm32f4.c **** }
 1021              		.loc 2 160 0
 1022 0546 07F10C07 		add	r7, r7, #12
 1023 054a BD46     		mov	sp, r7
 1024 054c 80BC     		pop	{r7}
 1025 054e 7047     		bx	lr
 1026              		.cfi_endproc
 1027              	.LFE126:
 1029              		.align	2
 1030              		.global	UART_IMPL_isRxItTriggered
 1031              		.thumb
 1032              		.thumb_func
 1034              	UART_IMPL_isRxItTriggered:
 1035              	.LFB127:
 161:../QS/impl/QS_uart_stm32f4.c **** 
 162:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_isRxItTriggered(Uint8 uart_id) {
 1036              		.loc 2 162 0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 1, uses_anonymous_args = 0
 1040 0550 80B5     		push	{r7, lr}
 1041              	.LCFI54:
 1042              		.cfi_def_cfa_offset 8
 1043              		.cfi_offset 7, -8
 1044              		.cfi_offset 14, -4
 1045 0552 82B0     		sub	sp, sp, #8
 1046              	.LCFI55:
 1047              		.cfi_def_cfa_offset 16
 1048 0554 00AF     		add	r7, sp, #0
 1049              	.LCFI56:
 1050              		.cfi_def_cfa_register 7
 1051 0556 0346     		mov	r3, r0
 1052 0558 FB71     		strb	r3, [r7, #7]
 163:../QS/impl/QS_uart_stm32f4.c **** 	return !UART_IMPL_isRxEmpty(uart_id);
 1053              		.loc 2 163 0
 1054 055a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1055 055c 1846     		mov	r0, r3
 1056 055e FFF7FEFF 		bl	UART_IMPL_isRxEmpty
 1057 0562 0346     		mov	r3, r0
 1058 0564 002B     		cmp	r3, #0
 1059 0566 14BF     		ite	ne
 1060 0568 0023     		movne	r3, #0
 1061 056a 0123     		moveq	r3, #1
 1062 056c DBB2     		uxtb	r3, r3
 164:../QS/impl/QS_uart_stm32f4.c **** }
 1063              		.loc 2 164 0
 1064 056e 1846     		mov	r0, r3
 1065 0570 07F10807 		add	r7, r7, #8
 1066 0574 BD46     		mov	sp, r7
 1067 0576 80BD     		pop	{r7, pc}
 1068              		.cfi_endproc
 1069              	.LFE127:
 1071              		.align	2
 1072              		.global	UART_IMPL_isTxItTriggered
 1073              		.thumb
 1074              		.thumb_func
 1076              	UART_IMPL_isTxItTriggered:
 1077              	.LFB128:
 165:../QS/impl/QS_uart_stm32f4.c **** 
 166:../QS/impl/QS_uart_stm32f4.c **** bool_e UART_IMPL_isTxItTriggered(Uint8 uart_id) {
 1078              		.loc 2 166 0
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 8
 1081              		@ frame_needed = 1, uses_anonymous_args = 0
 1082 0578 80B5     		push	{r7, lr}
 1083              	.LCFI57:
 1084              		.cfi_def_cfa_offset 8
 1085              		.cfi_offset 7, -8
 1086              		.cfi_offset 14, -4
 1087 057a 82B0     		sub	sp, sp, #8
 1088              	.LCFI58:
 1089              		.cfi_def_cfa_offset 16
 1090 057c 00AF     		add	r7, sp, #0
 1091              	.LCFI59:
 1092              		.cfi_def_cfa_register 7
 1093 057e 0346     		mov	r3, r0
 1094 0580 FB71     		strb	r3, [r7, #7]
 167:../QS/impl/QS_uart_stm32f4.c **** 	return !UART_IMPL_isTxFull(uart_id);
 1095              		.loc 2 167 0
 1096 0582 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1097 0584 1846     		mov	r0, r3
 1098 0586 FFF7FEFF 		bl	UART_IMPL_isTxFull
 1099 058a 0346     		mov	r3, r0
 1100 058c 002B     		cmp	r3, #0
 1101 058e 14BF     		ite	ne
 1102 0590 0023     		movne	r3, #0
 1103 0592 0123     		moveq	r3, #1
 1104 0594 DBB2     		uxtb	r3, r3
 168:../QS/impl/QS_uart_stm32f4.c **** }
 1105              		.loc 2 168 0
 1106 0596 1846     		mov	r0, r3
 1107 0598 07F10807 		add	r7, r7, #8
 1108 059c BD46     		mov	sp, r7
 1109 059e 80BD     		pop	{r7, pc}
 1110              		.cfi_endproc
 1111              	.LFE128:
 1113              		.align	2
 1114              		.weak	UART1_RX_Interrupt
 1115              		.thumb
 1116              		.thumb_func
 1118              	UART1_RX_Interrupt:
 1119              	.LFB129:
 169:../QS/impl/QS_uart_stm32f4.c **** 
 170:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART1_RX_Interrupt() {}
 1120              		.loc 2 170 0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 1, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
 1125 05a0 80B4     		push	{r7}
 1126              	.LCFI60:
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 7, -4
 1129 05a2 00AF     		add	r7, sp, #0
 1130              	.LCFI61:
 1131              		.cfi_def_cfa_register 7
 1132              		.loc 2 170 0
 1133 05a4 BD46     		mov	sp, r7
 1134 05a6 80BC     		pop	{r7}
 1135 05a8 7047     		bx	lr
 1136              		.cfi_endproc
 1137              	.LFE129:
 1139 05aa 00BF     		.align	2
 1140              		.weak	UART1_TX_Interrupt
 1141              		.thumb
 1142              		.thumb_func
 1144              	UART1_TX_Interrupt:
 1145              	.LFB130:
 171:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART1_TX_Interrupt() {}
 1146              		.loc 2 171 0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 1, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 1151 05ac 80B4     		push	{r7}
 1152              	.LCFI62:
 1153              		.cfi_def_cfa_offset 4
 1154              		.cfi_offset 7, -4
 1155 05ae 00AF     		add	r7, sp, #0
 1156              	.LCFI63:
 1157              		.cfi_def_cfa_register 7
 1158              		.loc 2 171 0
 1159 05b0 BD46     		mov	sp, r7
 1160 05b2 80BC     		pop	{r7}
 1161 05b4 7047     		bx	lr
 1162              		.cfi_endproc
 1163              	.LFE130:
 1165 05b6 00BF     		.align	2
 1166              		.weak	UART2_RX_Interrupt
 1167              		.thumb
 1168              		.thumb_func
 1170              	UART2_RX_Interrupt:
 1171              	.LFB131:
 172:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART2_RX_Interrupt() {}
 1172              		.loc 2 172 0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 0
 1175              		@ frame_needed = 1, uses_anonymous_args = 0
 1176              		@ link register save eliminated.
 1177 05b8 80B4     		push	{r7}
 1178              	.LCFI64:
 1179              		.cfi_def_cfa_offset 4
 1180              		.cfi_offset 7, -4
 1181 05ba 00AF     		add	r7, sp, #0
 1182              	.LCFI65:
 1183              		.cfi_def_cfa_register 7
 1184              		.loc 2 172 0
 1185 05bc BD46     		mov	sp, r7
 1186 05be 80BC     		pop	{r7}
 1187 05c0 7047     		bx	lr
 1188              		.cfi_endproc
 1189              	.LFE131:
 1191 05c2 00BF     		.align	2
 1192              		.weak	UART2_TX_Interrupt
 1193              		.thumb
 1194              		.thumb_func
 1196              	UART2_TX_Interrupt:
 1197              	.LFB132:
 173:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART2_TX_Interrupt() {}
 1198              		.loc 2 173 0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 1, uses_anonymous_args = 0
 1202              		@ link register save eliminated.
 1203 05c4 80B4     		push	{r7}
 1204              	.LCFI66:
 1205              		.cfi_def_cfa_offset 4
 1206              		.cfi_offset 7, -4
 1207 05c6 00AF     		add	r7, sp, #0
 1208              	.LCFI67:
 1209              		.cfi_def_cfa_register 7
 1210              		.loc 2 173 0
 1211 05c8 BD46     		mov	sp, r7
 1212 05ca 80BC     		pop	{r7}
 1213 05cc 7047     		bx	lr
 1214              		.cfi_endproc
 1215              	.LFE132:
 1217 05ce 00BF     		.align	2
 1218              		.weak	UART3_RX_Interrupt
 1219              		.thumb
 1220              		.thumb_func
 1222              	UART3_RX_Interrupt:
 1223              	.LFB133:
 174:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART3_RX_Interrupt() {}
 1224              		.loc 2 174 0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 1, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 1229 05d0 80B4     		push	{r7}
 1230              	.LCFI68:
 1231              		.cfi_def_cfa_offset 4
 1232              		.cfi_offset 7, -4
 1233 05d2 00AF     		add	r7, sp, #0
 1234              	.LCFI69:
 1235              		.cfi_def_cfa_register 7
 1236              		.loc 2 174 0
 1237 05d4 BD46     		mov	sp, r7
 1238 05d6 80BC     		pop	{r7}
 1239 05d8 7047     		bx	lr
 1240              		.cfi_endproc
 1241              	.LFE133:
 1243 05da 00BF     		.align	2
 1244              		.weak	UART3_TX_Interrupt
 1245              		.thumb
 1246              		.thumb_func
 1248              	UART3_TX_Interrupt:
 1249              	.LFB134:
 175:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void UART3_TX_Interrupt() {}
 1250              		.loc 2 175 0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 1, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 1255 05dc 80B4     		push	{r7}
 1256              	.LCFI70:
 1257              		.cfi_def_cfa_offset 4
 1258              		.cfi_offset 7, -4
 1259 05de 00AF     		add	r7, sp, #0
 1260              	.LCFI71:
 1261              		.cfi_def_cfa_register 7
 1262              		.loc 2 175 0
 1263 05e0 BD46     		mov	sp, r7
 1264 05e2 80BC     		pop	{r7}
 1265 05e4 7047     		bx	lr
 1266              		.cfi_endproc
 1267              	.LFE134:
 1269 05e6 00BF     		.align	2
 1270              		.weak	USART1_IRQHandler
 1271              		.thumb
 1272              		.thumb_func
 1274              	USART1_IRQHandler:
 1275              	.LFB135:
 176:../QS/impl/QS_uart_stm32f4.c **** 
 177:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void USART1_IRQHandler() {
 1276              		.loc 2 177 0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 1, uses_anonymous_args = 0
 1280 05e8 80B5     		push	{r7, lr}
 1281              	.LCFI72:
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 7, -8
 1284              		.cfi_offset 14, -4
 1285 05ea 00AF     		add	r7, sp, #0
 1286              	.LCFI73:
 1287              		.cfi_def_cfa_register 7
 178:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART1, USART_IT_RXNE))
 1288              		.loc 2 178 0
 1289 05ec 4FF48050 		mov	r0, #4096
 1290 05f0 C4F20100 		movt	r0, 16385
 1291 05f4 40F22551 		movw	r1, #1317
 1292 05f8 FFF7FEFF 		bl	USART_GetITStatus
 1293 05fc 0346     		mov	r3, r0
 1294 05fe 002B     		cmp	r3, #0
 1295 0600 01D0     		beq	.L58
 179:../QS/impl/QS_uart_stm32f4.c **** 		UART1_RX_Interrupt();
 1296              		.loc 2 179 0
 1297 0602 FFF7FEFF 		bl	UART1_RX_Interrupt
 1298              	.L58:
 180:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART1, USART_IT_TXE))
 1299              		.loc 2 180 0
 1300 0606 4FF48050 		mov	r0, #4096
 1301 060a C4F20100 		movt	r0, 16385
 1302 060e 40F22771 		movw	r1, #1831
 1303 0612 FFF7FEFF 		bl	USART_GetITStatus
 1304 0616 0346     		mov	r3, r0
 1305 0618 002B     		cmp	r3, #0
 1306 061a 01D0     		beq	.L57
 181:../QS/impl/QS_uart_stm32f4.c **** 		UART1_RX_Interrupt();
 1307              		.loc 2 181 0
 1308 061c FFF7FEFF 		bl	UART1_RX_Interrupt
 1309              	.L57:
 182:../QS/impl/QS_uart_stm32f4.c **** }
 1310              		.loc 2 182 0
 1311 0620 80BD     		pop	{r7, pc}
 1312              		.cfi_endproc
 1313              	.LFE135:
 1315 0622 00BF     		.align	2
 1316              		.weak	USART2_IRQHandler
 1317              		.thumb
 1318              		.thumb_func
 1320              	USART2_IRQHandler:
 1321              	.LFB136:
 183:../QS/impl/QS_uart_stm32f4.c **** 
 184:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void USART2_IRQHandler() {
 1322              		.loc 2 184 0
 1323              		.cfi_startproc
 1324              		@ args = 0, pretend = 0, frame = 0
 1325              		@ frame_needed = 1, uses_anonymous_args = 0
 1326 0624 80B5     		push	{r7, lr}
 1327              	.LCFI74:
 1328              		.cfi_def_cfa_offset 8
 1329              		.cfi_offset 7, -8
 1330              		.cfi_offset 14, -4
 1331 0626 00AF     		add	r7, sp, #0
 1332              	.LCFI75:
 1333              		.cfi_def_cfa_register 7
 185:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART2, USART_IT_RXNE))
 1334              		.loc 2 185 0
 1335 0628 4FF48840 		mov	r0, #17408
 1336 062c C4F20000 		movt	r0, 16384
 1337 0630 40F22551 		movw	r1, #1317
 1338 0634 FFF7FEFF 		bl	USART_GetITStatus
 1339 0638 0346     		mov	r3, r0
 1340 063a 002B     		cmp	r3, #0
 1341 063c 01D0     		beq	.L61
 186:../QS/impl/QS_uart_stm32f4.c **** 		UART2_RX_Interrupt();
 1342              		.loc 2 186 0
 1343 063e FFF7FEFF 		bl	UART2_RX_Interrupt
 1344              	.L61:
 187:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART2, USART_IT_TXE))
 1345              		.loc 2 187 0
 1346 0642 4FF48840 		mov	r0, #17408
 1347 0646 C4F20000 		movt	r0, 16384
 1348 064a 40F22771 		movw	r1, #1831
 1349 064e FFF7FEFF 		bl	USART_GetITStatus
 1350 0652 0346     		mov	r3, r0
 1351 0654 002B     		cmp	r3, #0
 1352 0656 01D0     		beq	.L60
 188:../QS/impl/QS_uart_stm32f4.c **** 		UART2_RX_Interrupt();
 1353              		.loc 2 188 0
 1354 0658 FFF7FEFF 		bl	UART2_RX_Interrupt
 1355              	.L60:
 189:../QS/impl/QS_uart_stm32f4.c **** }
 1356              		.loc 2 189 0
 1357 065c 80BD     		pop	{r7, pc}
 1358              		.cfi_endproc
 1359              	.LFE136:
 1361 065e 00BF     		.align	2
 1362              		.weak	USART3_IRQHandler
 1363              		.thumb
 1364              		.thumb_func
 1366              	USART3_IRQHandler:
 1367              	.LFB137:
 190:../QS/impl/QS_uart_stm32f4.c **** 
 191:../QS/impl/QS_uart_stm32f4.c **** __attribute__((weak)) void USART3_IRQHandler() {
 1368              		.loc 2 191 0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 0
 1371              		@ frame_needed = 1, uses_anonymous_args = 0
 1372 0660 80B5     		push	{r7, lr}
 1373              	.LCFI76:
 1374              		.cfi_def_cfa_offset 8
 1375              		.cfi_offset 7, -8
 1376              		.cfi_offset 14, -4
 1377 0662 00AF     		add	r7, sp, #0
 1378              	.LCFI77:
 1379              		.cfi_def_cfa_register 7
 192:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART3, USART_IT_RXNE))
 1380              		.loc 2 192 0
 1381 0664 4FF49040 		mov	r0, #18432
 1382 0668 C4F20000 		movt	r0, 16384
 1383 066c 40F22551 		movw	r1, #1317
 1384 0670 FFF7FEFF 		bl	USART_GetITStatus
 1385 0674 0346     		mov	r3, r0
 1386 0676 002B     		cmp	r3, #0
 1387 0678 01D0     		beq	.L64
 193:../QS/impl/QS_uart_stm32f4.c **** 		UART3_RX_Interrupt();
 1388              		.loc 2 193 0
 1389 067a FFF7FEFF 		bl	UART3_RX_Interrupt
 1390              	.L64:
 194:../QS/impl/QS_uart_stm32f4.c **** 	if(USART_GetITStatus(USART3, USART_IT_TXE))
 1391              		.loc 2 194 0
 1392 067e 4FF49040 		mov	r0, #18432
 1393 0682 C4F20000 		movt	r0, 16384
 1394 0686 40F22771 		movw	r1, #1831
 1395 068a FFF7FEFF 		bl	USART_GetITStatus
 1396 068e 0346     		mov	r3, r0
 1397 0690 002B     		cmp	r3, #0
 1398 0692 01D0     		beq	.L63
 195:../QS/impl/QS_uart_stm32f4.c **** 		UART3_RX_Interrupt();
 1399              		.loc 2 195 0
 1400 0694 FFF7FEFF 		bl	UART3_RX_Interrupt
 1401              	.L63:
 196:../QS/impl/QS_uart_stm32f4.c **** }
 1402              		.loc 2 196 0
 1403 0698 80BD     		pop	{r7, pc}
 1404              		.cfi_endproc
 1405              	.LFE137:
 1407              	.Letext0:
 1408              		.file 3 "../QS/impl/../QS_types.h"
 1409              		.file 4 "../QS/impl/QS_uart_impl.h"
 1410              		.file 5 "../stm32f4xx/stm32f4xx.h"
 1411              		.file 6 "c:\\program files (x86)\\eclipse-arm-eseo\\gcc-arm-none-eabi-4_7-2013q2-20130614-win32\\g
 1412              		.file 7 "../stm32f4xx/misc.h"
 1413              		.file 8 "../stm32f4xx/stm32f4xx_usart.h"
DEFINED SYMBOLS
                            *ABS*:00000000 QS_uart_stm32f4.c
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:18     .text:00000000 $t
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:22     .text:00000000 NVIC_EnableIRQ
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:64     .text:00000038 NVIC_DisableIRQ
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:103    .rodata:00000000 $d
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:106    .rodata:00000000 usart_infos
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:128    .text:00000074 UART_IMPL_init
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:176    .text:000000b0 UART_IMPL_init_ex
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:390    .text:00000254 UART_IMPL_write
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:435    .text:00000288 UART_IMPL_read
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:478    .text:000002b8 UART_IMPL_isRxEmpty
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:526    .text:000002f4 UART_IMPL_isTxFull
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:574    .text:00000330 UART_IMPL_isIdle
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:617    .text:00000364 UART_IMPL_hasOverflow
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:660    .text:00000398 UART_IMPL_hasFrameError
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:719    .text:000003f0 UART_IMPL_resetErrors
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:777    .text:00000434 UART_IMPL_setRxItPaused
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:841    .text:00000494 UART_IMPL_setTxItPaused
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:880    .text:000004b8 UART_IMPL_setRxItEnabled
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:925    .text:000004f0 UART_IMPL_setTxItEnabled
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:970    .text:00000528 UART_IMPL_ackRxIt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1002   .text:0000053c UART_IMPL_ackTxIt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1034   .text:00000550 UART_IMPL_isRxItTriggered
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1076   .text:00000578 UART_IMPL_isTxItTriggered
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1118   .text:000005a0 UART1_RX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1144   .text:000005ac UART1_TX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1170   .text:000005b8 UART2_RX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1196   .text:000005c4 UART2_TX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1222   .text:000005d0 UART3_RX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1248   .text:000005dc UART3_TX_Interrupt
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1274   .text:000005e8 USART1_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1320   .text:00000624 USART2_IRQHandler
C:\Users\Amaury\AppData\Local\Temp\cc7wlUP4.s:1366   .text:00000660 USART3_IRQHandler
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.13c6c37fe6ef97541a459ad1f2cd1ddb
                           .group:00000000 wm4.QS_uart_impl.h.17.2b2054f18ff183177bed6c1c06fd3777
                           .group:00000000 wm4.stm32f4xx.h.54.d172d9d6631f11a8436908e748990b53
                           .group:00000000 wm4.core_cm4.h.32.39d0f71cd333856d56f1935d9037195e
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.163.d36d54ebc869626f337c4fcb95a9b424
                           .group:00000000 wm4.stm32f4xx.h.306.7867854ab89778ccd63e1fde7c22c0b6
                           .group:00000000 wm4.stm32f4xx_rcc.h.65.29a27820bc754566c4190ed8ad1c1d80
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.7233.cb6cb3cb095c29e1fc0eb152d26090b1
                           .group:00000000 wm4.stm32f4xx_usart.h.110.b2769d2d05c0842df17a9ef9df0132e6
                           .group:00000000 wm4.Global_config.h.14.bea53ddf4045d71f1c9fb87037131e8e
                           .group:00000000 wm4.config_global.h.12.5c30ea43d7f0d9daa101874e8ba75f6f
                           .group:00000000 wm4.config_qs.h.12.4699be7196e891fb4cd84d522e29cde7
                           .group:00000000 wm4.config_qs.h.12.8e0ab7f7cbbdaecfb1e464f5610b5d86
                           .group:00000000 wm4.QS_macro.h.19.3d2533714681986d2ad8c517737c4640

UNDEFINED SYMBOLS
NVIC_Init
RCC_APB1PeriphClockCmd
RCC_APB2PeriphClockCmd
USART_OverSampling8Cmd
USART_Init
USART_Cmd
USART_SendData
USART_ReceiveData
USART_GetFlagStatus
USART_ITConfig
USART_GetITStatus
