// Seed: 2879549004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(id_1 or 1'b0) begin
    SystemTFIdentifier(id_2, 1, 1, id_2);
  end
  logic id_4;
  type_11(
      1, 1'd0 + id_1, id_5
  ); specify
    (id_6 => id_7) = 1;
    (id_8 *> id_9) = 1;
  endspecify
endmodule
