INFO: [VRFC 10-163] Analyzing VHDL file "E:/VIVADOPROJECTS/forTestTask/forTestTask.sim/sim_1/synth/func/xsim/testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VIVADOPROJECTS/forTestTask/forTestTask.srcs/sources_1/new/model.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
