
****** PlanAhead v14.1
  **** Build 179419 by xbuild on Thu Apr 26 11:41:35 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/fx19583/embedded/embedded-optional/optional/pa.fromNetlist.tcl
# create_project -name optional -dir "C:/Users/fx19583/embedded/embedded-optional/optional/planAhead_run_1" -part xc6slx100fgg676-3
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/fx19583/embedded/embedded-optional/optional/cm0_wrapper.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/fx19583/embedded/embedded-optional/optional} }
# set_property target_constrs_file "cm0_wrapper.ucf" [current_fileset -constrset]
Adding file 'C:\Users\fx19583\embedded\embedded-optional\optional\cm0_wrapper.ucf' to fileset 'constrs_1'
# add_files [list {cm0_wrapper.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx100fgg676-3
Release 14.1 - ngc2edif P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.1 - ngc2edif P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cm0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to cm0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cm0_wrapper.edif ...
ngc2edif: Total memory usage is 83868 kilobytes

Parsing EDIF File [.\planAhead_run_1\optional.data\cache\cm0_wrapper_ngc_f3fdc060.edif]
Finished Parsing EDIF File [.\planAhead_run_1\optional.data\cache\cm0_wrapper_ngc_f3fdc060.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist-43] Netlist 'cm0_wrapper' is not ideal for floorplanning, since the cellview 'cm0_wrapper' defined in file 'cm0_wrapper.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/fgg676/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\fx19583\embedded\embedded-optional\optional\cm0_wrapper.ucf]
Finished Parsing UCF File [C:\Users\fx19583\embedded\embedded-optional\optional\cm0_wrapper.ucf]
INFO: [Project-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

INFO: [Project-176] Phase 0 Netlist Checksum: 797f2994 
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 483.602 ; gain = 131.926
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
