module top_module (vec,outv,o1,o2,o0); // Module body starts after module declaration
    input [2:0] vec;
    output [2:0] outv;
    output o1,o2,o0;
    wire [2:0] vec;
    wire [2:0] outv;
    
    assign outv = vec;
    assign o2 = vec[2];
    assign o1 = vec[1];
    assign o0 = vec[0];
    
endmodule
