$date
	Wed Sep 25 22:17:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * next [2:0] $end
$var reg 1 ! out $end
$var reg 3 + present [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
1$
1#
1"
0!
$end
#10
0"
#20
1"
#30
0"
0$
#40
b1 *
1"
#50
0"
#60
b10 *
b1 +
1"
0#
#70
0"
#80
b11 *
b10 +
1"
1#
#90
0"
#100
b100 *
b11 +
1"
#110
0"
#120
1!
b0 *
b100 +
1"
0#
#130
0"
#140
0!
b1 *
b0 +
1"
1#
#150
0"
#160
b10 *
b1 +
1"
0#
#170
0"
#180
b11 *
b10 +
1"
1#
#190
0"
#200
b100 *
b11 +
1"
#210
0"
#220
1!
b0 *
b100 +
1"
#230
0"
#240
0!
b1 *
b0 +
1"
