<?xml version="1.0" encoding="utf-8"?>
<!-- Copyright ©2015 LexisNexis Univentio, The Netherlands. -->
<lexisnexis-patent-document schema-version="1.13" date-produced="20150603" file="EP1081842B1.xml" produced-by="LexisNexis-Univentio" lang="eng" date-changed="20120605" time-changed="220144">
  <bibliographic-data lang="eng">
    <publication-reference publ-type="Grant" publ-desc="Granted patent">
      <document-id>
        <country>EP</country>
        <doc-number>1081842</doc-number>
        <kind>B1</kind>
        <date>20040526</date>
      </document-id>
    </publication-reference>
    <application-reference>
      <document-id>
        <country>EP</country>
        <doc-number>99307478</doc-number>
        <kind>A</kind>
        <date>19990921</date>
      </document-id>
    </application-reference>
    <language-of-filing>eng</language-of-filing>
    <language-of-publication>eng</language-of-publication>
    <priority-claims date-changed="20090313">
      <priority-claim sequence="1" kind="national">
        <country>IN</country>
        <doc-number>867CHE1999</doc-number>
        <kind>A</kind>
        <date>19990901</date>
      </priority-claim>
      <priority-claim sequence="1" data-format="docdb">
        <country>IN</country>
        <doc-number>MA086799</doc-number>
        <kind>A</kind>
        <date>19990901</date>
        <priority-active-indicator>true</priority-active-indicator>
      </priority-claim>
      <priority-claim sequence="1" data-format="original">
        <doc-number>MA086799</doc-number>
      </priority-claim>
      <priority-claim sequence="1" data-format="epodoc">
        <doc-number>IN1999MA00867</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability date-changed="20090313">
      <gazette-reference>
        <date>20040526</date>
      </gazette-reference>
      <unexamined-printed-without-grant>
        <date>20010307</date>
      </unexamined-printed-without-grant>
      <printed-with-grant>
        <date>20040526</date>
      </printed-with-grant>
      <publication-of-grant-date>
        <date>20040526</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <dates-rights-effective date-changed="20090313">
      <request-for-examination>
        <date>20000114</date>
      </request-for-examination>
    </dates-rights-effective>
    <term-of-grant>
      <lapse-of-patent>
        <country>AT</country>
        <date>20040526</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>BE</country>
        <date>20040526</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>DK</country>
        <date>20040826</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>FI</country>
        <date>20040526</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>GR</country>
        <date>20040826</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>IE</country>
        <date>20040921</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>MC</country>
        <date>20040930</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>NL</country>
        <date>20040526</date>
      </lapse-of-patent>
      <lapse-of-patent>
        <country>SE</country>
        <date>20040826</date>
      </lapse-of-patent>
    </term-of-grant>
    <classification-ipc date-changed="20121207">
      <main-classification>
        <text> 7H 02M   7/5387 A</text>
        <edition>7</edition>
        <section>H</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>7</main-group>
        <subgroup>5387</subgroup>
        <qualifying-character>A</qualifying-character>
      </main-classification>
    </classification-ipc>
    <classifications-ipcr date-changed="20121207">
      <classification-ipcr sequence="1">
        <text>H02M   7/5387      20070101A I20061228RMEP        </text>
        <ipc-version-indicator>
          <date>20070101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>7</main-group>
        <subgroup>5387</subgroup>
        <classification-value>I</classification-value>
        <action-date>
          <date>20061228</date>
        </action-date>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>H02P  27/08        20060101A I20051008RMEP        </text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>02</class>
        <subclass>P</subclass>
        <main-group>27</main-group>
        <subgroup>08</subgroup>
        <classification-value>I</classification-value>
        <action-date>
          <date>20051008</date>
        </action-date>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
      </classification-ipcr>
    </classifications-ipcr>
    <classifications-cpc date-changed="20121207">
      <classification-cpc sequence="1">
        <text>H02M   7/53873     20130101  I20130101BHEP        </text>
        <cpc-version-indicator>
          <date>20130101</date>
        </cpc-version-indicator>
        <section>H</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>7</main-group>
        <subgroup>53873</subgroup>
        <classification-value>I</classification-value>
        <action-date>
          <date>20130101</date>
        </action-date>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
      </classification-cpc>
      <classification-cpc sequence="2">
        <text>H02M2007/53876     20130101  A20130101BHEP        </text>
        <cpc-version-indicator>
          <date>20130101</date>
        </cpc-version-indicator>
        <section>H</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>2007</main-group>
        <subgroup>53876</subgroup>
        <classification-value>A</classification-value>
        <action-date>
          <date>20130101</date>
        </action-date>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
      </classification-cpc>
      <classification-cpc sequence="3">
        <text>H02P  27/08        20130101  I20130101BHEP        </text>
        <cpc-version-indicator>
          <date>20130101</date>
        </cpc-version-indicator>
        <section>H</section>
        <class>02</class>
        <subclass>P</subclass>
        <main-group>27</main-group>
        <subgroup>08</subgroup>
        <classification-value>I</classification-value>
        <action-date>
          <date>20130101</date>
        </action-date>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
      </classification-cpc>
    </classifications-cpc>
    <classifications-ecla date-changed="20121207">
      <classification-ecla sequence="1" classification-scheme="EC" country="EP">
        <text>H02M  7/5387C2</text>
        <section>H</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>7</main-group>
        <subgroup>5387</subgroup>
        <additional-subgroups>
          <additional-subgroup sequence="1">C  </additional-subgroup>
          <additional-subgroup sequence="2">2  </additional-subgroup>
        </additional-subgroups>
      </classification-ecla>
      <classification-ecla sequence="2" classification-scheme="EC" country="EP">
        <text>H02P 27/08</text>
        <section>H</section>
        <class>02</class>
        <subclass>P</subclass>
        <main-group>27</main-group>
        <subgroup>08</subgroup>
      </classification-ecla>
      <classification-ecla sequence="1" classification-scheme="ICO" country="EP">
        <text>T02M  7:5387C3V</text>
        <section>T</section>
        <class>02</class>
        <subclass>M</subclass>
        <main-group>7</main-group>
        <subgroup>5387</subgroup>
        <additional-subgroups>
          <additional-subgroup sequence="1">C  </additional-subgroup>
          <additional-subgroup sequence="2">3  </additional-subgroup>
          <additional-subgroup sequence="3">V  </additional-subgroup>
        </additional-subgroups>
      </classification-ecla>
    </classifications-ecla>
    <number-of-claims calculated="yes">27</number-of-claims>
    <invention-title id="title_ger" date-changed="20070505" lang="ger" format="original">Motorregler für unterschiedliche Geschwindigkeiten</invention-title>
    <invention-title id="title_eng" date-changed="20070505" lang="eng" format="original">A multi-speed motor controller</invention-title>
    <invention-title id="title_fre" date-changed="20070505" lang="fre" format="original">Commande de moteur a plusieurs vitesses</invention-title>
    <references-cited date-changed="20070505">
      <patent-citations name="patcit" date-changed="20070505" />
      <non-patent-citations name="nplcit" date-changed="20061214" />
      <citation>
        <patcit num="1" dnum="EP-A- 0 467 694">
          <document-id>
            <country>EP</country>
            <doc-number>467694</doc-number>
            <kind>A2</kind>
            <date>19920122</date>
          </document-id>
          <application-date>
            <date>19910719</date>
          </application-date>
        </patcit>
      </citation>
      <citation>
        <patcit num="2" dnum="EP-A- 0 533 978">
          <document-id>
            <country>EP</country>
            <doc-number>533978</doc-number>
            <kind>A1</kind>
            <date>19930331</date>
          </document-id>
          <application-date>
            <date>19910926</date>
          </application-date>
        </patcit>
      </citation>
      <citation>
        <patcit num="3" dnum="EP-A- 0 886 369">
          <document-id>
            <country>EP</country>
            <doc-number>886369</doc-number>
            <kind>A2</kind>
            <date>19981223</date>
          </document-id>
          <application-date>
            <date>19980616</date>
          </application-date>
        </patcit>
      </citation>
      <citation>
        <patcit num="4" dnum="US-A- 5 495 160">
          <document-id>
            <country>US</country>
            <doc-number>5495160</doc-number>
            <kind>A</kind>
            <date>19960227</date>
          </document-id>
          <application-date>
            <date>19931206</date>
          </application-date>
        </patcit>
      </citation>
      <citation>
        <nplcit num="1">
          <text>RADIM VISINKA: 'Low cost 3-phase AC motor control system based on MC68HC908MR24' MOTOROLA 1998, USA, pages 1 - 36</text>
        </nplcit>
      </citation>
    </references-cited>
    <parties date-changed="20061018">
      <applicants>
        <applicant sequence="1" app-type="applicant">
          <addressbook lang="eng">
            <orgname>Ramarathnam, Ramachandran </orgname>
            <address>
              <address-1>926 TVS Avenue,  Annanagar</address-1>
              <city>West Extension,  Chennai 600101,  Tamil Nadu</city>
              <country>IN</country>
            </address>
          </addressbook>
        </applicant>
      </applicants>
      <inventors>
        <inventor sequence="1">
          <addressbook lang="eng">
            <name>Ramarathnam, Ramachandran </name>
            <address>
              <address-1>926 TVS Avenue,  Annanagar</address-1>
              <city>West Extension,  Chennai 600101,  Tamil Nadu</city>
              <country>IN</country>
            </address>
          </addressbook>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="attorney">
          <addressbook lang="eng">
            <name>Robson, Aidan John </name>
            <address>
              <address-1>Reddie &amp; Grose,  16 Theobalds Road</address-1>
              <city>London WC1X 8PL</city>
              <country>GB</country>
            </address>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <designation-of-states date-changed="20061019">
      <designation-epc>
        <contracting-states>
          <country>AT</country>
          <country>BE</country>
          <country>CH</country>
          <country>CY</country>
          <country>DE</country>
          <country>DK</country>
          <country>ES</country>
          <country>FI</country>
          <country>FR</country>
          <country>GB</country>
          <country>GR</country>
          <country>IE</country>
          <country>IT</country>
          <country>LI</country>
          <country>LU</country>
          <country>MC</country>
          <country>NL</country>
          <country>PT</country>
          <country>SE</country>
        </contracting-states>
      </designation-epc>
    </designation-of-states>
    <patent-family date-changed="20100928">
      <main-family family-id="1589156">
        <family-member>
          <document-id>
            <country>DE</country>
            <doc-number>69917630</doc-number>
            <kind>D1</kind>
            <date>20040701</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>DE</country>
            <doc-number>69917630</doc-number>
            <kind>T2</kind>
            <date>20050623</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>EP</country>
            <doc-number>1081842</doc-number>
            <kind>B1</kind>
            <date>20040526</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>EP</country>
            <doc-number>1081842</doc-number>
            <kind>A1</kind>
            <date>20010307</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>US</country>
            <doc-number>6316895</doc-number>
            <kind>B1</kind>
            <date>20011113</date>
          </document-id>
          <application-date>
            <date>19991108</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>AT</country>
            <doc-number>268072</doc-number>
            <kind>T</kind>
            <date>20040615</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>ES</country>
            <doc-number>2222667</doc-number>
            <kind>T3</kind>
            <date>20050201</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>IN</country>
            <doc-number>867CHE1999</doc-number>
            <kind>A</kind>
            <date>19991225</date>
          </document-id>
          <application-date>
            <date>19990901</date>
          </application-date>
        </family-member>
      </main-family>
      <complete-family family-id="1374121">
        <family-member>
          <document-id>
            <country>ES</country>
            <doc-number>2222667</doc-number>
            <kind>T3</kind>
            <date>20050201</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>DE</country>
            <doc-number>69917630</doc-number>
            <kind>D1</kind>
            <date>20040701</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>EP</country>
            <doc-number>1081842</doc-number>
            <kind>B1</kind>
            <date>20040526</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>EP</country>
            <doc-number>1081842</doc-number>
            <kind>A1</kind>
            <date>20010307</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>DE</country>
            <doc-number>69917630</doc-number>
            <kind>T2</kind>
            <date>20050623</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>AT</country>
            <doc-number>268072</doc-number>
            <kind>T</kind>
            <date>20040615</date>
          </document-id>
          <application-date>
            <date>19990921</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>US</country>
            <doc-number>6316895</doc-number>
            <kind>B1</kind>
            <date>20011113</date>
          </document-id>
          <application-date>
            <date>19991108</date>
          </application-date>
        </family-member>
        <family-member>
          <document-id>
            <country>IN</country>
            <doc-number>867CHE1999</doc-number>
            <kind>A</kind>
            <date>19991225</date>
          </document-id>
          <application-date>
            <date>19990901</date>
          </application-date>
        </family-member>
      </complete-family>
    </patent-family>
  </bibliographic-data>
  <abstract id="abstr_eng" date-changed="20120605" lang="eng" format="equivalent" country="EP" doc-number="1081842" kind="A1">
    <p>Three phase sinusoidal waveforms generated from a DC bus voltage using Space Vector PWM method, are used to obtain multi-speeds from a 3 Phase AC Induction motor. A novel algorithm generates the switching signals from a micro controller to drive the power devices of the Inverter Bridge, the output of which is applied to the motor. At different speeds, below the rated value, the output voltage V and the frequency f are maintained to keep V/f constant so that the motor torque is kept constant. At above the rated voltage of the motor, only the frequency is increased to obtain constant output from the motor at increased speeds.  &lt;IMAGE&gt;   &lt;IMAGE&gt;</p>
  </abstract>
  <legal-data date-changed="20140618">
    <legal-event sequence="1">
      <publication-date>
        <date>20010307</date>
      </publication-date>
      <event-code-1>17P</event-code-1>
      <effect>+</effect>
      <legal-description>REQUEST FOR EXAMINATION FILED</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <effective-date>
        <date>20000114</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="2">
      <publication-date>
        <date>20010307</date>
      </publication-date>
      <event-code-1>AK</event-code-1>
      <effect>+</effect>
      <legal-description>DESIGNATED CONTRACTING STATES:</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <corresponding-kind>A1</corresponding-kind>
      <legal-designated-states>
        <country>AT</country>
        <country>BE</country>
        <country>CH</country>
        <country>CY</country>
        <country>DE</country>
        <country>DK</country>
        <country>ES</country>
        <country>FI</country>
        <country>FR</country>
        <country>GB</country>
        <country>GR</country>
        <country>IE</country>
        <country>IT</country>
        <country>LI</country>
        <country>LU</country>
        <country>MC</country>
        <country>NL</country>
        <country>PT</country>
        <country>SE</country>
      </legal-designated-states>
    </legal-event>
    <legal-event sequence="3">
      <publication-date>
        <date>20010307</date>
      </publication-date>
      <event-code-1>AX</event-code-1>
      <effect>+</effect>
      <legal-description>EXTENSION OR VALIDATION OF THE EUROPEAN PATENT TO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <free-text-description>AL;LT;LV;MK;RO;SI</free-text-description>
    </legal-event>
    <legal-event sequence="4">
      <publication-date>
        <date>20011128</date>
      </publication-date>
      <event-code-1>AKX</event-code-1>
      <effect>+</effect>
      <legal-description>PAYMENT OF DESIGNATION FEES</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <free-text-description>AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE</free-text-description>
    </legal-event>
    <legal-event sequence="5">
      <publication-date>
        <date>20020102</date>
      </publication-date>
      <event-code-1>17Q</event-code-1>
      <effect>+</effect>
      <legal-description>FIRST EXAMINATION REPORT</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <effective-date>
        <date>20011109</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="6">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>AK</event-code-1>
      <effect>+</effect>
      <legal-description>DESIGNATED CONTRACTING STATES:</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <corresponding-kind>B1</corresponding-kind>
      <legal-designated-states>
        <country>AT</country>
        <country>BE</country>
        <country>CH</country>
        <country>CY</country>
        <country>DE</country>
        <country>DK</country>
        <country>ES</country>
        <country>FI</country>
        <country>FR</country>
        <country>GB</country>
        <country>GR</country>
        <country>IE</country>
        <country>IT</country>
        <country>LI</country>
        <country>LU</country>
        <country>MC</country>
        <country>NL</country>
        <country>PT</country>
        <country>SE</country>
      </legal-designated-states>
    </legal-event>
    <legal-event sequence="7">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>AT</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040526</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="8">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>BE</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040526</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="9">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CY</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040526</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="10">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>FI</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040526</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="11">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>NL</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040526</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="12">
      <publication-date>
        <date>20040526</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>GB</country>
      </designated-state-authority>
      <designated-state-event-code>FG4D</designated-state-event-code>
      <designated-state-description>EUROPEAN PATENT GRANTED</designated-state-description>
    </legal-event>
    <legal-event sequence="13">
      <publication-date>
        <date>20040528</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CH</country>
      </designated-state-authority>
      <designated-state-event-code>EP</designated-state-event-code>
      <designated-state-description>ENTRY IN THE NATIONAL PHASE</designated-state-description>
    </legal-event>
    <legal-event sequence="14">
      <publication-date>
        <date>20040630</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>IE</country>
      </designated-state-authority>
      <designated-state-event-code>FG4D</designated-state-event-code>
      <designated-state-description>EUROPEAN PATENTS GRANTED DESIGNATING IRELAND</designated-state-description>
    </legal-event>
    <legal-event sequence="15">
      <publication-date>
        <date>20040701</date>
      </publication-date>
      <event-code-1>REF</event-code-1>
      <legal-description>CORRESPONDS TO:</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <corresponding-publication-number>69917630</corresponding-publication-number>
      <corresponding-authority>
        <country>DE</country>
      </corresponding-authority>
      <corresponding-publication-date>
        <date>20040701</date>
      </corresponding-publication-date>
      <corresponding-kind>P</corresponding-kind>
    </legal-event>
    <legal-event sequence="16">
      <publication-date>
        <date>20040826</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>DK</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040826</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="17">
      <publication-date>
        <date>20040826</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>GR</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040826</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="18">
      <publication-date>
        <date>20040826</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>SE</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT</free-text-description>
      <effective-date>
        <date>20040826</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="19">
      <publication-date>
        <date>20040921</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>IE</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20040921</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="20">
      <publication-date>
        <date>20040921</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>LU</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20040921</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="21">
      <publication-date>
        <date>20040930</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>MC</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20040930</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="22">
      <publication-date>
        <date>20040930</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CH</country>
      </designated-state-authority>
      <designated-state-event-code>NV</designated-state-event-code>
      <designated-state-description>NEW AGENT</designated-state-description>
      <representative-name>BOVARD AG PATENTANWAELTE</representative-name>
    </legal-event>
    <legal-event sequence="23">
      <publication-date>
        <date>20041201</date>
      </publication-date>
      <event-code-1>NLV1</event-code-1>
      <effect>-</effect>
      <legal-description>NL: LAPSED OR ANNULLED DUE TO FAILURE TO FULFILL THE REQUIREMENTS OF ART. 29P AND 29M OF THE PATENTS ACT; NO LEGAL EFFECT FROM</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
    </legal-event>
    <legal-event sequence="24">
      <publication-date>
        <date>20050201</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>ES</country>
      </designated-state-authority>
      <designated-state-event-code>FG2A</designated-state-event-code>
      <designated-state-description>DEFINITIVE PROTECTION</designated-state-description>
      <corresponding-publication-number>2222667</corresponding-publication-number>
      <corresponding-kind>T3</corresponding-kind>
    </legal-event>
    <legal-event sequence="25">
      <publication-date>
        <date>20050304</date>
      </publication-date>
      <event-code-1>ET</event-code-1>
      <effect>+</effect>
      <legal-description>FR: TRANSLATION FILED</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
    </legal-event>
    <legal-event sequence="26">
      <publication-date>
        <date>20050518</date>
      </publication-date>
      <event-code-1>26N</event-code-1>
      <effect>+</effect>
      <legal-description>NO OPPOSITION FILED</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <effective-date>
        <date>20050301</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="27">
      <publication-date>
        <date>20050629</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>IE</country>
      </designated-state-authority>
      <designated-state-event-code>MM4A</designated-state-event-code>
      <designated-state-description>PATENT LAPSED</designated-state-description>
    </legal-event>
    <legal-event sequence="28">
      <publication-date>
        <date>20051128</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>GB</country>
      </designated-state-authority>
      <payment-date>
        <date>20051128</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="29">
      <publication-date>
        <date>20060328</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CH</country>
      </designated-state-authority>
      <payment-date>
        <date>20060328</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="30">
      <publication-date>
        <date>20060330</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>ES</country>
      </designated-state-authority>
      <payment-date>
        <date>20060330</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="31">
      <publication-date>
        <date>20060331</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>DE</country>
      </designated-state-authority>
      <payment-date>
        <date>20060331</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="32">
      <publication-date>
        <date>20060331</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>FR</country>
      </designated-state-authority>
      <payment-date>
        <date>20060331</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="33">
      <publication-date>
        <date>20060531</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>FR</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20060531</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="34">
      <publication-date>
        <date>20060714</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>FR</country>
      </designated-state-authority>
      <designated-state-event-code>ST</designated-state-event-code>
      <designated-state-description>NOTIFICATION OF LAPSE</designated-state-description>
      <effective-date>
        <date>20060531</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="35">
      <publication-date>
        <date>20060930</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CH</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20060930</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="36">
      <publication-date>
        <date>20060930</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>LI</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20060930</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="37">
      <publication-date>
        <date>20060930</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>IT</country>
      </designated-state-authority>
      <payment-date>
        <date>20060930</date>
      </payment-date>
      <fee-payment-year>8</fee-payment-year>
    </legal-event>
    <legal-event sequence="38">
      <publication-date>
        <date>20070403</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>DE</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20070403</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="39">
      <publication-date>
        <date>20070515</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>CH</country>
      </designated-state-authority>
      <designated-state-event-code>PL</designated-state-event-code>
      <designated-state-description>PATENT CEASED</designated-state-description>
    </legal-event>
    <legal-event sequence="40">
      <publication-date>
        <date>20070523</date>
      </publication-date>
      <event-code-1>GBPC</event-code-1>
      <effect>-</effect>
      <legal-description>GB: EUROPEAN PATENT CEASED THROUGH NON-PAYMENT OF RENEWAL FEE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <effective-date>
        <date>20060921</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="41">
      <publication-date>
        <date>20071124</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>GB</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20060921</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="42">
      <publication-date>
        <date>20071216</date>
      </publication-date>
      <event-code-1>REG</event-code-1>
      <legal-description>REFERENCE TO A NATIONAL CODE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>ES</country>
      </designated-state-authority>
      <designated-state-event-code>FD2A</designated-state-event-code>
      <designated-state-description>ANNOUNCEMENT OF LAPSE IN SPAIN</designated-state-description>
      <effective-date>
        <date>20060922</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="43">
      <publication-date>
        <date>20080102</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>PT</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20041026</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="44">
      <publication-date>
        <date>20080131</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>ES</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20060922</date>
      </effective-date>
    </legal-event>
    <legal-event sequence="45">
      <publication-date>
        <date>20081031</date>
      </publication-date>
      <event-code-1>PGFP</event-code-1>
      <effect>+</effect>
      <legal-description>POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>GB</country>
      </designated-state-authority>
      <payment-date>
        <date>20051128</date>
      </payment-date>
      <fee-payment-year>7</fee-payment-year>
    </legal-event>
    <legal-event sequence="46">
      <publication-date>
        <date>20090831</date>
      </publication-date>
      <event-code-1>PG25</event-code-1>
      <effect>-</effect>
      <legal-description>LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO</legal-description>
      <status-identifier>C</status-identifier>
      <docdb-publication-number> EP     1081842A1</docdb-publication-number>
      <docdb-application-id>17404924</docdb-application-id>
      <designated-state-authority>
        <country>IT</country>
      </designated-state-authority>
      <free-text-description>LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES</free-text-description>
      <effective-date>
        <date>20070921</date>
      </effective-date>
    </legal-event>
  </legal-data>
  <description id="descr_eng" lang="eng" format="original" date-changed="20070505">
    <p id="p-00001-en">This invention relates to a multi-speed motor controller for an AC motor or brushless DC motor and its application in high frequency tools, domestic appliances or industrial equipment.</p>
    <heading>
      <b>BACKGROUND</b>
    </heading>
    <p id="p-00002-en">It is well known that wherever possible, 3 phase, squirrel cage induction motors are preferred for driving the load. However, when the load requires variable speed, in early days, DC motors were invariably deployed. While being easily amenable to speed control by simple means, the DC motors, with the Commutator/Carbon Brush Gear are less reliable and prone to higher maintenance. Hence there has always been a concerted effort to find a simple solution for the speed control of the AC induction motor.</p>
    <p id="p-00003-en">However the complexity of the speed control of the AC motor has been the major drawback vis-à-vis the DC motor. In a DC motor the speed control is very simple in that it is achieved by simply varying the voltage applied to the armature. But in Induction motors, both the voltage and frequency have to be varied simultaneously. Also during the power conversion stage it is necessary to ensure that the output waveforms are as near to sinusoid as possible, to minimize harmonic effects and reduce losses, noise and vibration. It has often been the goal of the designer to come out with a simple and cost- effective design of the power electronics and the Pulse Width Modulation (PWM) controller to achieve the variability of speed in the three-phase induction motor.</p>
    <p id="p-00004-en">In the recent past there has been increasing efforts to devise ways and means of the variable voltage-variable frequency method of speed control of Induction motors. This is mainly because the three phase Induction motor is perhaps the most rugged and reliable rotating machine that forms the workhorse of the industry. Its diecast cage rotor is virtually indestructible and the absence of commutator and brush gear makes these motors, the most widely used in the industry. Wherever possible and where a three-phase supply is available, the three-phase motor is preferred to the single-phase induction motor as well. The three-phase motor is also having the least weight and size for a given horsepower at a particular speed. The single-phase induction motor is generally less efficient than a three phase one and also has additional components like starting switch and capacitor. They bring down the reliability of the machine.</p>
    <p id="p-00005-en">To vary the speed of the induction motor, both the voltage and frequency need to be varied in tandem below the rated speed of the motor. For speeds above rated value, only the frequency is varied while the voltage is kept constant. The general practice is to rectify and filter the input AC supply to DC and invert the same to variable voltage and variable frequency AC. While doing this it is preferable to have the output current waveform as near sinusoidal as possible. This is because the induction motor operates best with sinusoidal magnetic flux.</p>
    <p id="p-00006-en">There have been many approaches to obtain such a sinusoidal variable voltage-variable frequency output from the inverter. Most of the earlier methods used analog circuitry with a lot of hardware to obtain the PWM wave generation. These circuits, as described in EP 0 886 369, employ triangular carrier wave at a higher frequency and different sampling techniques to obtain the pulse width modulated output wave. Such analog circuits invariably have limitations in that they are complex and expensive. They are also prone to drift due to aging of the components and thermal run-away due to heating. Frequent factory and field adjustments of the circuitry are required Also the design gets frozen once the product is made and even a minor change in the design later would necessitate another round of prototyping and fabrication. Also such hardware intensive circuitry always had the associated reliability problems and high costs.</p>
    <p id="p-00007-en">Subsequently, in recent times there have been attempts to arrive at the solution to obtain the pulse width modulated, sinusoidal variable voltage-variable frequency output by means of employing microprocessor based controllers. Such an approach is engaging the attention of the contemporary designers as may be seen from US Patents 4636928, 4599550, 4656572, 5140248, 5495160, based on this approach.</p>
    <p id="p-00008-en">The earlier approach in this method is to digitally store the waveform of the voltage in the read only memory (ROM) of the microcontroller and read the same at appropriate intervals by means of interrupts. The program suitably handles the interrupts and the output of the processor to send the switching signals to the inverter.</p>
    <p id="p-00009-en">It was also suggested that the sine values during the entire 360° of one cycle of the waveform are stored in the form of a look up table and the program read the same at the regular intervals and appropriately switches the Inverter Bridge. In both these approaches the memory requirement of the program is generally large, of the order of 4K or more bytes. This is mainly because of the memory requirement of the look-up table as well as the main code itself Also once the code is larger, it becomes necessary to deploy faster processors with lower instruction cycle times to effect the control in real-time and such hardware add to the cost. Such an algorithm is implemented in Application Note AN1664 from Motorola.</p>
    <p id="p-00010-en">In another case a mathematical approach was adopted to digitally generate the sinusoidal wave. In this a mathematical algorithm based on the Bresenham technique was used to synthesize a circle and two waves corresponding to the x and y co-ordinates are generated to follow the contour of this reference circle. These digital sine waves are then converted by means of a 2/3-phase converter and modulator to obtain the three phase, pulse width modulated signals. Here also equipment employs quite a bit of hardware in the form of Timers, Counters, Frequency units, Multiplexers and other logic units which makes the apparatus quite expensive to be deployed in price sensitive applications.</p>
    <p id="p-00011-en">There are several PWM techniques as described by J. Holz in his research paper, "Pulse Width Modulation - A Survey", IEEE Transactions Industrial Electronics, vol. 39, no. 5, pp. 410 - 420, 1992. The principle and the methodology involved are described in greater details in publications given below:</p>
    <p id="p-00012-en">R. M. Park: "Two - reaction Theory of Synchronous Machines, pt. I, Generalized method of analysis", AIEE Trans., vol. 48, no. 1, pp. 716 - 730, July 1929.</p>
    <p id="p-00013-en">T. G. Habetler, "A Space Vector-based rectifier regulator for ac/dc/ac converters", IEEE Trans. Power Electronics, vol. 8, no. 1, pp. 30 - 36, 1993.</p>
    <p id="p-00014-en">The object of the invention is to obviate the above drawbacks by varying the magnitude and frequency of the applied voltage, while keeping the output waveform of the inverter as close to sinusoidal as required by using a microprocessor based controller, which is programmable to achieve the switching configuration as required by SVPWM or Sinusoidal PWM (SPWM) technique.</p>
    <p id="p-00015-en">The second object of this invention is to keep the code length and the memory requirement of the microprocessor at a minimum level so that SVPWM or SPWM can be implemented at a low cost and the controller can be used in appliance motors, high frequency tools and industrial equipment.</p>
    <p id="p-00016-en">To achieve the said objectives this invention provides a multi-speed motor controller for AC motor or brushless DC motor comprising:<ul list-style="dash" compact="compact"><li>a rectifier for rectifying the AC input to a DC,</li><li>the said rectifier is connected to a PWM bridge inverter consisting of power transistors with corresponding gates,</li><li>the output of the said PWM bridge inverter is connected to an AC motor or brushless DC motor,</li><li>a controller unit connected to the said PWM bridge inverter having a software program of short code length for determining the timing sequences for generating the signals for switching ON and OFF the gates of the power transistors of the said PWM bridge inverter in order to produce Variable Voltage Variable Frequency (VVVF) sinusoidal voltage wave forms for controlling the speed of the said AC motor or brushless DC motor using space vector pulse width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique,</li><li>an auxiliary power supply means for the controlling unit and the gates drivers connected to the said DC input.</li></ul></p>
    <p id="p-00017-en">The said AC motor is a single-phase motor or a three phase motor or a poly-phase motor. The said AC motor is an induction, reluctance or synchronous motor.</p>
    <p id="p-00018-en">The brushless DC (BLDC) motor is in two or three phases with two or three pairs of windings.</p>
    <p id="p-00019-en">The PWM bridge inverter (single phase inverter) consists of at least 4 power transistors with corresponding gates in case a single-phase motor is connected at its output</p>
    <p id="p-00020-en">The software programme provides not more than four switching configurations of the said single phase inverter bridge to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the said single phase motor using space vector pulse width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique.</p>
    <p id="p-00021-en">The PWM bridge inverter (three-phase inverter) consists of at least six power transistors with corresponding gates and the AC motor connected to the output of said PWM bridge inverter is a three-phase motor or brushless DC (BLDC) motor with three pairs of windings (three-phases).</p>
    <p id="p-00022-en">The said software programme provides not more than eight switching configurations of the said three phase inverter bridge to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the said three phase motor or BLDC motor with three pairs of winding using space vector pulse width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique.</p>
    <p id="p-00023-en">Two single phase PWM bridges totaling eight power transistors are provided for BLDC motor with two pairs of winding (two-phase motor), the output of each of these two bridges is connected to the two winding pairs such that the output of second winding is delayed by 90° from the first onc.</p>
    <p id="p-00024-en">The said software programme manipulates switching configurations of the said inverter bridge to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the poly-phase motor using space vector width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique.</p>
    <p id="p-00025-en">The controller unit is a micro-controller with the associated processor, ROM, RAM and the input / output (I/O) ports having said software program in ROM to produce timing signals sent through the output port to the said driver IC.</p>
    <p id="p-00026-en">The said power transistors in the PWM bridge inverter are of MOSFET (metal oxide semi-conductor field effect transistor) type or insulated gate bipolar transistor (IGBT) type to make the gate driver circuitry simple.</p>
    <p id="p-00027-en">The said timing sequences are such that the idle period of the bridge is distributed in three stages, one in the beginning, one in the middle and the third at the end of the PWM cycle in a manner that produces a symmetric pattern with respect to the center of the switching period.</p>
    <p id="p-00028-en">The said software programme in the micro-controller is such that it obtains the maximum utilization of the said input DC voltage.</p>
    <p id="p-00029-en">The said software program generates a symmetric pattern of timing signals thereby producing variable voltage variable frequency (VVVF) sinusoidal voltage wave forms with the least harmonic content.</p>
    <p id="p-00030-en">The short code length of the programme is from 100-1000 bytes.</p>
    <p id="p-00031-en">The short code length of the programme is preferably from 200-400 - bytes.</p>
    <p id="p-00032-en">The said software program includes means to generate dead band in the switching signals to ensure that at no point of time any two power transistors in the same leg of PWM bridge inverter are conducting simultaneously.</p>
    <p id="p-00033-en">The said software program includes means to obtain the set speed of the AC motor or brushless DC motor from the operator console</p>
    <p id="p-00034-en">A driver to charge the gate capacitor is connected to the gate for turning the transistor 'ON'.</p>
    <p id="p-00035-en">The said driver is three-phase version gate driver IC to drive the three low sides and three high sides transistors of the PWM inverter.</p>
    <p id="p-00036-en">The said auxiliary power supply means generates the 5V, 15V DC required for powering the micro-controller and the driver respectively.</p>
    <p id="p-00037-en">The said software also includes soft-start means, if required</p>
    <p id="p-00038-en">The controller unit with the driver IC and the auxiliary power supply means is implemented in ASIC (Application Specific Integrated Circuit)</p>
    <p id="p-00039-en">The said ASIC and the passive components of the multi-speed motor controller are integrated in a hybrid IC.</p>
    <p id="p-00040-en">The said ASIC has means to interface with an external memory chip, if required.</p>
    <p id="p-00041-en">The said multi-speed motor controller is provided with means to interface with domestic appliances and industrial equipment to control the speed variation to suit the individual need of the customer.</p>
    <p id="p-00042-en">The domestic appliances and the industrial equipment are washing machine, refrigerator, room air-conditioner, textile ring frame, fans, blowers, compressor and machine tools.</p>
    <p id="p-00043-en">The invention will now be described with reference to the accompanying drawings.</p>
    <p id="p-00044-en">Fig. 1 shows the block diagram of the multi-speed motor controller for an AC motor or a brushless DC motor.</p>
    <p id="p-00045-en">Fig. 2a shows PWM bridge inverter consisting of 4 transistors with corresponding gates for a single phase induction motor.</p>
    <p id="p-00046-en">Fig. 2b shows PWM bridge inverter consisting of 6 transistors with corresponding gates for a three-phase induction motor.</p>
    <p id="p-00047-en">Fig. 3 shows the voltage wave form of one phase for a half cycle of the time period. The amplitude of the wave is constant and the on-time of the pulses is continuously varying as per the requirement of SVPWM</p>
    <p id="p-00048-en">Fig. 4 shows the average voltages for different PWM cycle periods, over a complete cycle of the waveform. The staircase type build-up of the waveform approximating the sinusoid pattern is also evident therein.</p>
    <p id="p-00049-en">Fig. 5a illustrates the four possible switching combinations of the four power transistors.</p>
    <p id="p-00050-en">Fig. 5b illustrates the eight possible switching combinations of the six power transistors, three-phase inverter bridge. The ON or OFF state of the bottom side power device of the bridge is considered to denote the state of the bridge. The eight possible combinations are V<sub>0</sub> - V<sub>7</sub>. V<sub>0</sub> and V<sub>7</sub> represent the bridge in OFF or non-conducting condition in that either all the three bottom or the top power devices are in ON State. In all the other six states V<sub>1</sub> - V<sub>6</sub>, the bridge is in ON State. One or two of the topside devices and two or one of the other bottom side devices are in ON State.</p>
    <p id="p-00051-en">Fig. 6 shows the Space Vectors corresponding to the above-mentioned configurations and they are represented by the six space vectors, V<sub>1</sub> - V<sub>6</sub>. The null vectors V<sub>0</sub> and V<sub>7</sub> positioned at the origin represent the other two combinations, where the bridge is in non-conducting state.</p>
    <p id="p-00052-en">Fig. 7 explains the manner in which the required stator reference voltage V<sub>ref</sub> is resolved into two of the space vectors, V<sub>1</sub> and V<sub>2</sub>.</p>
    <p id="p-00053-en">Fig. 8 illustrates the inverter-switching pattern for the above-mentioned case, involving space vectors V<sub>1</sub> and V<sub>2</sub>.</p>
    <p id="p-00054-en">Fig. 9 gives the general flowchart of the program and the logic involved therein, to generate the gating signals from the micro-controller as per the Space Vector PWM algorithm. The interface with the operator console and the interrupt handling routine is also explained therein.</p>
    <p id="p-00055-en">Fig. 9A shows the microcontroller unit, auxiliary power supply and the driver IC implemented in ASIC.</p>
    <p id="p-00056-en">Fig. 10 shows the step by step incrementing of the frequency and speed and the shifting of the maximum torque position with soft-start mechanism.</p>
    <p id="p-00057-en">Fig, 11 shows the variation of the current with speed as the motor is accelerated in the soft-start mode, the inrush current is limited to I<sub>max</sub> during the entire acceleration period.</p>
    <p id="p-00058-en">Figs. 12, 13 &amp; 14 show the application of the invention in washing machines, refrigerators and air-conditioners. The Multi speed motor controller may be connected to the motor of the washing machine, refrigerator or air-conditioner with the help of gearbox if required and thus add versatility to the equipment that is being controlled. Being software based, the system can be easily customized to suit the individual needs of the customer. The time to market is greatly reduced because of this feature and this is a major advantage in the hands of appliance and equipment manufacturers.</p>
    <p id="p-00059-en">Referring to the drawings in FIG. 1 the general layout of the motor controller is described. The input AC supply is rectified and filtered through (1) to a DC. The input can be single or three-phase, single-phase being more common for appliance motors. The PWM bridge inverter (2) consists of either 4 power transistors for single phase motor (fig. 2a) or six power transistors for three-phase motor (fig 2b). The said power transistors can be MOSFETs (Metal Oxide Semiconductor Field Effect Transistor) or IGBTs (Insulated Gate Bipolar Transistor). With the present technology in the field of power semiconductors, it is easy to achieve the output rating of the bridge of the order of about 20 HP, using discrete devices. Both MOSFET and IGBT are preferred because the gate of the device is insulated from the other terminals of the transistor and hence it is easier to design the gate driver circuitry.</p>
    <p id="p-00060-en">In Fig. 2b the Inverter Bridge (2) is explained in greater detail. Q1 - Q6 are the six transistors and G1 - G6 are the corresponding gates. When a high signal (1) is given to the gate, the transistor is turned ON and a low (0) at the gate turns the transistor OFF. The micro-controller (5) generates the switching logic that governs these signals. It is to be ensured that no two complementary pairs of transistors; Q1/Q2, Q3/Q4 or Q5/Q6 are turned ON simultaneously at any time, lest the DC Bus is shorted. For turning the transistors ON, the high signal should have sufficient strength to charge the gate capacitor. For this, there are special Gate Driver ICs available. In fact a three-phase version of one such IC (4) is used in the present invention. The IC is able to drive the three low side and the three high side transistors, inherently providing for the offset voltage that is required for driving the high side transistors. The three output voltages at R, Y and B are connected to the three windings of the motor M as shown in fig.1.</p>
    <p id="p-00061-en">The controller shown in fig. 1 is a micro-controller (5) with the associated processor, ROM (Read Only Memory), RAM (Random Access Memory) and the Input/Output (I/O) ports. The unique software reside in the ROM and the processor executes the instructions as per the logic to achieve the SVPWM triggering signals that are sent through the Output port to the driver IC (4). The microcontroller also reads the operator console/keypad periodically and check for the set-speed In the case of open loop control the output voltage and frequency is adjusted according to the values demanded by the set-speed. In the close-loop version the controller checks the speed sensor in addition and changes the gate signals according to the changes observed in the value of the output speed. The logic of the SVPWM as well as a description of the program is given subsequently.</p>
    <p id="p-00062-en">The other item in FIG. 1 is the auxiliary power supply(6) that supplies the 5 V and 15 V DC that is required for powering the micro-controller IC and the driver IC respectively. This power supply keeps the dual output voltages fairly constant for a wide range of input supply fluctuations.</p>
    <p id="p-00063-en">The principle of the Space Vector PWM (SVPWM) is explained briefly here. The stator voltage of the motor can be expressed vectorially in terms of the three phase voltages of the inverter as<maths><math><mtext>V</mtext><msub /><mtext> = V</mtext><msub /><mtext> + γ V</mtext><msub /><mtext> + γ</mtext><msup /><mtext>V</mtext><msub /></math></maths> where γ = exp (j * 2π /3)</p>
    <p id="p-00064-en">The three phase voltages of the inverter are separated in time by 120° from each other and can be expressed as:<maths><math><mtext>V</mtext><msub /><mtext> = V</mtext><msub /><mtext> sin </mtext><mover><mrow><mo>ω</mo></mrow><mo>¯</mo></mover><mtext>t</mtext></math></maths><maths><math><mtext>V</mtext><msub /><mtext> = V</mtext><msub /><mtext> sin (</mtext><mover><mrow><mo>ω</mo></mrow><mo>¯</mo></mover><mtext>t - 120)</mtext></math></maths><maths><math><mtext>V</mtext><msub /><mtext> = V</mtext><msub /><mtext> sin (</mtext><mover><mrow><mo>ω</mo></mrow><mo>¯</mo></mover><mtext>t+120)</mtext></math></maths> where V<sub>m</sub> is the amplitude of the fundamental component.</p>
    <p id="p-00065-en">In fig. 5a, four basic switching combinations of the inverter for a single phase motor are shown. In FIG. 5b, the eight basic switching combinations of the inverter for three-phase motor are shown. When all the three topside or all the bottom side transistors are in OFF condition, the bridge does not conduct and the resultant stator voltage vector V<sub>s</sub> is zero in these two states. In all the other six combinations, one or two of the topside transistors Q1, Q3 and/or Q5 conducts. As per the basic requirement of the bridge, the corresponding bottom side transistors must be in OFF state. The resultant stator voltage V<sub>s</sub> corresponding to these six combinations can be given by the following equation as,<maths><math><mtext>V</mtext><msub /><mtext> = 2/3 * V</mtext><msub /><mtext> exp [j*(n-1)*π / 3]</mtext></math></maths> where n = 1, 2, 3, 4, 5, 6 and V<sub>d</sub> is the DC Bus voltage.</p>
    <p id="p-00066-en">As explained earlier V<sub>0</sub> and V<sub>7</sub> are null vectors, i.e., their value is zero. These six vectors are shown in Fig. 6 as V<sub>1</sub> to V<sub>6</sub>. They form the spokes of the hexagon that is formed by the six sectors, I to VI. The stator voltage vector V<sub>s</sub> rotates in a cyclic pattern through these six sectors. Its value is variable from zero at the origin to the maximum represented by the radii of V<sub>1</sub> to V<sub>6</sub>.</p>
    <p id="p-00067-en">Depending upon the sector in which the stator reference voltage vector is located, the same can be written in terms of the adjacent two vectors of the hexagon. This is explained in FIG. 7. Assuming V<sub>s</sub> is located in sector I, it is made up of V<sub>1</sub> and V<sub>2</sub> and expressed in terms of them as<maths><math><mtext>V</mtext><msub /><mtext> = V</mtext><msub /><mtext> * T</mtext><msub /><mtext>/T</mtext><msub /><mtext> + V</mtext><msub /><mtext> * T</mtext><msub /><mtext>/T</mtext><msub /><mtext>.</mtext></math></maths></p>
    <p id="p-00068-en">When T<sub>2</sub> is zero, V<sub>s</sub> is entirely made up of V<sub>1</sub> and when T<sub>1</sub> is zero the same is made up entirely of V<sub>2.</sub> T<sub>1</sub> and T<sub>2</sub> are the periods for which the Inverter Bridge is conduction in the corresponding configurations, i.e., 100 and 110. T<sub>s</sub> is the PWM switching period and since T<sub>1</sub> and T<sub>2</sub> are the two conducting periods of the bridge, the period T<sub>0</sub> = T<sub>s</sub> - (T<sub>1</sub>+T<sub>2</sub>) represents the period for which the bridge is in non-conducting state. Thus the PWM period T<sub>s</sub> is made up of the bridge conducting in configuration 100 (V<sub>1</sub>) for a time T<sub>1</sub> and in configuration 110 (V<sub>2</sub>) for a time T<sub>2</sub> and the configuration 000 (V<sub>7</sub>) or 111 (V<sub>0</sub>) for a period T<sub>0</sub>.</p>
    <p id="p-00069-en">The above switching combinations for synthesising the stator reference voltage vector V<sub>s</sub> in sector I is shown in FIG. 8. Here the period T<sub>0</sub> for which the bridge is idle is distributed in three stages, one in the beginning, one in the middle and the third at the end of the PWM cycle. The bridge is in state 000 (V<sub>7</sub>) for a period T<sub>0</sub>/4 where all the three transistors Q1, Q3 and Q5 in the topside are in ON state and the corresponding bottom side transistors Q2, Q4 and Q6 are in OFF state. At the end of period T<sub>0</sub>/4, Q1 is turned OFF and Q2 is turned ON. This switching configuration is maintained for a period T<sub>1</sub>/2. At the end of this period, the transistor Q3 is turned OFF and Q4 is turned ON. This new configuration is kept up for a period of T<sub>2</sub>/2. At the end of this period, the transistor Q5 is turned ON and Q6 is switched OFF. Now the bridge is again non-conducting and the configuration will correspond to the null vector 111 (V<sub>0</sub>). This state is maintained for a period T<sub>0</sub>/2.</p>
    <p id="p-00070-en">For the rest of the PWM period the situation repeats in the reverse. At the end of the period T<sub>0</sub>/2, the transistor Q5 is turned OFF and Q6 is turned ON. This state is for a time period T<sub>2</sub>/2. At the end of this period Q3 is turned OFF and Q4 is turned ON for a further period T<sub>1</sub>/2. After this Q1, is turned OFF and Q2 is turned ON. This corresponds to the non-conducting stage of the bridge and continues for a period T<sub>0</sub>/4.</p>
    <p id="p-00071-en">The switching signals for the three legs of the bridge is shown in FIG. 8 and it can be seen that the pattern is symmetric with respect to the centre of the switching period T<sub>s</sub>. This is known as the symmetric PWM switching method and this is known to produce least harmonics in the output waveforms.</p>
    <p id="p-00072-en">The switching sequence described above is one PWM period and at the end of this, the next period corresponding to another position of the stator reference voltage V<sub>s</sub> occurs. As long as V<sub>s</sub> is in sector I, the adjacent space vectors V<sub>1</sub> and V<sub>2</sub> are taken and the period T<sub>1</sub> and T<sub>2</sub> are the dwelling periods. T<sub>1</sub> and T<sub>2</sub> can be calculated from the Park transformation explained in the reference cited above. The time periods T<sub>1</sub>, T<sub>2</sub> and T<sub>0</sub> are given by the following equations:<maths><math><mtext>T</mtext><msub /><mtext> = T</mtext><msub /><mtext>/2 * a * sin (60 - θ) / sin 60</mtext></math></maths><maths><math><mtext>T</mtext><msub /><mtext> = T</mtext><msub /><mtext>/2 * a * sin θ / sin 60</mtext></math></maths><maths><math><mtext>T</mtext><msub /><mtext> = T</mtext><msub /><mtext> - (T</mtext><msub /><mtext> + T</mtext><msub /><mtext>)</mtext></math></maths></p>
    <p id="p-00073-en">θ is the phase angle of the stator reference voltage V<sub>s</sub> and a is the modulation index. 'a' is the ratio of the required magnitude of the voltage V<sub>s</sub> to the maximum possible value of the same, i.e., |V<sub>1</sub>|. This is how the magnitude of the output voltage is controlled with respect to the frequency to obtain the required V/f.</p>
    <p id="p-00074-en">As the stator reference voltage vector V<sub>s</sub> is rotated in time, by increasing θ, the time periods T<sub>1</sub>, T<sub>2</sub> and T<sub>0</sub> are continuously changing. At some point of time the vector enters sector II. Here the base vectors are taken as V<sub>2</sub> and V<sub>3</sub>, corresponding to the switching configurations 110 and 010 respectively. The stator voltage vector V<sub>s</sub> is now made up of V<sub>2</sub> and V<sub>3</sub> and T<sub>1</sub>, T<sub>2</sub> and T<sub>0</sub> are calculated as before. Thus the sequence progresses through sectors III, IV, V and VI as θ increase from 60 to 360°. For each of these sectors the corresponding adjacent pairs of the hexagon are taken for decomposition of the vector V<sub>s</sub> into the two required vectors. The rotation from 0 to 360° will correspond to one cycle of the output waveform. The incremental value of θ will determine the resolution of the sine wave. The finer it is, smoother will be the sinewave.</p>
    <p id="p-00075-en">The PWM pulses of one phase are shown in FIG. 3. For illustration it is taken that a half cycle is made up of nine pulses or PWM periods. Thus θ has a value 20°. It is seen that while the magnitude of the pulse is constant, the width of the pulse increases progressively in the first half and then reduces similarly in the second half of the time period shown. Pulses 6 to 10 are seen to have increasing widths and in pulses 10 to 14, the width progressively decreases.</p>
    <p id="p-00076-en">The average value of the voltage over the PWM period thus increases steadily in the period 0 to 90° and then decreases in a similar fashion from 90 to 180°. This is shown in FIG. 4 for the complete cycle as a staircase like wave. As the number of steps increases, the staircase width reduces and the wave becomes smooth and closer to a sinusoid. The number of steps or the resolution of the waveform is entirely decided by the design of the motor and the requirement of the application. The fineness of the sinewave dictates the incremental value of θ. The SVPWM method also results in the maximum utilization of the DC bus voltage, when compared to other types of PWM techniques.</p>
    <p id="p-00077-en">The rotation of the space vector in the time frame is thus repeating and the rate at which the vector V<sub>s</sub> is rotating will decide the frequency of the output wave. Thus the frequency of the wave is decided by the speed of rotation of the stator voltage vector and its magnitude by the modulation index. The magnitude of the voltage is indirectly fixed by the time periods T<sub>1</sub> and T<sub>2</sub> for which the bridge is switched ON at different instances. The V/f control that is required for the speed control of the AC motor is obtained this way.</p>
    <p id="p-00078-en">It is seen that while switching the bridge from one configuration to another, the On/OFF states of the two transistors in one vertical leg of the bridge, viz., Q1/Q2, Q3/Q4 or Q5/Q6 undergo a change. For example in FIG. 8, when at the end of T<sub>0</sub>/4 when the configuration changes from 000 (V<sub>7</sub>) to 100 (V<sub>1</sub>), transistor Q1 changes from ON to OFF state and simultaneously the transistor Q2 changes from OFF to ON state. While switching OFF, a transistor takes some definite time to turn OFF. This time t<sub>q</sub> is determined by the turn-off time of the transistor. In the example cited, it is imperative that Q2 is not turned ON before Q1 is completely turned OFF. Thus a small time delay is required before switching OFF Q1 before switching ON Q2. This time period in which both Q1 and Q2 are not conducting is known as the "dead band" and this dead-band is to be incorporated in the software for switching to ensure that at no point of time Q1 and Q2 (or Q3 &amp; Q4 or Q5 &amp; Q6) are not conducting simultaneously. In the present invention this dead-band is incorporated in the algorithm itself by means of software and hence the reliability of the inverter bridge is very high.</p>
    <p id="p-00079-en">In FIG. 9 the flow-chart of the program for the Space Vector PWM is described The timers and interrupt registers of the micro-controller are cleared first. First it is checked if the Motor On control is activated - otherwise the controller sets the bridge in the non-conducting state, which is also the default mode. If the switch is in ON position, the set speed value is read from the operator console or keypad. The frequency corresponding to the set speed and the corresponding voltage are computed. Depending on the switching frequency of the bridge, the PWM period, T<sub>s</sub> is also calculated.</p>
    <p id="p-00080-en">θ is initialised to the value zero first and corresponding to that θ, the sector of the voltage vector V<sub>s</sub> is determined and the time periods T<sub>1</sub>, T<sub>2</sub> and T<sub>0</sub> are computed. The two composition-vectors V<sub>n</sub> and V<sub>n±1</sub> for that sector are determined and the related switching configuration of the bridges for T<sub>1</sub> and T<sub>2</sub> are taken.</p>
    <p id="p-00081-en">The program loads the timer registers with the values of T<sub>0</sub>, T<sub>1</sub> and T<sub>2</sub> and the interrupt is enabled. The program also checks for the required direction of rotation and the direction of rotation of the stator reference voltage vector V<sub>s</sub> is accordingly initiated. It for clock-wise rotation of the shaft, V<sub>s</sub> is to be rotated clock-wise, for CCW rotation of the motor V<sub>s</sub> also moves anti-clockwise. The switching pattern for T<sub>0</sub> is course V<sub>7</sub> or V<sub>0</sub> as the bridge is in non-conducting state during that time.</p>
    <p id="p-00082-en">The gating signals for each of the time periods, T<sub>0</sub>/4, T<sub>1</sub>/2, T<sub>2</sub>/2, T<sub>0</sub>/2, T<sub>2</sub>/2, T<sub>1</sub>/2 and T<sub>0</sub>/4 corresponding to the switching pattern of the vectors V<sub>7</sub>, V<sub>n</sub>, V<sub>n±1</sub>, V<sub>0</sub>, V<sub>n±1</sub>, V<sub>n</sub> and V<sub>7</sub> are sent to the output port of the controller for onward routing to the gates of the inverter bridge. The program also ensures that, during the transition instances at each of the seven time periods, the appropriate dead-band pattern is also sent to the gates via the output port. The switching pattern consists of six bits of 1 or 0. For instance a byte 100101 at the output port means that the transistors Q1, Q4 and Q6 are all ON and the transistors Q2, Q3 and Q5 are all OFF.</p>
    <p id="p-00083-en">The program also checks if the timer overflow occurs and if so increments the value of θ and repeats all the above steps of the subroutine. Whenever the value of θ reaches 360°, it means that one cycle of the wave is completed. In this case θ is initialised to zero and the entire program is repeated. This process goes on endlessly, each time checking for any change in the set speed. If there is a change in the value of the set speed, new values of f, V are calculated. This will change the rate at which V<sub>s</sub> rotate and the modulation index, thereby changing the values of T<sub>0</sub>, T<sub>1</sub> and T<sub>2</sub> as well.</p>
    <p id="p-00084-en">The program occupies only about 200 - 400 bytes of ROM in the processor, depending on the smoothness of the sinewave required. This means that this is a very efficient code and can easily be implemented on any low-end micro-controller at a very low cost. There are also no large tables that are to be stored as the SVPWM is implemented in real-time. The remaining part of the ROM can be utilised to interface the controller with the machine that is being driven to control the timing and sequence of the same, along with the necessary input/output interfaces. As most of the present-day appliances are increasingly using micro-controllers, the present invention can easily enhance the capability of the same by providing the machine with variable speed capability at practically no extra cost. But the versatility and product features of the machine are greatly improved, offering the designer with a powerful but low cost tool in the form a variable speed motor. He is unfettered by the earlier limitations of the controllability of the AC motor and has the freedom of choice to use the same in the place of a more expensive, larger and costlier DC motor.</p>
    <p id="p-00085-en">Thus the motor will run at the appropriate value corresponding to the set speed. The smoothness of the sinewave is easily achieved by decreasing the incremental value of θ. The dead-band pattern for each of the transition points of the symmetric SVPWM switching pattern is constant and the time of the dead-band is loaded via the program. For a different set of transistors with varying t<sub>q</sub> it is very easy to vary the dead-band.</p>
    <p id="p-00086-en">Similar exercise is carried out with PWM bridge inverter (single phase inverter) having four power transistors with four switching configurations, as shown in figures 2a and 5a to provide a multi-speed for a single phase motor. For a single phase motor there are two space vectors and four basic switching combinations. The software programme in the microcontroller calculates the dwelling times for each of these configurations and the corresponding dead band programme is also inserted in the appropriate place like in the case of three-phase circuit.</p>
    <p id="p-00087-en">A brushless DC (BLDC) motor is similar to poly-phase induction motor in construction except that in the brushless DC motor, the rotor is a permanent magnet in stead of die-cast aluminium. Generally, the BLDC motor come in 2 or 3 phases with 2 or 3 pairs of windings and the switching is done in a similar manner as two or three phase motor, while the three phase version is similar to the one, which has been described above, in the two phase motor there are two single phase bridges totaling eight power transistors. The output of each of these bridges is connected to the two winding pairs. The output of the said winding is delayed by 90° from the first one. When the voltages are applied in a cyclical fashion to the windings as described above, a rotating magnetic field is setup and the permanent magnet rotor follows this field and revolves continuously.</p>
    <p id="p-00088-en">In figures 10 and 11, the soft-start features are shown. Figure 10 shows the torque Vs. speed curves for the 5 steps, while figure 11 illustrates the variation of current with speed for the same steps. The inverter and hence the motor is started in step 1 at a low frequency and its corresponding voltage. The starting torque is very high and the starting current is well within the allowed value of I<sub>max</sub>. As the motor accelerates and the speed reaches the value to step 2, the current value also decreases. At this point both the voltage and the frequency are increased. The maximum or pull out torque point is shifted to the right. The motor shows an increase in accelerating torque and the speed further picks up. The current also increases but is kept within I<sub>max</sub>. Similar exercise is carried out at steps 3, 4 and 5. The curve relating to step 5 is the torque Vs. speed characteristics of the motor at the rated voltage and frequency and a motor follows this curve from the beginning of step 5 and reaches its rated speed.</p>
    <p id="p-00089-en">The application of the above invention is illustrated by way of examples in figures 12-14 in respect of washing machines, refrigerators and air-conditioners. The Multi speed motor controller may be connected to the motor of the washing machine, refrigerator or air-conditioner with the help of gearbox if required and thus add versatility to the equipment that is being controlled. While the examples are typical applications of the technology, the same can be applied to other appliances and equipment where the induction motor is to be operated at various desired speed.</p>
    <p id="p-00090-en">The above invention is also used in industrial equipment such as Textile Ring Frames, Portable Tools, Industrial Fans, Blowers &amp; compressors and other machine tools.</p>
  </description>
  <claims id="claims_eng" lang="eng" format="original" date-changed="20070505">
    <claim num="1" id="clm-00001-en">
      <claim-text>Multi-speed motor controller for AC motor or brushless DC motor of the type used in domestic or industrial appliances comprising:<claim-text>a rectifier (1) for rectifying the AC input to a DC,</claim-text><claim-text>the said rectifier is connected to a PWM bridge inverter (2) consisting of power transistors with corresponding gates,</claim-text><claim-text>the output of the said PWM bridge inverter is connected to an AC motor or brushless DC motor (3),</claim-text><claim-text>a controller unit (5) connected to the said PWM bridge inverter, and an auxiliary power supply means (6) for the controlling unit and the gates drivers (4) connected to the said DC input, and</claim-text><claim-text>a software program residing in said controller unit (5) for determining the timing sequences for generating the signals for switching ON and OFF the gates of the power transistors of the said PWM bridge inverter in order to produce Variable Voltage Variable Frequency (VVVF) sinusoidal voltage wave forms for controlling the speed of the said AC motor or brushless DC motor using space vector pulse width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique,</claim-text><b>characterized in that</b> said software program performs real time computation of the switching sequences and incorporates the generation of symmetrical switching patterns and dead-bands so as to produce a short code length of 100-1000 bytes.</claim-text>
    </claim>
    <claim num="2" id="clm-00002-en">
      <claim-text>Multi-speed motor controller as claimed in claim I wherein the said AC motor (3) is a single-phase motor or a three phase motor or a poly-phase motor.</claim-text>
    </claim>
    <claim num="3" id="clm-00003-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said AC motor (3) is an induction, reluctance or synchronous motor.</claim-text>
    </claim>
    <claim num="4" id="clm-00004-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein brushless DC (BLDC) motor (3) is in two or three phases with two or three pairs of winding.</claim-text>
    </claim>
    <claim num="5" id="clm-00005-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the PWM bridge inverter (2) consists of at least 4 power transistors (21-24) with corresponding gates (G1-G4) in case a single-phase motor is connected at its output.</claim-text>
    </claim>
    <claim num="6" id="clm-00006-en">
      <claim-text>Multi-speed motor controller as claimed in claims 1 &amp; 5 wherein said software programme provides not more than four switching configurations of the said inverter bridge to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the said single phase motor using space vector width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique.</claim-text>
    </claim>
    <claim num="7" id="clm-00007-en">
      <claim-text>Multi-speed motor controller as claimed in claims 1 &amp; 2 wherein the PWM bridge inverter (three-phase inverter) (2) consists of at least six power transistors (21-26) with corresponding gates (G1-G6) and the AC motor connected to the output of said PWM bridge inverter (2) is a three-phase motor or brushless DC (BLDC) motor (3) with three pairs of windings (three-phases).</claim-text>
    </claim>
    <claim num="8" id="clm-00008-en">
      <claim-text>Multi-speed motor controller as claimed in claims 1, 2 &amp; 7 wherein the said software programme provides not more than eight switching configurations of the said inverter bridge (2) to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the said three phase motor or BLDC motor (3) with three pairs of winding using space vector width modulation (SVPWM) or sinusoidal pulse width mudulation (SPWM) technique.</claim-text>
    </claim>
    <claim num="9" id="clm-00009-en">
      <claim-text>Multi-speed motor controller as claimed in claims 2 &amp; 5 wherein two single phase PWM bridges totaling eight power transistors are provided for BLDC motor (3) with two pairs of winding (two-phase motor), the output of each of these two bridges is connected to the two winding pairs such that the output of second winding is delayed by 90° from the first one.</claim-text>
    </claim>
    <claim num="10" id="clm-00010-en">
      <claim-text>Multi-speed motor controller as claimed in claims 1, 3 &amp; 7 wherein the said software programme manipulates switching configurations of the said inverter bridge (2) to produce variable voltage variable frequency (VVVF) sinusoidal voltage wave form for controlling the speed of the poly-phase motor (3) using space vector width modulation (SVPWM) or sinusoidal pulse width modulation (SPWM) technique.</claim-text>
    </claim>
    <claim num="11" id="clm-00011-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the controller unit (5) is a micro-controller with the associated processor, ROM, RAM and the input / output (I/O) ports having said software program in ROM to produce timing signals sent through the output port to the said driver IC.</claim-text>
    </claim>
    <claim num="12" id="clm-00012-en">
      <claim-text>Multi-speed motor controller as claimed in claims 1, 4 &amp; 7 wherein the said power transistors in the PWM bridge inverter (2) are of MOSFET (metal oxide semi-conductor field effect transistor) type or insulated gate bipolar transistor (IGBT) type to make the gate driver circuitry simple.</claim-text>
    </claim>
    <claim num="13" id="clm-00013-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said timing sequences are such that the idle period of the bridge is distributed in three stages, one in the beginning, one in the middle and the third at the end of the PWM cycle in a manner that produces a symmetric pattern with respect to the center of the switching period.</claim-text>
    </claim>
    <claim num="14" id="clm-00014-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said software programme in the micro-controller (5) is such that it obtains the maximum utilization of the said input DC voltage.</claim-text>
    </claim>
    <claim num="15" id="clm-00015-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said software programme generates a symmetric pattern of timing signals thereby producing variable voltage variable frequency (VVVF) sinusoidal voltage wave forms with the least harmonic content.</claim-text>
    </claim>
    <claim num="16" id="clm-00016-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said software program includes dead band in the switching signals to ensure that at no point of time any two power transistors in the same leg of PWM bridge inverter (2) are conducting simultaneously.</claim-text>
    </claim>
    <claim num="17" id="clm-00017-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said software program obtains the set speed of the AC motor or brushless DC motor from the operator console</claim-text>
    </claim>
    <claim num="18" id="clm-00018-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein a driver to charge the gate capacitor is connected to the gate for turning the transistor 'ON'.</claim-text>
    </claim>
    <claim num="19" id="clm-00019-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said driver is three-phase version gate driver IC (4) to drive the three low sides and three high sides transistors of the PWM inverter (2).</claim-text>
    </claim>
    <claim num="20" id="clm-00020-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said auxiliary power supply means (6) generates the 5V, 15V DC required for powering the micro-controller (5) and the driver (4) respectively.</claim-text>
    </claim>
    <claim num="21" id="clm-00021-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said software also includes soft-start means.</claim-text>
    </claim>
    <claim num="22" id="clm-00022-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the controller excluding driver and auxiliary power unit is implemented in ASIC (Application Specific Integrated Circuit).</claim-text>
    </claim>
    <claim num="23" id="clm-00023-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said ASIC and the passive components of the multi-speed motor controller are integrated in a hybrid IC.</claim-text>
    </claim>
    <claim num="24" id="clm-00024-en">
      <claim-text>Multi-speed motor controller as claimed in claims 22 &amp; 23 wherein the said ASIC has means to interface with an external memory chip, if required.</claim-text>
    </claim>
    <claim num="25" id="clm-00025-en">
      <claim-text>Multi-speed motor controller as claimed in claim 1 wherein the said multi-speed motor controller is integrated with domestic appliances and industrial equipment to control the speed variation to suit the individual need of the customer.</claim-text>
    </claim>
    <claim num="26" id="clm-00026-en">
      <claim-text>Multi-speed motor controller as claimed in claim 25 wherein the domestic appliances and the industrial equipment are washing machine, refrigerator, room air-conditioner, textile ring frame, fans, blowers, compressor and machine tools.</claim-text>
    </claim>
    <claim num="27" id="clm-00027-en">
      <claim-text>Multi-speed motor controller for AC motor or brushless DC motor substantially as described with reference to and as illustrated in the accompanying drawings.</claim-text>
    </claim>
  </claims>
  <claims id="claims_fre" lang="fre" format="original" date-changed="20070505">
    <claim num="1" id="clm-00001-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples pour moteur CA ou moteur CC sans balais du type utilisé dans les appareils électro-ménagers ou industriels, comprenant :<claim-text>un redresseur (1) pour redresser l'entrée CA en un CC,</claim-text><claim-text>ledit redresseur est connecté à un inverseur en pont de modulation en largeur d'impulsion (PWM) (2), consistant en des transistors de puissance avec des grilles correspondantes,</claim-text><claim-text>la sortie dudit inverseur en pont PWM est connectée à un moteur CA ou à un moteur CC sans balais (3);</claim-text><claim-text>une unité contrôleur (5) connectée audit inverseur en pont PWM, et un moyen d'alimentation en puissance auxiliaire (6) pour l'unité de contrôle et les circuits d'attaque de grilles (4) connectés à ladite entrée CC, et</claim-text><claim-text>un programme logiciel résidant dans ladite unité contrôleur (5) pour déterminer les séquences d'horloge afin de générer des signaux pour mettre EN et HORS circuit les grilles des transistors de puissance dudit inverseur en pont PWM dans le but de produire des formes d'onde de tension sinusoïdale à tension variable fréquence variable (VVVF) pour contrôler la vitesse dudit moteur CA ou moteur CC sans balais en utilisant la technique de modulation en largeur d'impulsion à vecteur d'espace (SVPWM) ou la modulation en largeur d'impulsion sinusoïdale (SPWM),</claim-text>    <b>caractérisé en ce que</b> ledit programme logiciel exécute un calcul en temps réel des séquences de commutation et incorpore la génération de modèles de commutation symétriques et de bandes d'insensibilité de manière à produire une longueur de code court de 100-1000 octets.</claim-text>
    </claim>
    <claim num="2" id="clm-00002-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit moteur CA (3) est un moteur monophasé ou un moteur triphasé ou un moteur polyphasé.</claim-text>
    </claim>
    <claim num="3" id="clm-00003-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit moteur CA (3) est un moteur à induction, à réluctance ou synchrone.</claim-text>
    </claim>
    <claim num="4" id="clm-00004-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où le moteur CC sans balais (BLDC) (3) est à deux ou trois phases avec deux ou trois paires de bobinages.</claim-text>
    </claim>
    <claim num="5" id="clm-00005-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où l'inverseur en pont PWM (2) consiste en au moins 4 transistors de puissance (21-24) avec des grilles correspondantes (G1-G4) au cas où un moteur monophasé est connecté à sa sortie.</claim-text>
    </claim>
    <claim num="6" id="clm-00006-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 1 &amp; 5, où ledit programme logiciel ne fournit pas plus de quatre configurations de commutation dudit pont inverseur pour produire la forme d'onde de tension sinusoïdale à tension variable fréquence variable (VVVF) pour contrôler la vitesse dudit moteur monophasé en utilisant la technique de modulation en largeur à vecteur d'espace (SVPWM) ou de modulation en largeur d'impulsion sinusoïdale (SPWM).</claim-text>
    </claim>
    <claim num="7" id="clm-00007-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 1 &amp; 2, où l'inverseur en pont PWM (inverseur triphasé) (2) consiste en au moins six transistors de puissance (21-26) avec des grilles correspondantes (G1-G6) et le moteur CA connecté à la sortie dudit inverseur en pont PWM (2) est un moteur triphasé ou un moteur CC sans balais (BLDC) (3) avec trois paires de bobinages (trois phases).</claim-text>
    </claim>
    <claim num="8" id="clm-00008-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 1, 2 &amp; 7, où ledit programme logiciel ne fournit pas plus de huit configurations de commutation dudit pont inverseur (2) pour produire une forme d'onde de tension sinusoïdale à tension variable fréquence variable (VVVF) pour contrôler la vitesse dudit moteur triphasé ou du moteur BLDC (3) avec trois paires de bobinages en utilisant la technique de modulation en largeur à vecteur d'espace (SVPWM) ou de modulation en largeur d'impulsion sinusoïdale (SPWM).</claim-text>
    </claim>
    <claim num="9" id="clm-00009-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 2 &amp; 5, où deux ponts PWM monophasés s'élevant à huit transistors de puissance en tout sont fournis pour le moteur BLDC (3) avec deux paires de bobinages (moteur biphasé), la sortie de chacun de ces deux ponts est connectée aux deux paires de bobinages de telle sorte que la sortie du deuxième bobinage est retardée de 90° par rapport au premier.</claim-text>
    </claim>
    <claim num="10" id="clm-00010-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 1, 3 &amp; 7, où ledit programme logiciel manipule des configurations de commutation dudit pont inverseur (2) pour produire une forme d'onde de tension sinusoïdale à tension variable fréquence variable (VVVF) pour contrôler la vitesse dudit moteur polyphasé (3) en utilisant la technique de modulation en largeur à vecteur d'espace (SVPWM) ou de modulation en largeur d'impulsion sinusoïdale (SPWM).</claim-text>
    </claim>
    <claim num="11" id="clm-00011-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où l'unité contrôleur (5) est un microcontrôleur avec le processeur, la ROM, la RAM et les ports entrée/sortie associés, ayant ledit programme logiciel dans la ROM afin de produire des signaux d'horloge émis par le port de sortie audit circuit intégré d'attaque.</claim-text>
    </claim>
    <claim num="12" id="clm-00012-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 1, 4 &amp; 7, où lesdits transistors de puissance dans l'inverseur en pont PWM (2) sont du type MOSFET (transistor à effet de champ à oxyde métallique semiconducteur) ou du type de transistor bipolaire à grille isolée (IGBT) afin de rendre simples les circuits d'attaque de grilles.</claim-text>
    </claim>
    <claim num="13" id="clm-00013-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où lesdites séquences d'horloge sont telles que le temps mort du pont est distribué en trois stades, un au commencement, un au milieu et le troisième à la fin du cycle PWM, d'une manière qui fournit un modèle symétrique en ce qui concerne le milieu de la période de commutation.</claim-text>
    </claim>
    <claim num="14" id="clm-00014-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit programme logiciel dans le microcontrôleur (5) est tel qu'il obtient l'utilisation maximale de ladite tension d'entrée en CC.</claim-text>
    </claim>
    <claim num="15" id="clm-00015-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit programme logiciel génère un modèle symétrique de signaux d'horloge, produisant ainsi des formes d'onde de tension sinusoïdale à tension variable fréquence variable (VVVF) avec la moindre teneur harmonique.</claim-text>
    </claim>
    <claim num="16" id="clm-00016-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit programme logiciel comprend une bande d'insensibilité dans les signaux de commutation afin de garantir qu'à aucun point dans le temps deux transistors de puissance quelconques dans le même tronçon de l'inverseur en pont PWM (2) sont simultanément conducteurs.</claim-text>
    </claim>
    <claim num="17" id="clm-00017-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit programme logiciel obtient la vitesse consignée du moteur CA ou du moteur CC sans balais du pupitre de l'opérateur.</claim-text>
    </claim>
    <claim num="18" id="clm-00018-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où un circuit d'attaque pour charger le condensateur de grille est connecté à la grille pour mettre le transistor "EN CIRCUIT".</claim-text>
    </claim>
    <claim num="19" id="clm-00019-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit circuit d'attaque est un circuit intégré d'attaque de grille à version triphasée (4) pour commander les trois transistors côté masse et les trois transistors côté haute tension de l'inverseur PWM (2).</claim-text>
    </claim>
    <claim num="20" id="clm-00020-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit moyen d'alimentation en puissance auxiliaire (6) génère le CC en 5V, 15V requis pour alimenter le microcontrôleur (5) et le circuit d'attaque (4) respectivement.</claim-text>
    </claim>
    <claim num="21" id="clm-00021-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit logiciel comprend aussi un moyen de démarrage doux.</claim-text>
    </claim>
    <claim num="22" id="clm-00022-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où le contrôleur, à l'exception du circuit d'attaque et de l'unité de puissance auxiliaire, est implémenté dans un ASIC (Application Specific Integrated Circuit - Circuit intégré à application spécifique).</claim-text>
    </claim>
    <claim num="23" id="clm-00023-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit ASIC et les composants passifs du contrôleur de moteur à vitesses multiples sont intégrés dans un circuit intégré hybride.</claim-text>
    </claim>
    <claim num="24" id="clm-00024-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans les revendications 22 &amp; 23, où ledit ASIC possède un moyen pour établir une interface avec une puce de mémoire externe, si requis.</claim-text>
    </claim>
    <claim num="25" id="clm-00025-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 1, où ledit contrôleur de moteur à vitesses multiples est intégré dans des appareils électro-ménagers et des équipements industriels afin de contrôler la variation de vitesse pour convenir au besoin individuel du client.</claim-text>
    </claim>
    <claim num="26" id="clm-00026-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples tel que revendiqué dans la revendication 25, où lesdits appareils électro-ménagers et équipements industriels sont des machines à laver, des réfrigérateurs, des climatiseurs, des broches de continus à filer, des ventilateurs, des souffleries, des compresseurs et des machines-outils.</claim-text>
    </claim>
    <claim num="27" id="clm-00027-fr">
      <claim-text>Contrôleur de moteur à vitesses multiples pour un moteur CA ou un moteur CC sans balais sensiblement tel que décrit en se référant à, et tel qu'illustré sur les dessins ci-joints.</claim-text>
    </claim>
  </claims>
  <claims id="claims_ger" lang="ger" format="original" date-changed="20070505">
    <claim num="1" id="clm-00001-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen für den Einsatz in einem Wechselstrommotor oder bürstenlosen Gleichstrommotor des Typs, der für Haushalts- oder Industriegeräte eingesetzt wird, wobei die Steuerung Folgendes umfasst:<claim-text>einen Gleichrichter (1) zum Gleichrichten des Wechselstromeingangs in einen Gleichstrom,</claim-text><claim-text>wobei der genannte Gleichrichter mit einem PWM-Brückenumrichter (2) bestehend aus Leistungstransistoren mit entsprechenden Gattern besteht,</claim-text><claim-text>wobei der Ausgang des genannten PWM-Brückenumrichters mit einem Wechselstrommotor oder bürstenlosen Gleichstrommotor (3) verbunden ist,</claim-text><claim-text>eine Steuereinheit (5), die mit dem genannten PWM-Brückenumrichter verbunden ist, und eine Hilfsstromversorgung (6) für die Steuereinheit und die mit dem genannten Gleichstromeingang verbundenen Gattertreiber (4), und</claim-text><claim-text>ein Software-Programm, das sich in der genannten Steuereinheit (5) befindet, um die Taktsequenzen zum Erzeugen der Signale zum Ein- und Ausschalten der Gatter der Leistungstransistoren des genannten PWM-Brückenumrichters zu ermitteln, um sinusförmige VVVF-(spannungsgeregelte, frequenzgeregelte) Spannungswellenformen zum Regeln der Drehzahl des genannten Wechselstrommotors oder bürstenlosen Gleichstrommotors mit Raumvektor-Pulsbreitenmodulation (SVPWM) oder sinusförmiger Pulsbreitenmodulation (SPWM) zu erzeugen,</claim-text><b>dadurch gekennzeichnet, dass</b> das genannte Software-Programm Echtzeitberechnungen der Umschaltsequenzen durchführt und die Erzeugung symmetrischer Umschaltmuster und Totbänder beinhaltet, um eine kurze Code-Länge von 100 bis 1000 Bytes zu erzeugen.</claim-text>
    </claim>
    <claim num="2" id="clm-00002-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei der genannte Wechselstrommotor (3) ein Einphasenmotor oder ein Dreiphasenmotor oder ein Polyphasenmotor ist.</claim-text>
    </claim>
    <claim num="3" id="clm-00003-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei der genannte Wechselstrommotor (3) ein Induktions-, Reluktanz- oder Synchronmotor ist.</claim-text>
    </claim>
    <claim num="4" id="clm-00004-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei ein bürstenloser Gleichstrommotor (BLDC) (3) zwei- oder dreiphasig mit zwei oder drei Wicklungspaaren ist.</claim-text>
    </claim>
    <claim num="5" id="clm-00005-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei der PWM-Brückenumrichter (2) aus wenigstens vier Leistungstransistoren (21-24) mit entsprechenden Gattern (G1-G4) besteht, wenn ein Einphasenmotor an seinem Ausgang angeschlossen ist.</claim-text>
    </claim>
    <claim num="6" id="clm-00006-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 1 und 5, wobei das genannte Software-Programm nicht mehr als vier Umschaltkonfigurationen der genannten Umrichterbrücke bereitstellt, um eine sinusförmige VVVF-(spannungsgeregelte, frequenzgeregelte) Spannungswellenform zum Regeln der Drehzahl des genannten Einphasenmotors mit Raumvektor-Pulsbreitenmodulation (SVPWM) oder sinusförmiger Pulsbreitenmodulation (SPWM) zu erzeugen.</claim-text>
    </claim>
    <claim num="7" id="clm-00007-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 1 und 2, wobei der PWM-Brückenumrichter (Dreiphasenumrichter)(2) aus wenigstens sechs Leistungstransistoren (21-26) mit entsprechenden Gattern (G1-G6) besteht und der am Ausgang des genannten PWM-Brückenumrichters (2) angeschlossene Wechselstrommotor ein Dreiphasenmotor oder bürstenloser Gleichstrommotor (BLDC)(3) mit drei Wicklungspaaren (drei Phasen) ist.</claim-text>
    </claim>
    <claim num="8" id="clm-00008-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 1, 2 und 7, wobei das genannte Software-Programm nicht mehr als acht Umschaltkonfigurationen der genannten Umrichterbrücke (2) bereitstellt, um eine sinusförmige VVVF- (spannungsgeregelte, frequenzgeregelte) Spannungswellenform zum Regeln der Drehzahl des genannten Dreiphasenmotors oder BLDC-Motors (3) mit drei Wicklungspaaren mit Raumvektor-Pulsbreitenmodulation (SVPWM) oder sinusförmiger Pulsbreitenmodulation (SPWM) zu erzeugen.</claim-text>
    </claim>
    <claim num="9" id="clm-00009-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 2 und 5, wobei zwei einphasige PWM-Brücken mit insgesamt acht Leistungstransistoren für einen BLDC-Motor (3) mit zwei Wicklungspaaren (Zweiphasenmotor) vorgesehen sind, wobei der Ausgang jeder dieser beiden Brücken so mit den beiden Wicklungspaaren verbunden ist, dass der Ausgang der zweiten Wicklung um 90° von der ersten verzögert ist.</claim-text>
    </claim>
    <claim num="10" id="clm-00010-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 1, 3 und 7, wobei das genannte Software-Programm Umschaltkonfigurationen der genannten Umrichterbrücke (2) manipuliert, um eine sinusförmige VVVF-(spannungsgeregelte, frequenzgeregelte) Spannungswellenform zum Regeln der Drehzahl des Polyphasenmotors (3) mit Raumvektor-Pulsbreitenmodulation (SVPWM) oder sinusförmiger Pulsbreitenmodulation (SPWM) zu erzeugen.</claim-text>
    </claim>
    <claim num="11" id="clm-00011-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die Steuereinheit (5) ein Mikrocontroller mit dem zugehörigen Prozessor, ROM, RAM und den Ein-/Ausgabe-(E/A)-Ports ist, wobei sich das genannte Software-Programm im ROM befindet, um Taktsignale zu erzeugen, die durch den Ausgabeport zu der genannten Treiber-IC gesendet werden.</claim-text>
    </claim>
    <claim num="12" id="clm-00012-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach den Ansprüchen 1, 4 und 7, wobei die genannten Leistungstransistoren im PWM-Brückenumrichter (2) vom MOSFET-(Metalloxidhalbleiter-Feldeffekttransistor)-Typ oder vom Isolierschicht-Bipolartransistor-(IGBT)-Typ sind, um den Gattertreiber-Schaltkomplex einfach zu machen.</claim-text>
    </claim>
    <claim num="13" id="clm-00013-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die genannten Taktsequenzen derart sind, dass die Ruheperiode der Brücke auf drei Stufen verteilt ist, eine am Anfang, eine in der Mitte und die dritte am Ende des PWM-Zyklus auf eine solche Weise, dass ein symmetrisches Muster mit Bezug auf die Mitte der Umschaltperiode entsteht.</claim-text>
    </claim>
    <claim num="14" id="clm-00014-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei das genannte Software-Programm in dem Mikrocontroller (5) derart ist, dass es die maximale Ausnutzung der genannten Eingangsgleichspannung erhält.</claim-text>
    </claim>
    <claim num="15" id="clm-00015-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei das genannte Software-Programm ein symmetrisches Muster von Taktsignalen erzeugt, um dadurch sinusförmige VVVF- (spannungsgeregelte, frequenzgeregelte) Spannungswellenformen mit dem geringsten Oberwellengehalt zu erzeugen.</claim-text>
    </claim>
    <claim num="16" id="clm-00016-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei das genannte Software-Programm ein Totband in den Umschaltsignalen enthält, um sicherzustellen, dass zu keinem Zeitpunkt zwei Leistungstransistoren im selben Zweig des PWM-Brückenumrichters (2) gleichzeitig leiten.</claim-text>
    </claim>
    <claim num="17" id="clm-00017-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei das genannte Software-Programm die Solldrehzahl des Wechselstrommotors oder bürstenlosen Gleichstrommotors von der Bedienkonsole erhält.</claim-text>
    </claim>
    <claim num="18" id="clm-00018-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei ein Treiber zum Laden des Gatterkondensators zum Einschalten des Transistors mit dem Gatter verbunden ist.</claim-text>
    </claim>
    <claim num="19" id="clm-00019-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei der genannte Treiber eine dreiphasige Gattertreiber-IC (4) ist, um die drei tiefseitigen und die drei hochseitigen Transistoren des PWM-Umrichters (2) anzusteuern.</claim-text>
    </claim>
    <claim num="20" id="clm-00020-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die genannte Zusatzstromversorgung (6) die zum jeweiligen Speisen des Mikrocontrollers (5) und des Treibers (4) benötigten 5 V bzw. 15 V Gleichstrom erzeugt.</claim-text>
    </claim>
    <claim num="21" id="clm-00021-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die genannte Software auch Soft-Start-Mittel beinhaltet.</claim-text>
    </claim>
    <claim num="22" id="clm-00022-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die Steuerung ohne Treiber und Zusatzstromversorgung in ASIC (anwendungsspezifische integrierte Schaltung) ausgeführt ist.</claim-text>
    </claim>
    <claim num="23" id="clm-00023-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die genannte ASIC und die passiven Komponenten der Steuerung für einen Motor mit mehreren Drehzahlen in einer Hybrid-IC integriert sind.</claim-text>
    </claim>
    <claim num="24" id="clm-00024-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 22 und 23, wobei die genannte ASIC Mittel für eine Verbindung mit einem externen Speicherchip bei Bedarf hat.</claim-text>
    </claim>
    <claim num="25" id="clm-00025-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 1, wobei die genannte Steuerung für einen Motor mit mehreren Drehzahlen in Haushaltsgeräte und Industriegeräte integriert ist, um die Drehzahlveränderung passend zum individuellen Bedarf des Kunden zu regeln.</claim-text>
    </claim>
    <claim num="26" id="clm-00026-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen nach Anspruch 25, wobei die genannten Haushaltsgeräte und Industriegeräte ein/e Waschmaschine, Kühlschrank, Raumklimagerät, Wäscheringspinner, Lüfter, Gebläse, Kompressor und Elektrowerkzeuge sind.</claim-text>
    </claim>
    <claim num="27" id="clm-00027-de">
      <claim-text>Steuerung für einen Motor mit mehreren Drehzahlen für einen Wechselstrommotor oder bürstenlosen Gleichstrommotor, im Wesentlichen wie mit Bezug auf die Begleitzeichnungen beschrieben und in diesen illustriert ist.</claim-text>
    </claim>
  </claims>
  <drawings>
    <figure num="1">
      <img he="N/A" wi="N/A" file="EP1081842B1_00001.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="2">
      <img he="N/A" wi="N/A" file="EP1081842B1_00002.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="3">
      <img he="N/A" wi="N/A" file="EP1081842B1_00003.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="4">
      <img he="N/A" wi="N/A" file="EP1081842B1_00004.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="5">
      <img he="N/A" wi="N/A" file="EP1081842B1_00005.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="6">
      <img he="N/A" wi="N/A" file="EP1081842B1_00006.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="7">
      <img he="N/A" wi="N/A" file="EP1081842B1_00007.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
    <figure num="8">
      <img he="N/A" wi="N/A" file="EP1081842B1_00008.PNG" alt="drawing sheet" img-content="drawing" img-format="png" />
    </figure>
  </drawings>
  <image file="EP1081842B1.PDF" type="pdf" size="374129" pages="22" />
</lexisnexis-patent-document>