<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
  <head>
    <meta http-equiv="content-type" content="text/html;
      charset=ISO-8859-1">
    <script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-1773664-2']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
</script>
    <title> COL 718: Architecture of High Performance Computers </title>
  </head>
  <body>
    <div align="center">
      <h1>Architecture of High Performance Computers<br>
      </h1>
      <h3> <font color="blue">Course: COL718<br>
          Semester II, 2016-17<br>
          Credits: 4 (3-0-2)</font></h3>
    </div>
    <br>
    <b><font <br="" color="maroon"> <br>
        Instructor:<a href="http://www.cse.iitd.ac.in/%7Esrsarangi"> Dr.
          Smruti R. Sarangi </a> <br>
        <br>
        Lectures</font></b>: Mon, Thu 9:30-10:50. 305 Bharti Building<br>
    <b><font <br="" color="maroon"> Course Description:</font> </b>
    This course will give an introduction to designing and programming
    high performance processors.<br>
    <br>
    <b><font <br="" color="maroon"> Course Load: </font></b> 1
    Mid-term, 1 End-term, Minor 1(Assignment 1), Minor 2(Assignment 2),
    <br>
    &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;
    &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp; and
    Assignment 3<br>
    <br>
    <b><font color="maroon">Evaluation</font></b><b><font <br=""
        color="maroon">:&nbsp;</font></b> Midterm (20%), End term (25%),
    3 Assignments (15% each), Attendance (10%)<br>
    <br>
    <b><font color="maroon">Teaching Assistants</font></b><b><font
        <br="" color="maroon">:&nbsp;</font></b> Hameedah Sultan<br>
    <br>
    <u>Piazza discussion forum</u><a
      href="http://www.piazza.com/iit_delhi/spring2017/col718">
      link&nbsp; </a><u>(access code: col718)</u><br>
    <b><font <br="" color="maroon"> <br>
      </font></b><b><font color="maroon">Textbook: </font></b><br>
    <b>Background on processors and caches:</b> <small><span
        style="color: rgb(51, 102, 255);"><span style="color: rgb(153,
          51, 153);"><span style="color: rgb(51, 102, 255);"><span
              style="color: rgb(153, 51, 153);"><span style="color:
                rgb(51, 102, 255);"><span style="color: rgb(153, 51,
                  153);"><span style="color: rgb(51, 102, 255);"><span
                      style="color: rgb(153, 51, 153);"><span
                        style="color: rgb(51, 102, 255);"><span
                          style="color: rgb(153, 51, 153);"><span
                            style="color: rgb(51, 102, 255);"><span
                              style="color: rgb(153, 51, 153);"><span
                                style="color: rgb(153, 51, 153);"><span
                                  style="color: rgb(153, 51, 153);"><span
                                    class="Apple-style-span"
                                    style="border-collapse: separate;
                                    font-style: normal; font-variant:
                                    normal; font-weight: normal;
                                    letter-spacing: normal; line-height:
                                    normal; orphans: 2; text-indent:
                                    0px; text-transform: none;
                                    white-space: normal; widows: 2;
                                    word-spacing: 0px; font-size:
                                    medium;"><span
                                      class="Apple-style-span"><span
                                        class="Apple-style-span"
                                        style="border-collapse:
                                        separate; font-style: normal;
                                        font-variant: normal;
                                        font-weight: normal;
                                        letter-spacing: normal;
                                        line-height: normal; orphans: 2;
                                        text-indent: 0px;
                                        text-transform: none;
                                        white-space: normal; widows: 2;
                                        word-spacing: 0px; font-size:
                                        medium;"><span
                                          class="Apple-style-span"><big><span
                                              style="color: black;"><small>Computer



















































                                                Organisation and
                                                Architecture, Smruti R.
                                                Sarangi, McGrawHill
                                                India. Link to <a
                                                  href="http://www.cse.iitd.ac.in/%7Esrsarangi/buyitlink.html">buy</a>.
                                                Slides, and videos (<a
                                                  href="http://www.cse.iitd.ac.in/%7Esrsarangi/archbooksoft.html">link</a>)</small></span></big></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></span></small><br>
    <br>
    <br>
    <table border="1" cellpadding="2" cellspacing="2" height="437"
      width="1288">
      <tbody>
        <tr>
          <td valign="top">S. No.<br>
          </td>
          <td valign="top">Date<br>
          </td>
          <td valign="top">Lecture<br>
          </td>
          <td valign="top">Slides<br>
          </td>
          <td valign="top">References<br>
          </td>
        </tr>
        <tr>
          <td valign="top">1<br>
          </td>
          <td valign="top">5th Jan<br>
          </td>
          <td valign="top">Course policies, Inorder pipelines,
            Performance Equation<br>
          </td>
          <td valign="top"><a href="lectures/OOOpipelines.pptx">OOO
              Execution - I</a> </td>
          <td valign="top">Computer Organisation and Architecture<br>
            Chapter 9<br>
          </td>
        </tr>
        <tr>
          <td valign="top">2<br>
          </td>
          <td valign="top">9th Jan<br>
          </td>
          <td valign="top">Overview of branch prediction, renaming,
            precise interrupts<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">3<br>
          </td>
          <td valign="top">12th Jan<br>
          </td>
          <td valign="top">Branch Prediction<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/branchpred/alternative-impl.pdf">Two level
              prediction</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/branchpred/branchpred2.pdf">Two level
              prediction-II</a>,&nbsp; <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/branchpred/agree-predictor.pdf">Agree
              predictor</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/branchpred/branch-pred-many.pdf">General
              techniques</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/branchpred/third-level.pdf">Three level
              adaptive</a></td>
        </tr>
        <tr>
          <td valign="top">4<br>
          </td>
          <td valign="top">16th Jan<br>
          </td>
          <td valign="top">Register Renaming<br>
          </td>
          <td valign="top"><a href="lectures/OOO-II.pptx">OOO - II</a></td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/microarch.pdf">Processor





































              microarchitecture book</a><br>
            <a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/palacharla.pdf">Quantifying the
              complexity of superscalar processors</a><br>
            <a
href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/renamingsima.pdf">Design





































              space of renaming techniques</a><br>
          </td>
        </tr>
        <tr>
          <td valign="top">5<br>
          </td>
          <td valign="top">Jan 19th<br>
          </td>
          <td valign="top">Wakeup, Bypass, Broadcast, Select<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">6<br>
          </td>
          <td valign="top">Jan 23rd<br>
          </td>
          <td valign="top">Load-Store Queue, Commit<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/lsq.pdf">Optimized

































              Load Store Queue</a></td>
        </tr>
        <tr>
          <td valign="top">7<br>
          </td>
          <td valign="top">Jan 28th<br>
          </td>
          <td valign="top">Recovery from speculation: RRF and RRAT, SRAM
            vs CAM based checkpoints<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">8<br>
          </td>
          <td valign="top">Jan 30th<br>
          </td>
          <td valign="top">ROB based OOO processor design<br>
            Little's Law<br>
            Intro. to scheduling and replay<br>
          </td>
          <td valign="top"><a href="lectures/OOO-III.pptx">OOO-III</a><br>
          </td>
          <td valign="top"><a
              href="https://en.wikipedia.org/wiki/Little%27s_law">Little's
















              Law</a><br>
          </td>
        </tr>
        <tr>
          <td valign="top">9<br>
          </td>
          <td valign="top">Feb 6th<br>
          </td>
          <td valign="top">Non-Selective and Deferred Selective Replay<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/replay.pdf">Scheduling















              and Replay</a><br>
          </td>
        </tr>
        <tr>
          <td valign="top">10<br>
          </td>
          <td valign="top">Feb 9th<br>
          </td>
          <td valign="top">Token based replay. Value prediction and
            instruction re-use mechanisms.<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/lsspec.pdf">Load
              store speculation</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/store-sets.pdf">store sets</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/dynamic-track.pdf">dynamic
              dependence tracking</a>,<a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/renameissue/cloak-bypass.pdf"> memory
              cloaking and bypassing</a></td>
        </tr>
        <tr>
          <td valign="top">11<br>
          </td>
          <td valign="top">Feb 13th<br>
          </td>
          <td valign="top">SRAM and DRAM Cells<br>
          </td>
          <td valign="top">Chapter 6<br>
            <a
              href="http://www.cse.iitd.ac.in/%7Esrsarangi/archbooksoft.html">(link)</a><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">12<br>
          </td>
          <td valign="top">Feb 16th<br>
          </td>
          <td valign="top">CAM Cells<br>
          </td>
          <td valign="top">Chapter 6<br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">13<br>
          </td>
          <td valign="top">Feb 23rd<br>
          </td>
          <td valign="top">Instruction prefetching<br>
          </td>
          <td valign="top"><a href="lectures/prefetching.pptx">Inst.
              Prefetching</a></td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/cgp.pdf">CGP</a>,
            <a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/markov.pdf">Markov, </a><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/pif.pdf">PIF</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/rdip.pdf">RDIP</a></td>
        </tr>
        <tr>
          <td valign="top">14<br>
          </td>
          <td valign="top">6th Mar<br>
          </td>
          <td valign="top">Pentium Trace Cache<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/intel-trace-cache.pdf">Trace
              cache patent</a></td>
        </tr>
        <tr>
          <td valign="top">15<br>
          </td>
          <td valign="top">9th Mar<br>
          </td>
          <td valign="top">Date Prefetching<br>
          </td>
          <td valign="top"><a href="lectures/dataprefetch.pptx">Data
              Prefetching</a></td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/dataprefetchsurvey.pdf">Survey</a></td>
        </tr>
        <tr>
          <td valign="top">16<br>
          </td>
          <td valign="top">13th Mar<br>
          </td>
          <td valign="top">Runahead Execution, Caches<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/prefetching/runahead_execution.pdf">Runahead
              Execution</a></td>
        </tr>
        <tr>
          <td valign="top">17<br>
          </td>
          <td valign="top">16th Mar<br>
          </td>
          <td valign="top">Cache Design with Cacti<br>
          </td>
          <td valign="top"><a href="lectures/Caches.pptx">Caches</a></td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/memory/cactireport.pdf">Cacti
              Report</a>, <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/mcch.pdf">Multi

















              core memory systems (book)</a></td>
        </tr>
        <tr>
          <td valign="top">18<br>
          </td>
          <td valign="top">20th Mar<br>
          </td>
          <td valign="top">NUCA Caches<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/memory/snuca.pdf">S-NUCA</a>,
            <a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/memory/rnuca.pdf">R-NUCA</a></td>
        </tr>
        <tr>
          <td valign="top">19<br>
          </td>
          <td valign="top">26th<br>
            Mar<br>
          </td>
          <td valign="top">Basics of On Chip Networks <br>
          </td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/routing.pdf">Routing</a></td>
          <td valign="top"><a
href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/On-chip-networks.pdf">On
















              chip networks (book)</a></td>
        </tr>
        <tr>
          <td valign="top">20<br>
          </td>
          <td valign="top">27th Mar<br>
          </td>
          <td valign="top">Basics of Hardware Security (Prof. Kolin
            Paul)<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><a
href="http://privateweb.iitd.ernet.in/%7Esrsarangi/docs/arch/forristal.pdf">Hardware






              Involved Software Attacks</a><br>
          </td>
        </tr>
        <tr>
          <td valign="top">21<br>
          </td>
          <td valign="top">3rd Apr<br>
          </td>
          <td valign="top">Routing and Flow Control <br>
          </td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/flow.ppt">Flow













              Control</a></td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">22<br>
          </td>
          <td valign="top">6th Apr<br>
          </td>
          <td valign="top">Flow Control<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">23<br>
          </td>
          <td valign="top">10th Apr<br>
          </td>
          <td valign="top">Design of Routers<br>
          </td>
          <td valign="top"><a
href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/router-microarch.ppt">Router










              Micro-arch</a></td>
          <td valign="top"><a href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/noc/allocimpl.pdf">Allocator
              Implementations</a></td>
        </tr>
        <tr>
          <td valign="top">24<br>
          </td>
          <td valign="top">13th Apr<br>
          </td>
          <td valign="top">Coherence and Consistency<br>
          </td>
          <td valign="top"><a
              href="http://www.cse.iitd.ac.in/%7Esrsarangi/archbooksoft.html">link







              to slides</a> (Chapter 11)</td>
          <td valign="top"><a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/docs/arch/cohconst.pdf">Primer






              on Cache Coherence and Memory Consistency(book)</a></td>
        </tr>
        <tr>
          <td valign="top">25<br>
          </td>
          <td valign="top">17th Apr<br>
          </td>
          <td valign="top">Coherence Protocols: Write-update and
            Write-invalidate<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">26<br>
          </td>
          <td valign="top">24th Apr<br>
          </td>
          <td valign="top">Directory Coherence and Atomic Primitives<br>
          </td>
          <td valign="top"> <a href="lectures/coherence.pptx">
              Directory Coherence </a> </td>
          <td valign="top"><br>
          </td>
        </tr>
        <tr>
          <td valign="top">27<br>
          </td>
          <td valign="top">27th Apr<br>
          </td>
          <td valign="top">Memory Consistency Models<br>
          </td>
          <td valign="top"><a href="lectures/consistency.pptx">Memory
              Consistency</a><br>
          </td>
          <td valign="top">A Formal Hierarchy of Weak Memory Models <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/multiprocs/fmsd.pdf"> (link)</a><br>
            Tutorial on Shared Memory Models <a
              href="http://privateweb.iitd.ac.in/%7Esrsarangi/col_718_2017/papers/multiprocs/sharedmemtut.pdf">(link)</a></td>
        </tr>

        <tr>
          <td valign="top">28<br>
          </td>
          <td valign="top">29th Apr<br>
          </td>
          <td valign="top">Memory Consistency Models - II<br>
          </td>
          <td valign="top"><br>
          </td>
          <td valign="top"> </td>
        </tr>

      </tbody>
    </table>
    <br>
    <b><font <br="" color="maroon"></font></b>
  </body>
</html>
