[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Jul  4 08:23:30 2022
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_memory_interface/dump.vcd"
[dumpfile_mtime] "Mon Jul  4 08:23:19 2022"
[dumpfile_size] 228545
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_memory_interface/config.gtkw"
[timestart] 29940
[size] 1920 996
[pos] -1 -1
*-9.000000 30600 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.cache0.
[treeopen] tb.mem0.
[sst_width] 388
[signals_width] 246
[sst_expanded] 1
[sst_vpaned_height] 287
@28
tb.CLK
tb.RSTb
tb.mem0.RSTb
tb.cache0.cache_miss
tb.cache0.state[1:0]
@22
tb.cache0.data_out[31:0]
tb.mem0.data_in[15:0]
@28
tb.mem0.state[1:0]
@22
tb.cache0.address_data[31:0]
@200
-
@22
tb.cache0.cache_request_address[14:0]
@200
-
@28
tb.mem0.instruction_memory_success
tb.mem0.instruction_memory_read_req
@200
-
@28
tb.mem0.mem_wr
@200
-
@22
tb.cache0.address_x[14:0]
tb.cache0.address_xx[14:0]
tb.cache0.memory_address[14:0]
tb.cache0.mem0.\RAM[0][31:0]
tb.cache0.mem0.\RAM[1][31:0]
tb.cache0.mem0.\RAM[2][31:0]
tb.cache0.mem0.\RAM[3][31:0]
tb.cache0.mem0.\RAM[4][31:0]
tb.cache0.mem0.\RAM[5][31:0]
tb.cache0.mem0.\RAM[6][31:0]
tb.cache0.mem0.\RAM[7][31:0]
tb.cache0.mem0.\RAM[8][31:0]
tb.cache0.mem0.\RAM[9][31:0]
tb.cache0.mem0.\RAM[10][31:0]
tb.cache0.mem0.\RAM[11][31:0]
tb.cache0.mem0.\RAM[12][31:0]
tb.cache0.mem0.\RAM[13][31:0]
tb.cache0.mem0.\RAM[14][31:0]
tb.cache0.mem0.\RAM[15][31:0]
tb.cache0.mem0.\RAM[16][31:0]
@200
-
@22
tb.mem0.address_stage_1[14:0]
tb.mem0.address_stage_2[14:0]
tb.mem0.address_stage_3[14:0]
@28
tb.mem0.valid
tb.mem0.rdy
tb.mem0.bank_switch_required
@29
tb.mem0.state[1:0]
[pattern_trace] 1
[pattern_trace] 0
