

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'
================================================================
* Date:           Thu Apr  4 20:09:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28| 0.140 us | 0.140 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_600  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        1|        1| 5.000 ns | 5.000 ns |    2|    2| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      1|       0|    1207|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     185|     622|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     378|    -|
|Register         |        -|      -|    1026|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|    1211|    2207|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_600  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  185|  622|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                           |        0|      0|  185|  622|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table5_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu  |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table6_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_562_p2                     |     *    |      1|  0|   6|          17|          18|
    |add_ln746_fu_1853_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1775_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1847_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1899_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1885_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1761_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_836_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_891_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_946_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_1001_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_1056_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1111_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1166_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1221_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1276_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_781_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_864_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_919_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_974_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_1029_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1084_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1139_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1194_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1249_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1304_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_809_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op378         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op40          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1919_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1793_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_674_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_702_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_680_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_686_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_726_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_740_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_754_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_764_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_668_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1811_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1937_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_882_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_937_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_992_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1047_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1102_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1157_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1212_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1267_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1322_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_827_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1833_p3              |  select  |      0|  0|  19|           1|          18|
    |p_Val2_27_fu_1865_p3              |  select  |      0|  0|  19|           1|           2|
    |select_ln340_10_fu_1513_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1547_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1581_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1615_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1649_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1817_p3        |  select  |      0|  0|  19|           1|          17|
    |select_ln340_22_fu_1953_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1377_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1411_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1445_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1479_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1338_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1825_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_1961_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1385_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1419_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1453_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1487_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1521_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1555_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1589_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1623_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1657_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1346_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_697_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_708_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_716_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_721_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_732_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_746_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_758_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_692_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_768_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_1969_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1393_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1427_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1461_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1495_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1529_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1563_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1597_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1631_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1665_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1354_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_815_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_870_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_925_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_980_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1035_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1090_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1145_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1200_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1255_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1310_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_876_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1799_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1805_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_1925_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1931_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_931_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_986_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1041_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1096_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1151_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1206_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1261_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1316_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_821_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1787_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1913_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_858_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_913_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_968_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1023_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1078_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1133_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1188_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1243_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1298_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_803_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0|1207|         552|        1062|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table5_address0                                                              |  50|         11|   10|        110|
    |grp_fu_562_p0                                                                    |  50|         11|   17|        187|
    |grp_fu_562_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_600_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 378|         83|   73|        421|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_2086                                                            |  16|   0|   16|          0|
    |data_array_1_V_reg_2092                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_2098                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_2104                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_2110                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_2116                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_2122                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_2128                                                            |  16|   0|   16|          0|
    |data_array_8_V_reg_2134                                                            |  16|   0|   16|          0|
    |data_array_9_V_reg_2141                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_2230                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2230_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_366                                                                 |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2241                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2241_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_370                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2252                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2252_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_374                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2263                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2263_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_378                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2274                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2274_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_382                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2284                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2284_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_386                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2294                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2294_pp0_iter1_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_390                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2304                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2304_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_394                                                                 |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2314                                                             |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2314_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_8_V_fu_398                                                                 |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2326                                                             |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2326_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_9_V_fu_402                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_600_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_2153                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_2158                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_2163                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_2148                                                               |   1|   0|    1|          0|
    |p_Val2_19_reg_2333                                                                 |  18|   0|   18|          0|
    |p_Val2_1_reg_2339                                                                  |  18|   0|   18|          0|
    |select_ln65_6_reg_2168                                                             |  16|   0|   16|          0|
    |select_ln65_7_reg_2174                                                             |  16|   0|   16|          0|
    |sext_ln241_reg_2355                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_2360                                                              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2365                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2370                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2375                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2380                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2385                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2390                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2395                                                              |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2400                                                              |  16|   0|   16|          0|
    |y_V_10_reg_2345                                                                    |  10|   0|   10|          0|
    |y_V_1_reg_2185                                                                     |  10|   0|   10|          0|
    |y_V_2_reg_2190                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_2195                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_2200                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_2205                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_2210                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_2215                                                                     |  10|   0|   10|          0|
    |y_V_8_reg_2220                                                                     |  10|   0|   10|          0|
    |y_V_9_reg_2225                                                                     |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1026|   0| 1026|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|res_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

