// Seed: 1360445197
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7
);
  assign id_7 = id_1;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_5,
      id_0,
      id_4,
      id_4,
      id_5,
      id_6,
      id_7,
      id_3,
      id_0,
      id_5,
      id_2,
      id_7,
      id_2,
      id_2,
      id_7,
      id_3
  );
  assign modCall_1.id_1 = 0;
  tri id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1
    , id_19,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input wor id_7,
    output tri0 id_8,
    input tri id_9,
    input wand id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri0 id_13,
    output wor id_14,
    output tri0 id_15,
    output uwire id_16,
    input tri1 id_17
);
  tri1 id_20 = 1;
endmodule
