// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   jb914@EEWS104A-020
//  Generated date: Mon May 11 12:45:26 2015
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    motion_blur_core
// ------------------------------------------------------------------


module motion_blur_core (
  clk, en, arst_n, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d, offset_rsc_mgc_in_wire_d
);
  input clk;
  input en;
  input arst_n;
  input [149:0] vin_rsc_mgc_in_wire_d;
  output [29:0] vout_rsc_mgc_out_stdreg_d;
  reg [29:0] vout_rsc_mgc_out_stdreg_d;
  input [1:0] offset_rsc_mgc_in_wire_d;



  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : core
    // Interconnect Declarations
    reg [89:0] regs_regs_2_1_sva;
    reg [89:0] regs_regs_1_1_sva;
    reg [89:0] regs_regs_0_1_sva;
    reg [1:0] FRAME_io_read_offset_rsc_d_svs;
    reg equal_tmp;
    reg equal_tmp_1;
    reg equal_tmp_2;
    reg g_x_2_1_lpi_1_dfm;
    reg [89:0] regs_regs_2_1_sva_1;
    reg [89:0] regs_regs_0_1_sva_1;
    reg [15:0] red_2_sva;
    reg [15:0] green_2_sva;
    reg [15:0] blue_2_sva;
    reg absmax_slc_svs;
    reg absmax_else_slc_svs;
    reg [9:0] absmax_absmax_return_3_sva_2;
    reg [9:0] absmax_absmax_return_3_lpi_1_dfm_1;
    reg absmax_1_slc_svs;
    reg absmax_1_else_slc_svs;
    reg [9:0] absmax_absmax_return_4_sva_2;
    reg [9:0] absmax_absmax_return_4_lpi_1_dfm_1;
    reg absmax_2_slc_svs;
    reg absmax_2_else_slc_svs;
    reg [9:0] absmax_absmax_return_5_sva_2;
    reg [9:0] absmax_absmax_return_5_lpi_1_dfm_1;
    reg [6:0] acc_imod_sva;
    reg [6:0] acc_imod_2_sva;
    reg [6:0] acc_imod_4_sva;
    reg [9:0] regs_regs_slc_regs_regs_3_1_3_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_20_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_1_1_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_1_6_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_21_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_1_4_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_1_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_22_itm;
    reg [9:0] regs_regs_slc_regs_regs_3_1_7_itm;
    reg [6:0] FRAME_acc_25_itm_1;
    reg [2:0] absmax_slc_absmax_absmax_return_10_itm_1;
    reg [3:0] FRAME_slc_acc_imod_1_itm_1;
    reg absmax_slc_absmax_absmax_return_8_itm_1;
    reg [5:0] FRAME_acc_32_itm_1;
    reg [2:0] absmax_2_slc_absmax_absmax_return_2_10_itm_1;
    reg [3:0] FRAME_slc_acc_imod_2_1_itm_1;
    reg absmax_2_slc_absmax_absmax_return_2_8_itm_1;
    reg [5:0] FRAME_acc_39_itm_1;
    reg [2:0] absmax_1_slc_absmax_absmax_return_1_10_itm_1;
    reg [3:0] FRAME_slc_acc_imod_4_1_itm_1;
    reg absmax_1_slc_absmax_absmax_return_1_8_itm_1;
    reg main_stage_0_2;
    reg [59:0] regs_regs_3_1_sva_2;
    reg [59:0] regs_regs_3_1_sva_3;
    reg [4:0] FRAME_acc_8_sdt;
    reg [4:0] FRAME_acc_13_sdt;
    reg [4:0] FRAME_acc_18_sdt;
    reg [3:0] FRAME_acc_26_sdt;
    reg [3:0] FRAME_acc_33_sdt;
    reg [3:0] FRAME_acc_40_sdt;
    reg [3:0] FRAME_acc_27_itm_1_sg1;
    reg FRAME_acc_27_itm_2;
    reg [3:0] FRAME_acc_34_itm_1_sg1;
    reg FRAME_acc_34_itm_2;
    reg [3:0] FRAME_acc_41_itm_1_sg1;
    reg FRAME_acc_41_itm_2;

    reg[9:0] absmax_else_mux_nl;
    reg[9:0] absmax_1_else_mux_nl;
    reg[9:0] absmax_2_else_mux_nl;
    begin : core_rlpExit
      forever begin : core_rlp
        // C-Step 0 of Loop 'core_rlp'
        regs_regs_2_1_sva = 90'b0;
        regs_regs_1_1_sva = 90'b0;
        regs_regs_3_1_sva_2 = 60'b0;
        regs_regs_0_1_sva = 90'b0;
        main_stage_0_2 = 1'b0;
        begin : mainExit
          forever begin : main
            // C-Step 0 of Loop 'main'
            regs_regs_3_1_sva_3 = regs_regs_2_1_sva[59:0];
            regs_regs_2_1_sva_1 = regs_regs_1_1_sva;
            regs_regs_slc_regs_regs_3_1_3_itm = regs_regs_3_1_sva_2[59:50];
            regs_regs_slc_regs_regs_3_20_itm = regs_regs_2_1_sva[89:80];
            regs_regs_slc_regs_regs_3_1_1_itm = regs_regs_3_1_sva_2[29:20];
            regs_regs_slc_regs_regs_3_1_6_itm = regs_regs_3_1_sva_2[49:40];
            regs_regs_slc_regs_regs_3_21_itm = regs_regs_2_1_sva[79:70];
            regs_regs_slc_regs_regs_3_1_4_itm = regs_regs_3_1_sva_2[19:10];
            regs_regs_slc_regs_regs_3_1_itm = regs_regs_3_1_sva_2[39:30];
            regs_regs_slc_regs_regs_3_22_itm = regs_regs_2_1_sva[69:60];
            regs_regs_slc_regs_regs_3_1_7_itm = regs_regs_3_1_sva_2[9:0];
            regs_regs_1_1_sva = regs_regs_0_1_sva;
            regs_regs_2_1_sva = regs_regs_2_1_sva_1;
            regs_regs_3_1_sva_2 = regs_regs_3_1_sva_3;
            begin : waitLoop0Exit
              forever begin : waitLoop0
                @(posedge clk or negedge ( arst_n ));
                if ( ~ arst_n )
                  disable core_rlpExit;
                if ( en )
                  disable waitLoop0Exit;
              end
            end
            // C-Step 1 of Loop 'main'
            if ( main_stage_0_2 ) begin
              vout_rsc_mgc_out_stdreg_d <= {(signext_10_7(FRAME_acc_25_itm_1 + conv_s2s_5_7(conv_u2s_3_5(absmax_slc_absmax_absmax_return_10_itm_1)
                  + conv_s2s_2_5(conv_s2s_1_2(readslicef_6_1_5((conv_u2s_5_6({FRAME_acc_27_itm_1_sg1
                  , FRAME_acc_27_itm_2}) + conv_s2s_5_6({1'b1 , FRAME_slc_acc_imod_1_itm_1}))))
                  + conv_u2s_1_2(absmax_slc_absmax_absmax_return_8_itm_1))))) , 4'b0
                  , (FRAME_acc_32_itm_1 + conv_s2u_5_6(conv_u2s_3_5(absmax_2_slc_absmax_absmax_return_2_10_itm_1)
                  + conv_s2s_2_5(conv_s2s_1_2(readslicef_6_1_5((conv_u2s_5_6({FRAME_acc_34_itm_1_sg1
                  , FRAME_acc_34_itm_2}) + conv_s2s_5_6({1'b1 , FRAME_slc_acc_imod_2_1_itm_1}))))
                  + conv_u2s_1_2(absmax_2_slc_absmax_absmax_return_2_8_itm_1))))
                  , 4'b0 , (FRAME_acc_39_itm_1 + conv_s2u_5_6(conv_u2s_3_5(absmax_1_slc_absmax_absmax_return_1_10_itm_1)
                  + conv_s2s_2_5(conv_s2s_1_2(readslicef_6_1_5((conv_u2s_5_6({FRAME_acc_41_itm_1_sg1
                  , FRAME_acc_41_itm_2}) + conv_s2s_5_6({1'b1 , FRAME_slc_acc_imod_4_1_itm_1}))))
                  + conv_u2s_1_2(absmax_1_slc_absmax_absmax_return_1_8_itm_1))))};
            end
            absmax_absmax_return_5_sva_2 = 10'b0;
            absmax_absmax_return_4_sva_2 = 10'b0;
            absmax_absmax_return_3_sva_2 = 10'b0;
            FRAME_io_read_offset_rsc_d_svs = offset_rsc_mgc_in_wire_d;
            equal_tmp = (FRAME_io_read_offset_rsc_d_svs[0]) & (~ (FRAME_io_read_offset_rsc_d_svs[1]));
            equal_tmp_1 = (FRAME_io_read_offset_rsc_d_svs[1]) & (~ (FRAME_io_read_offset_rsc_d_svs[0]));
            equal_tmp_2 = (FRAME_io_read_offset_rsc_d_svs[1]) & (FRAME_io_read_offset_rsc_d_svs[0]);
            g_x_2_1_lpi_1_dfm = ~(equal_tmp | equal_tmp_1 | equal_tmp_2);
            regs_regs_0_1_sva_1 = vin_rsc_mgc_in_wire_d[89:0];
            red_2_sva = conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[59:50])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_2_1_sva_1[59:50]))
                + conv_u2u_11_12(conv_u2u_10_11((regs_regs_3_1_sva_3[59:50]) & ({{9{g_x_2_1_lpi_1_dfm}},
                g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_3_itm
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[89:80])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11((regs_regs_0_1_sva[89:80])
                & ({{9{equal_tmp}}, equal_tmp}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_2_1_sva_1[89:80])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_20_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[29:20])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_10_11((regs_regs_0_1_sva[29:20])
                & ({{9{equal_tmp_2}}, equal_tmp_2}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[29:20])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_1_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_s2u_14_16(conv_s2s_12_14(conv_s2s_11_12({1'b1
                , (~ regs_regs_slc_regs_regs_3_1_1_itm)}) + conv_u2s_11_12({((regs_regs_2_1_sva_1[29:20])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) , 1'b1})) + conv_u2s_12_14({(conv_u2u_10_11((regs_regs_3_1_sva_3[29:20])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_9_11((regs_regs_0_1_sva_1[29:21])
                & ({{8{equal_tmp_2}}, equal_tmp_2}))) , ((regs_regs_0_1_sva_1[20])
                & equal_tmp_2)}));
            green_2_sva = conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[49:40])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_2_1_sva_1[49:40]))
                + conv_u2u_11_12(conv_u2u_10_11((regs_regs_3_1_sva_3[49:40]) & ({{9{g_x_2_1_lpi_1_dfm}},
                g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_6_itm
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[79:70])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11((regs_regs_0_1_sva[79:70])
                & ({{9{equal_tmp}}, equal_tmp}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_2_1_sva_1[79:70])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_21_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[19:10])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_10_11((regs_regs_0_1_sva[19:10])
                & ({{9{equal_tmp_2}}, equal_tmp_2}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[19:10])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_4_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_s2u_14_16(conv_s2s_12_14(conv_s2s_11_12({1'b1
                , (~ regs_regs_slc_regs_regs_3_1_4_itm)}) + conv_u2s_11_12({((regs_regs_2_1_sva_1[19:10])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) , 1'b1})) + conv_u2s_12_14({(conv_u2u_10_11((regs_regs_3_1_sva_3[19:10])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_9_11((regs_regs_0_1_sva_1[19:11])
                & ({{8{equal_tmp_2}}, equal_tmp_2}))) , ((regs_regs_0_1_sva_1[10])
                & equal_tmp_2)}));
            blue_2_sva = conv_u2u_14_16(conv_u2u_13_14(conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[39:30])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_2_1_sva_1[39:30]))
                + conv_u2u_11_12(conv_u2u_10_11((regs_regs_3_1_sva_3[39:30]) & ({{9{g_x_2_1_lpi_1_dfm}},
                g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_itm
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})))) + conv_u2u_12_13(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[69:60])
                & ({{9{g_x_2_1_lpi_1_dfm}}, g_x_2_1_lpi_1_dfm})) + conv_u2u_10_11((regs_regs_0_1_sva[69:60])
                & ({{9{equal_tmp}}, equal_tmp}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_2_1_sva_1[69:60])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_22_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_u2u_12_14(conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva_1[9:0])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_10_11((regs_regs_0_1_sva[9:0])
                & ({{9{equal_tmp_2}}, equal_tmp_2}))) + conv_u2u_11_12(conv_u2u_10_11((regs_regs_0_1_sva[9:0])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) + conv_u2u_10_11(regs_regs_slc_regs_regs_3_1_7_itm
                & ({{9{equal_tmp_2}}, equal_tmp_2}))))) + conv_s2u_14_16(conv_s2s_12_14(conv_s2s_11_12({1'b1
                , (~ regs_regs_slc_regs_regs_3_1_7_itm)}) + conv_u2s_11_12({((regs_regs_2_1_sva_1[9:0])
                & ({{9{equal_tmp_1}}, equal_tmp_1})) , 1'b1})) + conv_u2s_12_14({(conv_u2u_10_11((regs_regs_3_1_sva_3[9:0])
                & ({{9{equal_tmp}}, equal_tmp})) + conv_u2u_9_11((regs_regs_0_1_sva_1[9:1])
                & ({{8{equal_tmp_2}}, equal_tmp_2}))) , ((regs_regs_0_1_sva_1[0])
                & equal_tmp_2)}));
            absmax_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (red_2_sva[15:10]))
                + 7'b1));
            if ( absmax_slc_svs ) begin
            end
            else begin
              absmax_else_slc_svs = readslicef_17_1_16((conv_s2s_16_17(~ red_2_sva)
                  + 17'b1));
              if ( absmax_else_slc_svs ) begin
              end
              else begin
                absmax_absmax_return_3_sva_2 = (~ (red_2_sva[9:0])) + 10'b1;
              end
            end
            absmax_else_mux_nl = MUX_v_10_2_2({absmax_absmax_return_3_sva_2 , (red_2_sva[9:0])},
                absmax_else_slc_svs);
            absmax_absmax_return_3_lpi_1_dfm_1 = (absmax_else_mux_nl) | ({{9{absmax_slc_svs}},
                absmax_slc_svs});
            absmax_1_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (green_2_sva[15:10]))
                + 7'b1));
            if ( absmax_1_slc_svs ) begin
            end
            else begin
              absmax_1_else_slc_svs = readslicef_17_1_16((conv_s2s_16_17(~ green_2_sva)
                  + 17'b1));
              if ( absmax_1_else_slc_svs ) begin
              end
              else begin
                absmax_absmax_return_4_sva_2 = (~ (green_2_sva[9:0])) + 10'b1;
              end
            end
            absmax_1_else_mux_nl = MUX_v_10_2_2({absmax_absmax_return_4_sva_2 , (green_2_sva[9:0])},
                absmax_1_else_slc_svs);
            absmax_absmax_return_4_lpi_1_dfm_1 = (absmax_1_else_mux_nl) | ({{9{absmax_1_slc_svs}},
                absmax_1_slc_svs});
            absmax_2_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (blue_2_sva[15:10]))
                + 7'b1));
            if ( absmax_2_slc_svs ) begin
            end
            else begin
              absmax_2_else_slc_svs = readslicef_17_1_16((conv_s2s_16_17(~ blue_2_sva)
                  + 17'b1));
              if ( absmax_2_else_slc_svs ) begin
              end
              else begin
                absmax_absmax_return_5_sva_2 = (~ (blue_2_sva[9:0])) + 10'b1;
              end
            end
            absmax_2_else_mux_nl = MUX_v_10_2_2({absmax_absmax_return_5_sva_2 , (blue_2_sva[9:0])},
                absmax_2_else_slc_svs);
            absmax_absmax_return_5_lpi_1_dfm_1 = (absmax_2_else_mux_nl) | ({{9{absmax_2_slc_svs}},
                absmax_2_slc_svs});
            FRAME_acc_8_sdt = ({(absmax_absmax_return_3_lpi_1_dfm_1[6]) , 1'b0 ,
                (absmax_absmax_return_3_lpi_1_dfm_1[6]) , 1'b0 , (absmax_absmax_return_3_lpi_1_dfm_1[6])})
                + conv_u2s_4_5(absmax_absmax_return_3_lpi_1_dfm_1[3:0]);
            acc_imod_sva = ({(conv_s2u_4_6(FRAME_acc_8_sdt[4:1]) + 6'b110001) , (FRAME_acc_8_sdt[0])})
                + conv_u2s_6_7(conv_u2u_5_6({(conv_u2u_3_4(absmax_absmax_return_3_lpi_1_dfm_1[9:7])
                + conv_u2u_3_4({(~ (absmax_absmax_return_3_lpi_1_dfm_1[4])) , 2'b11}))
                , (~ (absmax_absmax_return_3_lpi_1_dfm_1[4]))}) + conv_u2u_5_6(conv_u2u_4_5({(absmax_absmax_return_3_lpi_1_dfm_1[5])
                , (absmax_absmax_return_3_lpi_1_dfm_1[9:7])}) + conv_u2u_4_5({3'b111
                , (~ (absmax_absmax_return_3_lpi_1_dfm_1[5]))})));
            FRAME_acc_13_sdt = ({(absmax_absmax_return_5_lpi_1_dfm_1[6]) , 1'b0 ,
                (absmax_absmax_return_5_lpi_1_dfm_1[6]) , 1'b0 , (absmax_absmax_return_5_lpi_1_dfm_1[6])})
                + conv_u2s_4_5(absmax_absmax_return_5_lpi_1_dfm_1[3:0]);
            acc_imod_2_sva = ({(conv_s2u_4_6(FRAME_acc_13_sdt[4:1]) + 6'b110001)
                , (FRAME_acc_13_sdt[0])}) + conv_u2s_6_7(conv_u2u_5_6({(conv_u2u_3_4(absmax_absmax_return_5_lpi_1_dfm_1[9:7])
                + conv_u2u_3_4({(~ (absmax_absmax_return_5_lpi_1_dfm_1[4])) , 2'b11}))
                , (~ (absmax_absmax_return_5_lpi_1_dfm_1[4]))}) + conv_u2u_5_6(conv_u2u_4_5({(absmax_absmax_return_5_lpi_1_dfm_1[5])
                , (absmax_absmax_return_5_lpi_1_dfm_1[9:7])}) + conv_u2u_4_5({3'b111
                , (~ (absmax_absmax_return_5_lpi_1_dfm_1[5]))})));
            FRAME_acc_18_sdt = ({(absmax_absmax_return_4_lpi_1_dfm_1[6]) , 1'b0 ,
                (absmax_absmax_return_4_lpi_1_dfm_1[6]) , 1'b0 , (absmax_absmax_return_4_lpi_1_dfm_1[6])})
                + conv_u2s_4_5(absmax_absmax_return_4_lpi_1_dfm_1[3:0]);
            acc_imod_4_sva = ({(conv_s2u_4_6(FRAME_acc_18_sdt[4:1]) + 6'b110001)
                , (FRAME_acc_18_sdt[0])}) + conv_u2s_6_7(conv_u2u_5_6({(conv_u2u_3_4(absmax_absmax_return_4_lpi_1_dfm_1[9:7])
                + conv_u2u_3_4({(~ (absmax_absmax_return_4_lpi_1_dfm_1[4])) , 2'b11}))
                , (~ (absmax_absmax_return_4_lpi_1_dfm_1[4]))}) + conv_u2u_5_6(conv_u2u_4_5({(absmax_absmax_return_4_lpi_1_dfm_1[5])
                , (absmax_absmax_return_4_lpi_1_dfm_1[9:7])}) + conv_u2u_4_5({3'b111
                , (~ (absmax_absmax_return_4_lpi_1_dfm_1[5]))})));
            FRAME_acc_26_sdt = ({(~ (acc_imod_sva[4])) , 2'b11 , (~ (acc_imod_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_sva[6:5]));
            FRAME_acc_33_sdt = ({(~ (acc_imod_2_sva[4])) , 2'b11 , (~ (acc_imod_2_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_2_sva[6:5]));
            FRAME_acc_40_sdt = ({(~ (acc_imod_4_sva[4])) , 2'b11 , (~ (acc_imod_4_sva[4]))})
                + conv_s2u_2_4(~ (acc_imod_4_sva[6:5]));
            regs_regs_0_1_sva = regs_regs_0_1_sva_1;
            FRAME_acc_25_itm_1 = conv_u2s_5_7({(absmax_absmax_return_3_lpi_1_dfm_1[9:6])
                , (absmax_absmax_return_3_lpi_1_dfm_1[4])}) + conv_s2s_3_7(conv_u2s_2_3(conv_u2u_1_2(absmax_absmax_return_3_lpi_1_dfm_1[6])
                + conv_u2u_1_2(acc_imod_sva[4])) + conv_s2s_2_3(acc_imod_sva[6:5]));
            absmax_slc_absmax_absmax_return_10_itm_1 = absmax_absmax_return_3_lpi_1_dfm_1[9:7];
            FRAME_acc_27_itm_2 = FRAME_acc_26_sdt[0];
            FRAME_acc_27_itm_1_sg1 = ({(acc_imod_sva[6:5]) , 2'b1}) + conv_u2u_3_4({(FRAME_acc_26_sdt[3])
                , 1'b1 , (FRAME_acc_26_sdt[1])});
            FRAME_slc_acc_imod_1_itm_1 = acc_imod_sva[3:0];
            absmax_slc_absmax_absmax_return_8_itm_1 = absmax_absmax_return_3_lpi_1_dfm_1[5];
            FRAME_acc_32_itm_1 = conv_u2s_5_6({(absmax_absmax_return_5_lpi_1_dfm_1[9:6])
                , (absmax_absmax_return_5_lpi_1_dfm_1[4])}) + conv_s2s_3_6(conv_u2s_2_3(conv_u2u_1_2(absmax_absmax_return_5_lpi_1_dfm_1[6])
                + conv_u2u_1_2(acc_imod_2_sva[4])) + conv_s2s_2_3(acc_imod_2_sva[6:5]));
            absmax_2_slc_absmax_absmax_return_2_10_itm_1 = absmax_absmax_return_5_lpi_1_dfm_1[9:7];
            FRAME_acc_34_itm_2 = FRAME_acc_33_sdt[0];
            FRAME_acc_34_itm_1_sg1 = ({(acc_imod_2_sva[6:5]) , 2'b1}) + conv_u2u_3_4({(FRAME_acc_33_sdt[3])
                , 1'b1 , (FRAME_acc_33_sdt[1])});
            FRAME_slc_acc_imod_2_1_itm_1 = acc_imod_2_sva[3:0];
            absmax_2_slc_absmax_absmax_return_2_8_itm_1 = absmax_absmax_return_5_lpi_1_dfm_1[5];
            FRAME_acc_39_itm_1 = conv_u2s_5_6({(absmax_absmax_return_4_lpi_1_dfm_1[9:6])
                , (absmax_absmax_return_4_lpi_1_dfm_1[4])}) + conv_s2s_3_6(conv_u2s_2_3(conv_u2u_1_2(absmax_absmax_return_4_lpi_1_dfm_1[6])
                + conv_u2u_1_2(acc_imod_4_sva[4])) + conv_s2s_2_3(acc_imod_4_sva[6:5]));
            absmax_1_slc_absmax_absmax_return_1_10_itm_1 = absmax_absmax_return_4_lpi_1_dfm_1[9:7];
            FRAME_acc_41_itm_2 = FRAME_acc_40_sdt[0];
            FRAME_acc_41_itm_1_sg1 = ({(acc_imod_4_sva[6:5]) , 2'b1}) + conv_u2u_3_4({(FRAME_acc_40_sdt[3])
                , 1'b1 , (FRAME_acc_40_sdt[1])});
            FRAME_slc_acc_imod_4_1_itm_1 = acc_imod_4_sva[3:0];
            absmax_1_slc_absmax_absmax_return_1_8_itm_1 = absmax_absmax_return_4_lpi_1_dfm_1[5];
            main_stage_0_2 = 1'b1;
          end
        end
      end
    end
    FRAME_acc_41_itm_2 = 1'b0;
    FRAME_acc_41_itm_1_sg1 = 4'b0;
    FRAME_acc_34_itm_2 = 1'b0;
    FRAME_acc_34_itm_1_sg1 = 4'b0;
    FRAME_acc_27_itm_2 = 1'b0;
    FRAME_acc_27_itm_1_sg1 = 4'b0;
    FRAME_acc_40_sdt = 4'b0;
    FRAME_acc_33_sdt = 4'b0;
    FRAME_acc_26_sdt = 4'b0;
    FRAME_acc_18_sdt = 5'b0;
    FRAME_acc_13_sdt = 5'b0;
    FRAME_acc_8_sdt = 5'b0;
    regs_regs_3_1_sva_3 = 60'b0;
    regs_regs_3_1_sva_2 = 60'b0;
    main_stage_0_2 = 1'b0;
    absmax_1_slc_absmax_absmax_return_1_8_itm_1 = 1'b0;
    FRAME_slc_acc_imod_4_1_itm_1 = 4'b0;
    absmax_1_slc_absmax_absmax_return_1_10_itm_1 = 3'b0;
    FRAME_acc_39_itm_1 = 6'b0;
    absmax_2_slc_absmax_absmax_return_2_8_itm_1 = 1'b0;
    FRAME_slc_acc_imod_2_1_itm_1 = 4'b0;
    absmax_2_slc_absmax_absmax_return_2_10_itm_1 = 3'b0;
    FRAME_acc_32_itm_1 = 6'b0;
    absmax_slc_absmax_absmax_return_8_itm_1 = 1'b0;
    FRAME_slc_acc_imod_1_itm_1 = 4'b0;
    absmax_slc_absmax_absmax_return_10_itm_1 = 3'b0;
    FRAME_acc_25_itm_1 = 7'b0;
    regs_regs_slc_regs_regs_3_1_7_itm = 10'b0;
    regs_regs_slc_regs_regs_3_22_itm = 10'b0;
    regs_regs_slc_regs_regs_3_1_itm = 10'b0;
    regs_regs_slc_regs_regs_3_1_4_itm = 10'b0;
    regs_regs_slc_regs_regs_3_21_itm = 10'b0;
    regs_regs_slc_regs_regs_3_1_6_itm = 10'b0;
    regs_regs_slc_regs_regs_3_1_1_itm = 10'b0;
    regs_regs_slc_regs_regs_3_20_itm = 10'b0;
    regs_regs_slc_regs_regs_3_1_3_itm = 10'b0;
    acc_imod_4_sva = 7'b0;
    acc_imod_2_sva = 7'b0;
    acc_imod_sva = 7'b0;
    absmax_absmax_return_5_lpi_1_dfm_1 = 10'b0;
    absmax_absmax_return_5_sva_2 = 10'b0;
    absmax_2_else_slc_svs = 1'b0;
    absmax_2_slc_svs = 1'b0;
    absmax_absmax_return_4_lpi_1_dfm_1 = 10'b0;
    absmax_absmax_return_4_sva_2 = 10'b0;
    absmax_1_else_slc_svs = 1'b0;
    absmax_1_slc_svs = 1'b0;
    absmax_absmax_return_3_lpi_1_dfm_1 = 10'b0;
    absmax_absmax_return_3_sva_2 = 10'b0;
    absmax_else_slc_svs = 1'b0;
    absmax_slc_svs = 1'b0;
    blue_2_sva = 16'b0;
    green_2_sva = 16'b0;
    red_2_sva = 16'b0;
    regs_regs_0_1_sva_1 = 90'b0;
    regs_regs_2_1_sva_1 = 90'b0;
    g_x_2_1_lpi_1_dfm = 1'b0;
    equal_tmp_2 = 1'b0;
    equal_tmp_1 = 1'b0;
    equal_tmp = 1'b0;
    FRAME_io_read_offset_rsc_d_svs = 2'b0;
    regs_regs_0_1_sva = 90'b0;
    regs_regs_1_1_sva = 90'b0;
    regs_regs_2_1_sva = 90'b0;
    vout_rsc_mgc_out_stdreg_d <= 30'b0;
  end


  function [0:0] readslicef_6_1_5;
    input [5:0] vector;
    reg [5:0] tmp;
  begin
    tmp = vector >> 5;
    readslicef_6_1_5 = tmp[0:0];
  end
  endfunction


  function [9:0] signext_10_7;
    input [6:0] vector;
  begin
    signext_10_7= {{3{vector[6]}}, vector};
  end
  endfunction


  function [0:0] readslicef_7_1_6;
    input [6:0] vector;
    reg [6:0] tmp;
  begin
    tmp = vector >> 6;
    readslicef_7_1_6 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_17_1_16;
    input [16:0] vector;
    reg [16:0] tmp;
  begin
    tmp = vector >> 16;
    readslicef_17_1_16 = tmp[0:0];
  end
  endfunction


  function [9:0] MUX_v_10_2_2;
    input [19:0] inputs;
    input [0:0] sel;
    reg [9:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[19:10];
      end
      1'b1 : begin
        result = inputs[9:0];
      end
      default : begin
        result = inputs[19:10];
      end
    endcase
    MUX_v_10_2_2 = result;
  end
  endfunction


  function signed [6:0] conv_s2s_5_7 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_7 = {{2{vector[4]}}, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_2_5 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_5 = {{3{vector[1]}}, vector};
  end
  endfunction


  function signed [1:0] conv_s2s_1_2 ;
    input signed [0:0]  vector ;
  begin
    conv_s2s_1_2 = {vector[0], vector};
  end
  endfunction


  function signed [5:0] conv_u2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_6 = {1'b0, vector};
  end
  endfunction


  function signed [5:0] conv_s2s_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function signed [1:0] conv_u2s_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2s_1_2 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_s2u_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2u_5_6 = {vector[4], vector};
  end
  endfunction


  function  [15:0] conv_u2u_14_16 ;
    input [13:0]  vector ;
  begin
    conv_u2u_14_16 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [13:0] conv_u2u_13_14 ;
    input [12:0]  vector ;
  begin
    conv_u2u_13_14 = {1'b0, vector};
  end
  endfunction


  function  [12:0] conv_u2u_12_13 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_13 = {1'b0, vector};
  end
  endfunction


  function  [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function  [10:0] conv_u2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_11 = {1'b0, vector};
  end
  endfunction


  function  [13:0] conv_u2u_12_14 ;
    input [11:0]  vector ;
  begin
    conv_u2u_12_14 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [15:0] conv_s2u_14_16 ;
    input signed [13:0]  vector ;
  begin
    conv_s2u_14_16 = {{2{vector[13]}}, vector};
  end
  endfunction


  function signed [13:0] conv_s2s_12_14 ;
    input signed [11:0]  vector ;
  begin
    conv_s2s_12_14 = {{2{vector[11]}}, vector};
  end
  endfunction


  function signed [11:0] conv_s2s_11_12 ;
    input signed [10:0]  vector ;
  begin
    conv_s2s_11_12 = {vector[10], vector};
  end
  endfunction


  function signed [11:0] conv_u2s_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2s_11_12 = {1'b0, vector};
  end
  endfunction


  function signed [13:0] conv_u2s_12_14 ;
    input [11:0]  vector ;
  begin
    conv_u2s_12_14 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [10:0] conv_u2u_9_11 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_11 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [6:0] conv_s2u_6_7 ;
    input signed [5:0]  vector ;
  begin
    conv_s2u_6_7 = {vector[5], vector};
  end
  endfunction


  function signed [16:0] conv_s2s_16_17 ;
    input signed [15:0]  vector ;
  begin
    conv_s2s_16_17 = {vector[15], vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_s2u_4_6 ;
    input signed [3:0]  vector ;
  begin
    conv_s2u_4_6 = {{2{vector[3]}}, vector};
  end
  endfunction


  function signed [6:0] conv_u2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_7 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_6 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_s2u_2_4 ;
    input signed [1:0]  vector ;
  begin
    conv_s2u_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function signed [6:0] conv_u2s_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2s_5_7 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_3_7 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_7 = {{4{vector[2]}}, vector};
  end
  endfunction


  function signed [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 = {1'b0, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function signed [2:0] conv_s2s_2_3 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_3 = {vector[1], vector};
  end
  endfunction


  function signed [5:0] conv_s2s_3_6 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_6 = {{3{vector[2]}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    motion_blur
//  Generated from file(s):
//    4) $PROJECT_HOME/motionblur1.c
// ------------------------------------------------------------------


module motion_blur (
  vin_rsc_z, vout_rsc_z, offset_rsc_z, clk, en, arst_n
);
  input [149:0] vin_rsc_z;
  output [29:0] vout_rsc_z;
  input [1:0] offset_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [149:0] vin_rsc_mgc_in_wire_d;
  wire [29:0] vout_rsc_mgc_out_stdreg_d;
  wire [1:0] offset_rsc_mgc_in_wire_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(150)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  mgc_in_wire #(.rscid(3),
  .width(2)) offset_rsc_mgc_in_wire (
      .d(offset_rsc_mgc_in_wire_d),
      .z(offset_rsc_z)
    );
  motion_blur_core motion_blur_core_inst (
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d),
      .offset_rsc_mgc_in_wire_d(offset_rsc_mgc_in_wire_d)
    );
endmodule



