* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001
python3 /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/arch/k6_frac_N10_tileable_40nm.xml /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif --top_module and2 --run_dir /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow vpr_blif --openfpga_shell_template /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/write_full_testbench_example_script.openfpga --openfpga_arch_file /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/arch/k6_frac_N10_stdcell_mux_asap7_openfpga_synthesizable.xml --openfpga_sim_setting_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml --openfpga_vpr_device_layout --device auto --route_chan_width 20 --openfpga_fast_configuration  --activity_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --base_verilog /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --power --power_tech /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --debug --flow_config /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/config/task.conf --default_tool_path /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP and2 --ACT /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --CHAN_WIDTH 300
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Setting loggger in debug mode
INFO - Run directory : /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-10893-g9eef18c4f Compiled: 2024-10-05T14:51:22
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
INFO - iverilog_verification is written in file iverilog_output.txt
INFO - Launching vvp_verification 
INFO - vvp_verification is written in file vvp_sim_output.txt
ERROR - 
ERROR - Current working directory : /home/ubuntu/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run VVP verification
ERROR - Exiting . . . . . .
