$date
	Sun Nov 24 16:34:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Verilog1_tb $end
$scope module Verilog1 $end
$var wire 1 ! CLK $end
$var reg 1 " Q1 $end
$var reg 1 # Q2 $end
$var reg 1 $ Q3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1"
1!
#200
0!
#300
1#
1!
#400
0!
#500
1$
1!
#600
0!
#700
0"
1!
#800
0!
#900
0#
1!
#1000
0!
#1100
0$
1"
1!
#1200
0!
#1300
1#
1!
#1400
0!
#1500
1$
1!
#1600
0!
#1700
