
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.49    0.20    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.40 ^ addr_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: bist_start (input port clocked by core_clock)
Endpoint: bist_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.05    0.00    0.00    0.20 ^ bist_start (in)
                                         bist_start (net)
                  0.00    0.00    0.20 ^ _458_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.10    0.15    0.35 ^ _458_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _125_ (net)
                  0.10    0.00    0.35 ^ _460_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.05    0.06    0.41 v _460_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.05    0.00    0.41 v bist_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bist_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.49    0.20    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.40 ^ addr_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     8    0.06    0.27    0.54    0.54 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         mem_addr[0] (net)
                  0.27    0.00    0.54 ^ _737_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.24    0.78 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _363_ (net)
                  0.13    0.00    0.78 ^ _374_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.12    0.10    0.88 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _053_ (net)
                  0.12    0.00    0.88 v _375_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.29    1.17 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _366_ (net)
                  0.12    0.00    1.17 v _376_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    1.23 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _369_ (net)
                  0.06    0.00    1.23 ^ _739_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.41    0.39    1.62 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _370_ (net)
                  0.41    0.00    1.62 ^ _704_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.16    0.08    1.70 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _330_ (net)
                  0.16    0.00    1.70 v _705_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.88 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _331_ (net)
                  0.07    0.00    1.88 v _708_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.37    0.22    2.10 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _334_ (net)
                  0.37    0.00    2.10 ^ _712_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     6    0.06    0.32    0.22    2.33 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _338_ (net)
                  0.32    0.00    2.33 v _717_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.71 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _342_ (net)
                  0.13    0.00    2.71 v _718_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.08    0.08    2.79 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.08    0.00    2.79 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.49    0.20    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.40 ^ addr_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     8    0.06    0.27    0.54    0.54 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         mem_addr[0] (net)
                  0.27    0.00    0.54 ^ _737_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.24    0.78 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _363_ (net)
                  0.13    0.00    0.78 ^ _374_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.12    0.10    0.88 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _053_ (net)
                  0.12    0.00    0.88 v _375_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.29    1.17 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _366_ (net)
                  0.12    0.00    1.17 v _376_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.05    1.23 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _369_ (net)
                  0.06    0.00    1.23 ^ _739_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.41    0.39    1.62 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _370_ (net)
                  0.41    0.00    1.62 ^ _704_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.16    0.08    1.70 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _330_ (net)
                  0.16    0.00    1.70 v _705_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    1.88 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _331_ (net)
                  0.07    0.00    1.88 v _708_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.37    0.22    2.10 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _334_ (net)
                  0.37    0.00    2.10 ^ _712_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     6    0.06    0.32    0.22    2.33 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _338_ (net)
                  0.32    0.00    2.33 v _717_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.38    2.71 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _342_ (net)
                  0.13    0.00    2.71 v _718_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.08    0.08    2.79 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.08    0.00    2.79 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.62e-03   4.03e-11   2.94e-08   4.62e-03  95.8%
Combinational          1.14e-04   8.83e-05   9.31e-08   2.03e-04   4.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.74e-03   8.83e-05   1.23e-07   4.83e-03 100.0%
                          98.2%       1.8%       0.0%
