module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cout,cout1,cout2;
    wire [15:0]sum1,sum2;
    
    add16 U0(a[15:0],b[15:0],1'b0,sum[15:0],cout);
    
    add16 U1(a[31:16],b[31:16],1'b0,sum1[15:0],cout1);
    add16 U2(a[31:16],b[31:16],1'b1,sum2[15:0],cout2);
    
    assign sum[31:16]=cout?sum2:sum1;

endmodule
