// Seed: 133580157
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6
);
  supply0 id_8;
  id_9(
      id_8, 1
  );
  if (1) begin
    wire id_10;
  end else begin
    wire id_11;
    id_12(
        .id_0(1), .id_1(id_9), .id_2(id_3)
    );
  end
  module_0(
      id_0
  );
  wire id_13;
endmodule
