INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p1_hlaf_adder/p1_hlaf_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p1_hlaf_adder/p1_hlaf_adder.srcs/sim_1/new/hatb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hatb
