# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program VSD

<div align="center">


Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** with tasks inside each week.

> *â€œIn this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nationâ€™s semiconductor ecosystem.â€*

---

## ğŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|-------|-------------|---------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ› ï¸ Tools Installation â€” Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Done |

### ğŸŒŸ Key Learnings from Week 0

- Successfully installed and verified **open-source EDA tools**.  
- Gained familiarity with **basic environment setup** for RTL design and synthesis.  
- Prepared system for upcoming **RTL â†’ GDSII flow experiments**.

---

## ğŸ™ Acknowledgments  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.

---

## ğŸ“ˆ Weekly Progress Tracker

[![Week0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)](Week0)  
![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)  
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)  

---

## ğŸ”— Useful Links

- [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)
- [RISC-V International](https://riscv.org/)
- [Efabless Platform](https://efabless.com/)

---
