Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  8 18:03:46 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -file reports/utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
|           Instance          |           Module          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                         |                     (top) |       4314 |       3442 |     872 |    0 | 2692 |      0 |      0 |          4 |
|   (top)                     |                     (top) |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|   SOC                       |        Grande_Risco_5_SOC |       4313 |       3441 |     872 |    0 | 2691 |      0 |      0 |          4 |
|     Memory                  |                    Memory |        544 |         32 |     512 |    0 |    0 |      0 |      0 |          0 |
|     P1                      |                      LEDs |          7 |          7 |       0 |    0 |   32 |      0 |      0 |          0 |
|     Processor               |             Grande_Risco5 |       3762 |       3402 |     360 |    0 | 2659 |      0 |      0 |          4 |
|       (Processor)           |             Grande_Risco5 |        124 |        124 |       0 |    0 |    0 |      0 |      0 |          0 |
|       Core                  |                      Core |       3314 |       3182 |     132 |    0 | 2490 |      0 |      0 |          4 |
|         CSR                 |                  CSR_Unit |         42 |         42 |       0 |    0 |  352 |      0 |      0 |          0 |
|         First_Stage         |                      IFID |        848 |        716 |     132 |    0 |  344 |      0 |      0 |          0 |
|           (First_Stage)     |                      IFID |        360 |        360 |       0 |    0 |  216 |      0 |      0 |          0 |
|           Branch_Prediction |         Branch_Prediction |        488 |        356 |     132 |    0 |  128 |      0 |      0 |          0 |
|         Fourth_Stage        |                     MEMWB |        118 |        118 |       0 |    0 |   72 |      0 |      0 |          0 |
|         RegisterBank        |                 Registers |        576 |        576 |       0 |    0 |  992 |      0 |      0 |          0 |
|         Second_Stage        |                      IDEX |       1343 |       1343 |       0 |    0 |  470 |      0 |      0 |          4 |
|           (Second_Stage)    |                      IDEX |        549 |        549 |       0 |    0 |  204 |      0 |      0 |          0 |
|           Alu               |                       Alu |        275 |        275 |       0 |    0 |    0 |      0 |      0 |          0 |
|           Mdu               |                       MDU |        521 |        521 |       0 |    0 |  266 |      0 |      0 |          4 |
|         Third_Stage         |                     EXMEM |        393 |        393 |       0 |    0 |  260 |      0 |      0 |          0 |
|       DCache                |                    DCache |        151 |         37 |     114 |    0 |   20 |      0 |      0 |          0 |
|       ICache                |                    ICache |        168 |         54 |     114 |    0 |   21 |      0 |      0 |          0 |
|       M1                    | Cache_request_Multiplexer |         10 |         10 |       0 |    0 |  128 |      0 |      0 |          0 |
+-----------------------------+---------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


