# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon May 08 16:54:23 2017
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ite375pc13, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CMPE310/proj/proj1/simfiles/proj1/pcb/specctra.did
# Current time = Mon May 08 16:54:23 2017
# PCB F:/CMPE310/proj/proj1/simfiles/proj1/pcb
# Master Unit set up as: MIL 100
# PCB Limits xlo= 10.0000 ylo=-1180.0000 xhi=12990.0000 yhi=12390.0000
# Total 68 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 1061, Vias Processed 384
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 136, Images Processed 109, Padstacks Processed 27
# Nets Processed 269, Net Terminals 1556
# PCB Area=139240000.000  EIC=99  Area/EIC=1406464.646  SMDs=0
# Total Pin Count: 1390
# Signal Connections Created 138
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 138
# Signal Layers 2 Power Layers 2
# Wire Junctions 203, at vias 127 Total Vias 384
# Percent Connected   80.81
# Manhattan Length 2736652.0000 Horizontal 1450600.8600 Vertical 1286051.1400
# Routed Length 2369985.8000 Horizontal 1165661.0000 Vertical 1204324.8000
# Ratio Actual / Manhattan   0.8660
# Unconnected Length 429853.4000 Horizontal 166820.0000 Vertical 263033.4000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/sabbir1/AppData/Local/Temp/#Taaaach09048.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Mon May 08 16:54:26 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 138
# Signal Layers 2 Power Layers 2
# Wire Junctions 203, at vias 127 Total Vias 384
# Percent Connected   80.81
# Manhattan Length 2736652.0000 Horizontal 1450600.8600 Vertical 1286051.1400
# Routed Length 2369985.8000 Horizontal 1165661.0000 Vertical 1204324.8000
# Ratio Actual / Manhattan   0.8660
# Unconnected Length 429853.4000 Horizontal 166820.0000 Vertical 263033.4000
# Start Route Pass 1 of 25
# Routing 1093 wires.
# 221 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 68 (Cross: 64, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 851 Successes 851 Failures 0 Vias 418
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 1109 wires.
# 256 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 28 (Cross: 28, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 798 Successes 798 Failures 0 Vias 419
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Conflict Reduction  0.5882
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 1105 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 805 Successes 805 Failures 0 Vias 403
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# Conflict Reduction  0.8214
# End Pass 3 of 25
# 238 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Start Route Pass 4 of 25
# Routing 22 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 20 Successes 20 Failures 0 Vias 404
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 0 Successes 0 Failures 0 Vias 404
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Cpu Time = 0:00:05  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    64|     4|   0|  106|  418|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    28|     0|   0|  106|  419|    0|   0| 58|  0:00:02|  0:00:03|
# Route    |  3|     5|     0|   0|  106|  403|    0|   0| 82|  0:00:02|  0:00:05|
# Route    |  4|     0|     0|   0|  106|  404|    0|   0|100|  0:00:00|  0:00:05|
# Route    |  5|     0|     0|   0|  106|  404|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 205, at vias 125 Total Vias 404
# Percent Connected   85.26
# Manhattan Length 2737721.5000 Horizontal 1455185.3200 Vertical 1282536.1800
# Routed Length 2408194.5386 Horizontal 1211279.6000 Vertical 1196949.5000
# Ratio Actual / Manhattan   0.8796
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
clean 5
# Current time = Mon May 08 16:54:29 2017
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 205, at vias 125 Total Vias 404
# Percent Connected   85.26
# Manhattan Length 2737721.5000 Horizontal 1455185.3200 Vertical 1282536.1800
# Routed Length 2408194.5386 Horizontal 1211279.6000 Vertical 1196949.5000
# Ratio Actual / Manhattan   0.8796
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
# Start Clean Pass 1 of 5
# Routing 1098 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 817 Successes 817 Failures 0 Vias 392
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Clean Pass 2 of 5
# Routing 1088 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 811 Successes 811 Failures 0 Vias 386
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Clean Pass 3 of 5
# Routing 1083 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 813 Successes 813 Failures 0 Vias 386
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Clean Pass 4 of 5
# Routing 1079 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 813 Successes 813 Failures 0 Vias 386
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Clean Pass 5 of 5
# Routing 1076 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 106
# Attempts 814 Successes 814 Failures 0 Vias 386
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width=20.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    64|     4|   0|  106|  418|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    28|     0|   0|  106|  419|    0|   0| 58|  0:00:02|  0:00:03|
# Route    |  3|     5|     0|   0|  106|  403|    0|   0| 82|  0:00:02|  0:00:05|
# Route    |  4|     0|     0|   0|  106|  404|    0|   0|100|  0:00:00|  0:00:05|
# Route    |  5|     0|     0|   0|  106|  404|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    |  6|     0|     0|   0|  106|  392|    0|   0|   |  0:00:01|  0:00:06|
# Clean    |  7|     0|     0|   0|  106|  386|    0|   0|   |  0:00:01|  0:00:07|
# Clean    |  8|     0|     0|   0|  106|  386|    0|   0|   |  0:00:01|  0:00:08|
# Clean    |  9|     0|     0|   0|  106|  386|    0|   0|   |  0:00:01|  0:00:09|
# Clean    | 10|     0|     0|   0|  106|  386|    0|   0|   |  0:00:01|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- F:/CMPE310/proj/proj1/simfiles/proj1/pcb\proj1.dsn
# Nets 269 Connections 719 Unroutes 106
# Signal Layers 2 Power Layers 2
# Wire Junctions 200, at vias 123 Total Vias 386
# Percent Connected   85.26
# Manhattan Length 2736740.4000 Horizontal 1454528.3100 Vertical 1282212.0900
# Routed Length 2405644.8538 Horizontal 1209273.2000 Vertical 1196398.6000
# Ratio Actual / Manhattan   0.8790
# Unconnected Length 374617.2000 Horizontal 122935.0000 Vertical 251682.2000
write routes (changed_only) (reset_changed) C:/Users/sabbir1/AppData/Local/Temp/#Taaaaci09048.tmp
# Routing Written to File C:/Users/sabbir1/AppData/Local/Temp/#Taaaaci09048.tmp
quit
