set tech_lef "Nangate45/Nangate45_tech.lef"
set std_cell_lef "Nangate45/Nangate45_stdcell.lef"
set extra_lef {}
set liberty_file "Nangate45/Nangate45_typ.lib"
set extra_liberty {}
set site "FreePDK45_38x28_10R_NP_162NW_34O"
set pdn_cfg "Nangate45/Nangate45.pdn"
set tracks_file "Nangate45/Nangate45.tracks"
set io_placer_hor_layer 3
set io_placer_ver_layer 2
set tapcell_cmd "tapcell -endcap_cpp 2 -distance 120 \
      -tapcell_master FILLCELL_X1 \
      -endcap_master FILLCELL_X1"
set place_density 0.3
# placement padding in SITE widths applied to both sides
set global_place_pad 2
set detail_place_pad 1
set resize_buffer_cell "BUF_X1"
# microns
set max_wire_length 300
# equiv -resistance .0035 -capacitance .052
set wire_rc_layer "metal3"
set tielo_port "LOGIC0_X1/Z"
set tiehi_port "LOGIC1_X1/Z"
set dont_use {CLKBUF_* AOI211_X1 OAI211_X1}
# tie hi/low instance to load separation (microns)
set tie_separation 5
set cts_lut_file "Nangate45/Nangate45.lut"
set cts_sol_file "Nangate45/Nangate45.sol_list"
set cts_buffer "BUF_X4"
set filler_cells "FILLCELL*"
set ip_global_cfg "Nangate45/Nangate45_ip_global.cfg"

# Local Variables:
# mode:tcl
# End:
