############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "max_pool/Pool_Col_Loop"
set_directive_loop_flatten -off "max_pool/Pool_Row_Loop"
