<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Signal Declaration</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="qualifex.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="conc_s_a.html"><img border=0 src="../../images/right.gif"align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Signal Declaration</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>signal signal_name : type;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>signal signal_name : type := initial_value;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 4.3.1.2

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD><PRE>signal SUM, CARRY1, CARRY2 : bit;
signal COUNT : integer range 0 to 15;
signal CLK, RESET : std_ulogic := '0';
signal ALARM_TIME : T_CLOCK_TIME := (1,2,0,0);
signal CONDITION : boolean := false;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>During elaboration, eacg signal is set to an initial value. If a
signal is not given an explicit initial value, it will default to the
leftmost value (<b>'left</b>) of its declared type:
<PRE>signal I : integer range 0 to 3;
-- I will initialise to 0
signal X : std_logic;
-- X will initialise to 'U'</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>A signal which is driven by more than one process,
concurrentstatement or component instance, must be declared with a
<b>resolved type</b>, e.g.std_logic or std_logic_vector:
<PRE>architecture COND of TRI_STATE is
  signal TRI_BIT: std_logic;
begin
  TRI_BIT <= BIT_1 when EN_1 = '1'
        else 'Z';
  TRI_BIT <= BIT_2 when EN_2 = '1'
        else 'Z';
end COND;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Signals may not be declared in a processor subprogram (except as
formal parameters).</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Ports declared in an entity are accessible as signals within the
associated architecture(s) and do not need to be redeclared.</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=Center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>A signal of a <b>resolved type</b> may be declared as a <b>guarded
resolved</b> signal. This is required if all drivers to a signal may be
turned off, through guarded assignments.
<p>
signal signal_name : resolved_type signal_kind;
<p>
The "signal kind" keyword may be <b>register</b> or <b>bus</b>. Guarded
resolved signals of kind <b>register</b> retain their current value when
drive is turned off, whereas signals of kind <b>bus</b> rely on the
resolution function to provide a "no-drive" value.</TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Signals are supported for synthesis, providing they are of a type
acceptable to the logic synthesis tool.
<p>
The signal kinds <b>register</b> of <b>bus</b> are usually ignored.
<p>
Only certain resolved signal types are supported. Most tools recognise
the <b>std_logic_1164</b> types.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Signal Declarations have not changed in VHDL-93.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="qualifex.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="conc_s_a.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
