

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Sun Sep 25 19:00:04 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F16Q40
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	bssBANK5,global,class=BANK5,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	text2,global,reloc=2,class=CODE,delta=1
    12                           	psect	text3,global,reloc=2,class=CODE,delta=1
    13                           	psect	text4,global,reloc=2,class=CODE,delta=1
    14                           	psect	text5,global,reloc=4,class=CODE,delta=1
    15                           	psect	text6,global,reloc=2,class=CODE,delta=1
    16                           	psect	text7,global,reloc=4,class=CODE,delta=1
    17                           	psect	text8,global,reloc=2,class=CODE,delta=1
    18                           	psect	text9,global,reloc=2,class=CODE,delta=1
    19                           	psect	text10,global,reloc=4,class=CODE,delta=1
    20                           	psect	text11,global,reloc=4,class=CODE,delta=1
    21                           	psect	text12,global,reloc=4,class=CODE,delta=1
    22                           	psect	text13,global,reloc=2,class=CODE,delta=1
    23                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    24                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    25                           	psect	text14,global,reloc=2,class=CODE,delta=1
    26                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    27                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    28                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    29  0000                     
    30                           ; Version 2.36
    31                           ; Generated 28/01/2022 GMT
    32                           ; 
    33                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    34                           ; All rights reserved.
    35                           ; 
    36                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    37                           ; 
    38                           ; Redistribution and use in source and binary forms, with or without modification, are
    39                           ; permitted provided that the following conditions are met:
    40                           ; 
    41                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    42                           ;        conditions and the following disclaimer.
    43                           ; 
    44                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    45                           ;        of conditions and the following disclaimer in the documentation and/or other
    46                           ;        materials provided with the distribution. Publication is not required when
    47                           ;        this file is used in an embedded application.
    48                           ; 
    49                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    50                           ;        software without specific prior written permission.
    51                           ; 
    52                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    53                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    54                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    55                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    56                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    57                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    58                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    59                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    60                           ; 
    61                           ; 
    62                           ; Code-generator required, PIC18F16Q40 Definitions
    63                           ; 
    64                           ; SFR Addresses
    65  0000                     
    66 ;; Function _UART1_DefaultFramingErrorHandler is unused but had its address taken
    67  0000                     
    68 ;; Function _UART1_DefaultOverrunErrorHandler is unused but had its address taken
    69  0000                     
    70 ;; Function _UART1_DefaultErrorHandler is unused but had its address taken
    71  0000                     
    72 ;; Function _I2C1_SlaveDefRdInterruptHandler is unused but had its address taken
    73  0000                     
    74 ;; Function _I2C1_SlaveDefWrInterruptHandler is unused but had its address taken
    75  0000                     
    76 ;; Function _I2C1_SlaveDefAddrInterruptHandler is unused but had its address taken
    77  0000                     
    78 ;; Function _I2C1_SlaveDefWrColInterruptHandler is unused but had its address taken
    79  0000                     
    80 ;; Function _I2C1_SlaveDefBusColInterruptHandler is unused but had its address taken
    81  0000                     _ADERRL	set	989
    82  0000                     _ADERRH	set	990
    83  0000                     _ADPREVL	set	1000
    84  0000                     _ADPREVH	set	1001
    85  0000                     _ADFLTRL	set	993
    86  0000                     _ADFLTRH	set	994
    87  0000                     _ADACCL	set	995
    88  0000                     _ADACCH	set	996
    89  0000                     _ADCNT	set	998
    90  0000                     _ADRESL	set	1002
    91  0000                     _ADRESH	set	1003
    92  0000                     _ADCON0	set	1011
    93  0000                     _ADCON1	set	1012
    94  0000                     _ADPREH	set	1010
    95  0000                     _ADPREL	set	1009
    96  0000                     _ADCAP	set	1008
    97  0000                     _ADACQH	set	1007
    98  0000                     _ADPCH	set	1004
    99  0000                     _ADRPT	set	999
   100  0000                     _ADACCU	set	997
   101  0000                     _ADSTPTH	set	992
   102  0000                     _ADSTPTL	set	991
   103  0000                     _ADUTHH	set	988
   104  0000                     _ADUTHL	set	987
   105  0000                     _ADLTHH	set	986
   106  0000                     _T1CON	set	788
   107  0000                     _T1CLK	set	791
   108  0000                     _T1GATE	set	790
   109  0000                     _T0CON0	set	794
   110  0000                     _I2C1STAT0bits	set	664
   111  0000                     _I2C1ERRbits	set	663
   112  0000                     _I2C1ADR3	set	659
   113  0000                     _I2C1ADR1	set	657
   114  0000                     _I2C1ADR2	set	658
   115  0000                     _I2C1STAT1bits	set	665
   116  0000                     _I2C1PIR	set	666
   117  0000                     _I2C1BAUD	set	669
   118  0000                     _I2C1CON2	set	662
   119  0000                     _I2C1CON1	set	661
   120  0000                     _OSCTUNE	set	176
   121  0000                     _OSCFRQ	set	177
   122  0000                     _OSCEN	set	179
   123  0000                     _I2C1SCLPPS	set	625
   124  0000                     _U1RXPPS	set	626
   125  0000                     _CM1CON0bits	set	112
   126  0000                     _I2C1CON1bits	set	661
   127  0000                     _I2C1PIRbits	set	666
   128  0000                     _I2C1CON0bits	set	660
   129  0000                     _U1ERRIRbits	set	690
   130  0000                     _U1CON0bits	set	683
   131  0000                     _ADCON1bits	set	1012
   132  0000                     _ADSTATbits	set	1015
   133  0000                     _ADCON2bits	set	1013
   134  0000                     _ADCON3bits	set	1014
   135  0000                     _ADCON0bits	set	1011
   136  0000                     _T1GCONbits	set	789
   137  0000                     _T1CONbits	set	788
   138  0000                     _T0CON0bits	set	794
   139  0000                     _IVTLOCKbits	set	1113
   140  0000                     _LATBbits	set	1215
   141  0000                     _GIE	set	9911
   142  0000                     _PMD0	set	99
   143  0000                     _CM1CON0	set	112
   144  0000                     _RA2PPS	set	515
   145  0000                     _RC3PPS	set	532
   146  0000                     _I2C1SDAPPS	set	624
   147  0000                     _ANSELA	set	1024
   148  0000                     _ANSELB	set	1032
   149  0000                     _ANSELC	set	1040
   150  0000                     _LATA	set	1214
   151  0000                     _TRISA	set	1222
   152  0000                     _LATC	set	1216
   153  0000                     _LATB	set	1215
   154  0000                     _PORTAbits	set	1230
   155  0000                     _INTCON0bits	set	1238
   156  0000                     _TRISC	set	1224
   157  0000                     _TRISB	set	1223
   158  0000                     _IVTLOCK	set	1113
   159  0000                     _PIE7bits	set	1199
   160  0000                     _PIR4bits	set	1207
   161  0000                     _INLVLC	set	1044
   162  0000                     _SLRCONC	set	1043
   163  0000                     _ODCONC	set	1042
   164  0000                     _WPUC	set	1041
   165  0000                     _INLVLB	set	1036
   166  0000                     _SLRCONB	set	1035
   167  0000                     _ODCONB	set	1034
   168  0000                     _WPUB	set	1033
   169  0000                     _INLVLA	set	1028
   170  0000                     _SLRCONA	set	1027
   171  0000                     _ODCONA	set	1026
   172  0000                     _WPUA	set	1025
   173  0000                     _RC6PPS	set	535
   174  0000                     _I2C1RXB	set	650
   175  0000                     _I2C1TXB	set	651
   176  0000                     _I2C1CNTL	set	652
   177  0000                     _I2C1CON0	set	660
   178  0000                     _U1RXB	set	673
   179  0000                     _U1P1L	set	677
   180  0000                     _ACTCON	set	172
   181  0000                     _OSCCON1	set	173
   182  0000                     _CM1PCH	set	115
   183  0000                     _CM1NCH	set	114
   184  0000                     _CM1CON1	set	113
   185  0000                     _TMR1L	set	786
   186  0000                     _TMR1H	set	787
   187  0000                     _T1GCON	set	789
   188  0000                     _TMR0L	set	792
   189  0000                     _TMR0H	set	793
   190  0000                     _T0CON1	set	795
   191  0000                     _IPR1bits	set	872
   192  0000                     _IPR3bits	set	874
   193  0000                     _U1ERRIE	set	691
   194  0000                     _U1ERRIR	set	690
   195  0000                     _U1UIR	set	689
   196  0000                     _U1FIFO	set	688
   197  0000                     _U1BRGH	set	687
   198  0000                     _U1BRGL	set	686
   199  0000                     _U1CON2	set	685
   200  0000                     _U1CON1	set	684
   201  0000                     _U1CON0	set	683
   202  0000                     _U1P3H	set	682
   203  0000                     _U1P3L	set	681
   204  0000                     _U1P2H	set	680
   205  0000                     _U1P2L	set	679
   206  0000                     _U1P1H	set	678
   207  0000                     _U1TXB	set	675
   208  0000                     _OSCCON3	set	175
   209  0000                     _PMD5	set	104
   210  0000                     _PMD4	set	103
   211  0000                     _PMD3	set	102
   212  0000                     _PMD2	set	101
   213  0000                     _PMD1	set	100
   214  0000                     _I2C1ADB0	set	654
   215  0000                     _I2C1ADR0	set	656
   216  0000                     _I2C1CNTH	set	653
   217  0000                     _I2C1PIEbits	set	667
   218  0000                     _PIR1bits	set	1204
   219  0000                     _PIR3bits	set	1206
   220  0000                     _CPUDOZEbits	set	1266
   221  0000                     _IVTBASEL	set	1117
   222  0000                     _IVTBASEH	set	1118
   223  0000                     _IVTBASEU	set	1119
   224  0000                     _PIE1bits	set	1193
   225  0000                     _PIE3bits	set	1195
   226  0000                     _IPR7bits	set	878
   227  0000                     _ADLTHL	set	985
   228  0000                     _ADACQL	set	1006
   229  0000                     _ADCLK	set	1018
   230  0000                     _ADACT	set	1017
   231  0000                     _ADREF	set	1016
   232  0000                     _ADSTAT	set	1015
   233  0000                     _ADCON3	set	1014
   234  0000                     _ADCON2	set	1013
   235                           
   236                           ; #config settings
   237                           
   238                           	psect	cinit
   239  0003A0                     __pcinit:
   240                           	callstack 0
   241  0003A0                     start_initialization:
   242                           	callstack 0
   243  0003A0                     __initialization:
   244                           	callstack 0
   245                           
   246                           ; Clear objects allocated to BANK5 (128 bytes)
   247  0003A0  EE01  F160         	lfsr	0,__pbssBANK5
   248  0003A4  0E80               	movlw	128
   249  0003A6                     clear_0:
   250  0003A6  6AEE               	clrf	postinc0,c
   251  0003A8  06E8               	decf	wreg,f,c
   252  0003AA  E1FD               	bnz	clear_0
   253                           
   254                           ; Clear objects allocated to COMRAM (41 bytes)
   255  0003AC  EE01  F101         	lfsr	0,__pbssCOMRAM
   256  0003B0  0E29               	movlw	41
   257  0003B2                     clear_1:
   258  0003B2  6AEE               	clrf	postinc0,c
   259  0003B4  06E8               	decf	wreg,f,c
   260  0003B6  E1FD               	bnz	clear_1
   261                           
   262                           ;
   263                           ; Setup IVTBASE
   264                           ;
   265  0003B8  0104               	movlb	4
   266  0003BA  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
   267  0003BC  6F5D               	movwf	93,b
   268  0003BE  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
   269  0003C0  6F5E               	movwf	94,b
   270  0003C2  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
   271  0003C4  6F5F               	movwf	95,b
   272  0003C6                     end_of_initialization:
   273                           	callstack 0
   274  0003C6                     __end_of__initialization:
   275                           	callstack 0
   276  0003C6  0E00               	movlw	low (__Lmediumconst shr (0+16))
   277  0003C8  6EF8               	movwf	tblptru,c
   278  0003CA  0100               	movlb	0
   279  0003CC  EF28  F002         	goto	_main	;jump to C main() function
   280                           
   281                           	psect	bssCOMRAM
   282  000501                     __pbssCOMRAM:
   283                           	callstack 0
   284  000501                     _millis:
   285                           	callstack 0
   286  000501                     	ds	4
   287  000505                     _ADCC_ADI_InterruptHandler:
   288                           	callstack 0
   289  000505                     	ds	2
   290  000507                     _TMR1_InterruptHandler:
   291                           	callstack 0
   292  000507                     	ds	2
   293  000509                     _timer1ReloadVal:
   294                           	callstack 0
   295  000509                     	ds	2
   296  00050B                     _TMR0_InterruptHandler:
   297                           	callstack 0
   298  00050B                     	ds	2
   299  00050D                     _timer0ReloadVal16bit:
   300                           	callstack 0
   301  00050D                     	ds	2
   302  00050F                     _I2C1_SlaveWrColInterruptHandler:
   303                           	callstack 0
   304  00050F                     	ds	2
   305  000511                     _I2C1_SlaveBusColInterruptHandler:
   306                           	callstack 0
   307  000511                     	ds	2
   308  000513                     _I2C1_SlaveAddrInterruptHandler:
   309                           	callstack 0
   310  000513                     	ds	2
   311  000515                     _I2C1_SlaveWrInterruptHandler:
   312                           	callstack 0
   313  000515                     	ds	2
   314  000517                     _I2C1_SlaveRdInterruptHandler:
   315                           	callstack 0
   316  000517                     	ds	2
   317  000519                     _I2C1_InterruptHandler:
   318                           	callstack 0
   319  000519                     	ds	2
   320  00051B                     _UART1_ErrorHandler:
   321                           	callstack 0
   322  00051B                     	ds	2
   323  00051D                     _UART1_OverrunErrorHandler:
   324                           	callstack 0
   325  00051D                     	ds	2
   326  00051F                     _UART1_FramingErrorHandler:
   327                           	callstack 0
   328  00051F                     	ds	2
   329  000521                     _Jaccess_reg:
   330                           	callstack 0
   331  000521                     	ds	1
   332  000522                     _Ji2c_state:
   333                           	callstack 0
   334  000522                     	ds	1
   335  000523                     _i2c1SlaveState:
   336                           	callstack 0
   337  000523                     	ds	1
   338  000524                     _i2c1SlaveAddr:
   339                           	callstack 0
   340  000524                     	ds	1
   341  000525                     _i2c1RdData:
   342                           	callstack 0
   343  000525                     	ds	1
   344  000526                     _i2c1WrData:
   345                           	callstack 0
   346  000526                     	ds	1
   347  000527                     _uart1RxLastError:
   348                           	callstack 0
   349  000527                     	ds	1
   350  000528                     _uartTimeout:
   351                           	callstack 0
   352  000528                     	ds	1
   353  000529                     _ADPCHSelector:
   354                           	callstack 0
   355  000529                     	ds	1
   356                           
   357                           	psect	bssBANK5
   358  000560                     __pbssBANK5:
   359                           	callstack 0
   360  000560                     _Ji2c_registers:
   361                           	callstack 0
   362  000560                     	ds	128
   363                           
   364                           	psect	cstackCOMRAM
   365  00052A                     __pcstackCOMRAM:
   366                           	callstack 0
   367  00052A                     ??_ADCC_DefaultInterruptHandler:
   368  00052A                     
   369                           ; 1 bytes @ 0x0
   370  00052A                     	ds	2
   371  00052C                     ??_ADCC_ISR:
   372                           
   373                           ; 1 bytes @ 0x2
   374  00052C                     	ds	2
   375  00052E                     ??_TMR0_ISR:
   376                           
   377                           ; 1 bytes @ 0x4
   378  00052E                     	ds	3
   379  000531                     ??_TMR1_DefaultInterruptHandler:
   380  000531                     TMR1_WriteTimer@timerVal:
   381                           	callstack 0
   382                           
   383                           ; 2 bytes @ 0x7
   384  000531                     	ds	2
   385  000533                     ??_TMR1_ISR:
   386                           
   387                           ; 1 bytes @ 0x9
   388  000533                     	ds	3
   389  000536                     
   390                           ; 1 bytes @ 0xC
   391 ;;
   392 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   393 ;;
   394 ;; *************** function _main *****************
   395 ;; Defined at:
   396 ;;		line 58 in file "main.c"
   397 ;; Parameters:    Size  Location     Type
   398 ;;		None
   399 ;; Auto vars:     Size  Location     Type
   400 ;;		None
   401 ;; Return value:  Size  Location     Type
   402 ;;                  1    wreg      void 
   403 ;; Registers used:
   404 ;;		wreg, status,2, cstack
   405 ;; Tracked objects:
   406 ;;		On entry : 0/0
   407 ;;		On exit  : 0/0
   408 ;;		Unchanged: 0/0
   409 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   410 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   411 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   412 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   413 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   414 ;;Total ram usage:        0 bytes
   415 ;; Hardware stack levels required when called: 6
   416 ;; This function calls:
   417 ;;		_SYSTEM_Initialize
   418 ;; This function is called by:
   419 ;;		Startup code after reset
   420 ;; This function uses a non-reentrant model
   421 ;;
   422                           
   423                           	psect	text0
   424  000450                     __ptext0:
   425                           	callstack 0
   426  000450                     _main:
   427                           	callstack 121
   428  000450                     
   429                           ;main.c: 61:     SYSTEM_Initialize();
   430  000450  EC31  F002         	call	_SYSTEM_Initialize	;wreg free
   431  000454                     
   432                           ;main.c: 72:     CPUDOZEbits.IDLEN = 0;
   433  000454  9EF2               	bcf	242,7,c	;volatile
   434  000456  0003               	sleep		;# 
   435  000458                     
   436                           ;main.c: 77:     __nop();
   437  000458  F000               	nop	
   438  00045A                     l922:
   439  00045A  EF2D  F002         	goto	l922
   440  00045E  EF5D  F000         	goto	start
   441  000462                     __end_of_main:
   442                           	callstack 0
   443                           
   444 ;; *************** function _SYSTEM_Initialize *****************
   445 ;; Defined at:
   446 ;;		line 50 in file "mcc_generated_files/mcc.c"
   447 ;; Parameters:    Size  Location     Type
   448 ;;		None
   449 ;; Auto vars:     Size  Location     Type
   450 ;;		None
   451 ;; Return value:  Size  Location     Type
   452 ;;                  1    wreg      void 
   453 ;; Registers used:
   454 ;;		wreg, status,2, cstack
   455 ;; Tracked objects:
   456 ;;		On entry : 0/0
   457 ;;		On exit  : 0/0
   458 ;;		Unchanged: 0/0
   459 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   460 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   461 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   462 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   463 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   464 ;;Total ram usage:        0 bytes
   465 ;; Hardware stack levels used: 1
   466 ;; Hardware stack levels required when called: 5
   467 ;; This function calls:
   468 ;;		_OSCILLATOR_Initialize
   469 ;;		_PIN_MANAGER_Initialize
   470 ;;		_PMD_Initialize
   471 ;; This function is called by:
   472 ;;		_main
   473 ;; This function uses a non-reentrant model
   474 ;;
   475                           
   476                           	psect	text1
   477  000462                     __ptext1:
   478                           	callstack 0
   479  000462                     _SYSTEM_Initialize:
   480                           	callstack 121
   481  000462                     
   482                           ;mcc_generated_files/mcc.c: 53:     PMD_Initialize();
   483  000462  ECFF  F001         	call	_PMD_Initialize	;wreg free
   484                           
   485                           ;mcc_generated_files/mcc.c: 55:     PIN_MANAGER_Initialize();
   486  000466  ECCC  F000         	call	_PIN_MANAGER_Initialize	;wreg free
   487                           
   488                           ;mcc_generated_files/mcc.c: 56:     OSCILLATOR_Initialize();
   489  00046A  EC0D  F002         	call	_OSCILLATOR_Initialize	;wreg free
   490  00046E  0012               	return		;funcret
   491  000470                     __end_of_SYSTEM_Initialize:
   492                           	callstack 0
   493                           
   494 ;; *************** function _PMD_Initialize *****************
   495 ;; Defined at:
   496 ;;		line 80 in file "mcc_generated_files/mcc.c"
   497 ;; Parameters:    Size  Location     Type
   498 ;;		None
   499 ;; Auto vars:     Size  Location     Type
   500 ;;		None
   501 ;; Return value:  Size  Location     Type
   502 ;;                  1    wreg      void 
   503 ;; Registers used:
   504 ;;		wreg, status,2
   505 ;; Tracked objects:
   506 ;;		On entry : 0/0
   507 ;;		On exit  : 0/0
   508 ;;		Unchanged: 0/0
   509 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   510 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   511 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   512 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   513 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   514 ;;Total ram usage:        0 bytes
   515 ;; Hardware stack levels used: 1
   516 ;; Hardware stack levels required when called: 4
   517 ;; This function calls:
   518 ;;		Nothing
   519 ;; This function is called by:
   520 ;;		_SYSTEM_Initialize
   521 ;; This function uses a non-reentrant model
   522 ;;
   523                           
   524                           	psect	text2
   525  0003FE                     __ptext2:
   526                           	callstack 0
   527  0003FE                     _PMD_Initialize:
   528                           	callstack 121
   529  0003FE                     
   530                           ;mcc_generated_files/mcc.c: 83:     PMD0 = 0x00;
   531  0003FE  0E00               	movlw	0
   532  000400  0100               	movlb	0	; () banked
   533  000402  6F63               	movwf	99,b	;volatile
   534                           
   535                           ;mcc_generated_files/mcc.c: 85:     PMD1 = 0x00;
   536  000404  0E00               	movlw	0
   537  000406  6F64               	movwf	100,b	;volatile
   538                           
   539                           ;mcc_generated_files/mcc.c: 87:     PMD2 = 0x00;
   540  000408  0E00               	movlw	0
   541  00040A  6F65               	movwf	101,b	;volatile
   542                           
   543                           ;mcc_generated_files/mcc.c: 89:     PMD3 = 0x00;
   544  00040C  0E00               	movlw	0
   545  00040E  6F66               	movwf	102,b	;volatile
   546                           
   547                           ;mcc_generated_files/mcc.c: 91:     PMD4 = 0x00;
   548  000410  0E00               	movlw	0
   549  000412  6F67               	movwf	103,b	;volatile
   550                           
   551                           ;mcc_generated_files/mcc.c: 93:     PMD5 = 0x00;
   552  000414  0E00               	movlw	0
   553  000416  6F68               	movwf	104,b	;volatile
   554  000418                     
   555                           ; BSR set to: 0
   556  000418  0012               	return		;funcret
   557  00041A                     __end_of_PMD_Initialize:
   558                           	callstack 0
   559                           
   560 ;; *************** function _PIN_MANAGER_Initialize *****************
   561 ;; Defined at:
   562 ;;		line 55 in file "mcc_generated_files/pin_manager.c"
   563 ;; Parameters:    Size  Location     Type
   564 ;;		None
   565 ;; Auto vars:     Size  Location     Type
   566 ;;		None
   567 ;; Return value:  Size  Location     Type
   568 ;;                  1    wreg      void 
   569 ;; Registers used:
   570 ;;		wreg, status,2
   571 ;; Tracked objects:
   572 ;;		On entry : 0/0
   573 ;;		On exit  : 0/0
   574 ;;		Unchanged: 0/0
   575 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   576 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   577 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   578 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   579 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   580 ;;Total ram usage:        0 bytes
   581 ;; Hardware stack levels used: 1
   582 ;; Hardware stack levels required when called: 4
   583 ;; This function calls:
   584 ;;		Nothing
   585 ;; This function is called by:
   586 ;;		_SYSTEM_Initialize
   587 ;; This function uses a non-reentrant model
   588 ;;
   589                           
   590                           	psect	text3
   591  000198                     __ptext3:
   592                           	callstack 0
   593  000198                     _PIN_MANAGER_Initialize:
   594                           	callstack 121
   595  000198                     
   596                           ;mcc_generated_files/pin_manager.c: 60:     LATA = 0x00;
   597  000198  0E00               	movlw	0
   598  00019A  6EBE               	movwf	190,c	;volatile
   599                           
   600                           ;mcc_generated_files/pin_manager.c: 61:     LATB = 0x80;
   601  00019C  0E80               	movlw	128
   602  00019E  6EBF               	movwf	191,c	;volatile
   603                           
   604                           ;mcc_generated_files/pin_manager.c: 62:     LATC = 0x04;
   605  0001A0  0E04               	movlw	4
   606  0001A2  6EC0               	movwf	192,c	;volatile
   607                           
   608                           ;mcc_generated_files/pin_manager.c: 67:     TRISA = 0x3B;
   609  0001A4  0E3B               	movlw	59
   610  0001A6  6EC6               	movwf	198,c	;volatile
   611                           
   612                           ;mcc_generated_files/pin_manager.c: 68:     TRISB = 0x80;
   613  0001A8  0E80               	movlw	128
   614  0001AA  6EC7               	movwf	199,c	;volatile
   615                           
   616                           ;mcc_generated_files/pin_manager.c: 69:     TRISC = 0x33;
   617  0001AC  0E33               	movlw	51
   618  0001AE  6EC8               	movwf	200,c	;volatile
   619                           
   620                           ;mcc_generated_files/pin_manager.c: 74:     ANSELC = 0x32;
   621  0001B0  0E32               	movlw	50
   622  0001B2  0104               	movlb	4	; () banked
   623  0001B4  6F10               	movwf	16,b	;volatile
   624                           
   625                           ;mcc_generated_files/pin_manager.c: 75:     ANSELB = 0x00;
   626  0001B6  0E00               	movlw	0
   627  0001B8  6F08               	movwf	8,b	;volatile
   628                           
   629                           ;mcc_generated_files/pin_manager.c: 76:     ANSELA = 0x07;
   630  0001BA  0E07               	movlw	7
   631  0001BC  6F00               	movwf	0,b	;volatile
   632                           
   633                           ;mcc_generated_files/pin_manager.c: 81:     WPUB = 0x00;
   634  0001BE  0E00               	movlw	0
   635  0001C0  6F09               	movwf	9,b	;volatile
   636                           
   637                           ;mcc_generated_files/pin_manager.c: 82:     WPUA = 0x00;
   638  0001C2  0E00               	movlw	0
   639  0001C4  6F01               	movwf	1,b	;volatile
   640                           
   641                           ;mcc_generated_files/pin_manager.c: 83:     WPUC = 0x00;
   642  0001C6  0E00               	movlw	0
   643  0001C8  6F11               	movwf	17,b	;volatile
   644                           
   645                           ;mcc_generated_files/pin_manager.c: 88:     ODCONA = 0x00;
   646  0001CA  0E00               	movlw	0
   647  0001CC  6F02               	movwf	2,b	;volatile
   648                           
   649                           ;mcc_generated_files/pin_manager.c: 89:     ODCONB = 0x00;
   650  0001CE  0E00               	movlw	0
   651  0001D0  6F0A               	movwf	10,b	;volatile
   652                           
   653                           ;mcc_generated_files/pin_manager.c: 90:     ODCONC = 0x48;
   654  0001D2  0E48               	movlw	72
   655  0001D4  6F12               	movwf	18,b	;volatile
   656                           
   657                           ;mcc_generated_files/pin_manager.c: 95:     SLRCONA = 0x37;
   658  0001D6  0E37               	movlw	55
   659  0001D8  6F03               	movwf	3,b	;volatile
   660                           
   661                           ;mcc_generated_files/pin_manager.c: 96:     SLRCONB = 0xF0;
   662  0001DA  0EF0               	movlw	240
   663  0001DC  6F0B               	movwf	11,b	;volatile
   664  0001DE                     
   665                           ; BSR set to: 4
   666                           ;mcc_generated_files/pin_manager.c: 97:     SLRCONC = 0xFF;
   667  0001DE  6913               	setf	19,b	;volatile
   668                           
   669                           ;mcc_generated_files/pin_manager.c: 102:     INLVLA = 0x3F;
   670  0001E0  0E3F               	movlw	63
   671  0001E2  6F04               	movwf	4,b	;volatile
   672                           
   673                           ;mcc_generated_files/pin_manager.c: 103:     INLVLB = 0xF0;
   674  0001E4  0EF0               	movlw	240
   675  0001E6  6F0C               	movwf	12,b	;volatile
   676  0001E8                     
   677                           ; BSR set to: 4
   678                           ;mcc_generated_files/pin_manager.c: 104:     INLVLC = 0xFF;
   679  0001E8  6914               	setf	20,b	;volatile
   680                           
   681                           ;mcc_generated_files/pin_manager.c: 113:     I2C1SDAPPS = 0x13;
   682  0001EA  0E13               	movlw	19
   683  0001EC  0102               	movlb	2	; () banked
   684  0001EE  6F70               	movwf	112,b	;volatile
   685                           
   686                           ;mcc_generated_files/pin_manager.c: 114:     RC3PPS = 0x22;
   687  0001F0  0E22               	movlw	34
   688  0001F2  6F14               	movwf	20,b	;volatile
   689                           
   690                           ;mcc_generated_files/pin_manager.c: 115:     RA2PPS = 0x19;
   691  0001F4  0E19               	movlw	25
   692  0001F6  6F03               	movwf	3,b	;volatile
   693                           
   694                           ;mcc_generated_files/pin_manager.c: 116:     RC6PPS = 0x21;
   695  0001F8  0E21               	movlw	33
   696  0001FA  6F17               	movwf	23,b	;volatile
   697                           
   698                           ;mcc_generated_files/pin_manager.c: 117:     U1RXPPS = 0x10;
   699  0001FC  0E10               	movlw	16
   700  0001FE  6F72               	movwf	114,b	;volatile
   701                           
   702                           ;mcc_generated_files/pin_manager.c: 118:     I2C1SCLPPS = 0x16;
   703  000200  0E16               	movlw	22
   704  000202  6F71               	movwf	113,b	;volatile
   705  000204                     
   706                           ; BSR set to: 2
   707  000204  0012               	return		;funcret
   708  000206                     __end_of_PIN_MANAGER_Initialize:
   709                           	callstack 0
   710                           
   711 ;; *************** function _OSCILLATOR_Initialize *****************
   712 ;; Defined at:
   713 ;;		line 64 in file "mcc_generated_files/mcc.c"
   714 ;; Parameters:    Size  Location     Type
   715 ;;		None
   716 ;; Auto vars:     Size  Location     Type
   717 ;;		None
   718 ;; Return value:  Size  Location     Type
   719 ;;                  1    wreg      void 
   720 ;; Registers used:
   721 ;;		wreg, status,2
   722 ;; Tracked objects:
   723 ;;		On entry : 0/0
   724 ;;		On exit  : 0/0
   725 ;;		Unchanged: 0/0
   726 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   727 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   728 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   729 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   730 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   731 ;;Total ram usage:        0 bytes
   732 ;; Hardware stack levels used: 1
   733 ;; Hardware stack levels required when called: 4
   734 ;; This function calls:
   735 ;;		Nothing
   736 ;; This function is called by:
   737 ;;		_SYSTEM_Initialize
   738 ;; This function uses a non-reentrant model
   739 ;;
   740                           
   741                           	psect	text4
   742  00041A                     __ptext4:
   743                           	callstack 0
   744  00041A                     _OSCILLATOR_Initialize:
   745                           	callstack 121
   746  00041A                     
   747                           ;mcc_generated_files/mcc.c: 67:     OSCCON1 = 0x60;
   748  00041A  0E60               	movlw	96
   749  00041C  0100               	movlb	0	; () banked
   750  00041E  6FAD               	movwf	173,b	;volatile
   751                           
   752                           ;mcc_generated_files/mcc.c: 69:     OSCCON3 = 0x00;
   753  000420  0E00               	movlw	0
   754  000422  6FAF               	movwf	175,b	;volatile
   755                           
   756                           ;mcc_generated_files/mcc.c: 71:     OSCEN = 0x01;
   757  000424  0E01               	movlw	1
   758  000426  6FB3               	movwf	179,b	;volatile
   759                           
   760                           ;mcc_generated_files/mcc.c: 73:     OSCFRQ = 0x08;
   761  000428  0E08               	movlw	8
   762  00042A  6FB1               	movwf	177,b	;volatile
   763                           
   764                           ;mcc_generated_files/mcc.c: 75:     OSCTUNE = 0x00;
   765  00042C  0E00               	movlw	0
   766  00042E  6FB0               	movwf	176,b	;volatile
   767                           
   768                           ;mcc_generated_files/mcc.c: 77:     ACTCON = 0x00;
   769  000430  0E00               	movlw	0
   770  000432  6FAC               	movwf	172,b	;volatile
   771  000434                     
   772                           ; BSR set to: 0
   773  000434  0012               	return		;funcret
   774  000436                     __end_of_OSCILLATOR_Initialize:
   775                           	callstack 0
   776                           
   777 ;; *************** function _TMR0_ISR *****************
   778 ;; Defined at:
   779 ;;		line 137 in file "mcc_generated_files/tmr0.c"
   780 ;; Parameters:    Size  Location     Type
   781 ;;		None
   782 ;; Auto vars:     Size  Location     Type
   783 ;;		None
   784 ;; Return value:  Size  Location     Type
   785 ;;                  1    wreg      void 
   786 ;; Registers used:
   787 ;;		wreg, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
   788 ;; Tracked objects:
   789 ;;		On entry : 0/0
   790 ;;		On exit  : 0/0
   791 ;;		Unchanged: 0/0
   792 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   793 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   794 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   795 ;;      Temps:          3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   796 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   797 ;;Total ram usage:        3 bytes
   798 ;; Hardware stack levels used: 1
   799 ;; Hardware stack levels required when called: 3
   800 ;; This function calls:
   801 ;;		Absolute function
   802 ;;		_TMR0_DefaultInterruptHandler
   803 ;; This function is called by:
   804 ;;		Interrupt level 1
   805 ;; This function uses a non-reentrant model
   806 ;;
   807                           
   808                           	psect	text5
   809  000208                     __ptext5:
   810                           	callstack 0
   811  000208                     _TMR0_ISR:
   812                           	callstack 121
   813                           
   814                           ; BSR set to: 0
   815                           ;incstack = 0
   816  000208  0061 F360  F52E    	movff	status,??_TMR0_ISR
   817  00020E  0061 F3E8  F52F    	movff	pclath,??_TMR0_ISR+1
   818  000214  0061 F3EC  F530    	movff	pclatu,??_TMR0_ISR+2
   819  00021A                     
   820                           ;mcc_generated_files/tmr0.c: 140:     PIR3bits.TMR0IF = 0;
   821  00021A  9EB6               	bcf	182,7,c	;volatile
   822  00021C                     
   823                           ;mcc_generated_files/tmr0.c: 142:     TMR0H = timer0ReloadVal16bit >> 8;
   824  00021C  500E               	movf	(_timer0ReloadVal16bit+1)^(0+1280),w,c	;volatile
   825  00021E  0103               	movlb	3	; () banked
   826  000220  6F19               	movwf	25,b	;volatile
   827  000222                     
   828                           ; BSR set to: 3
   829                           ;mcc_generated_files/tmr0.c: 143:     TMR0L = (uint8_t) timer0ReloadVal16bit;
   830  000222  0061  F434  F318   	movff	_timer0ReloadVal16bit,792	;volatile
   831  000228                     
   832                           ; BSR set to: 3
   833                           ;mcc_generated_files/tmr0.c: 145:     if(TMR0_InterruptHandler)
   834  000228  500B               	movf	_TMR0_InterruptHandler^(0+1280),w,c
   835  00022A  100C               	iorwf	(_TMR0_InterruptHandler+1)^(0+1280),w,c
   836  00022C  B4D8               	btfsc	status,2,c
   837  00022E  EF1B  F001         	goto	i1u38_21
   838  000232  EF1D  F001         	goto	i1u38_20
   839  000236                     i1u38_21:
   840  000236  EF2A  F001         	goto	i1l613
   841  00023A                     i1u38_20:
   842  00023A                     
   843                           ; BSR set to: 3
   844                           ;mcc_generated_files/tmr0.c: 146:     {;mcc_generated_files/tmr0.c: 147:         TMR0_In
      +                          terruptHandler();
   845  00023A  D802               	call	i1u39_28
   846  00023C  EF2A  F001         	goto	i1u39_29
   847  000240                     i1u39_28:
   848  000240  0005               	push	
   849  000242  6EFA               	movwf	pclath,c
   850  000244  500B               	movf	_TMR0_InterruptHandler^(0+1280),w,c
   851  000246  6EFD               	movwf	tosl,c
   852  000248  500C               	movf	(_TMR0_InterruptHandler+1)^(0+1280),w,c
   853  00024A  6EFE               	movwf	tosh,c
   854  00024C  50F8               	movf	tblptru,w,c
   855  00024E  6EFF               	movwf	tosu,c
   856  000250  50FA               	movf	pclath,w,c
   857  000252  0012               	return		;indir
   858  000254                     i1u39_29:
   859  000254                     i1l613:
   860  000254  0061  F4C0  F4FB   	movff	??_TMR0_ISR+2,pclatu
   861  00025A  0061  F4BC  F4FA   	movff	??_TMR0_ISR+1,pclath
   862  000260  0061  F4B8  F4D8   	movff	??_TMR0_ISR,status
   863  000266  0011               	retfie		f
   864  000268                     __end_of_TMR0_ISR:
   865                           	callstack 0
   866                           
   867 ;; *************** function _TMR0_DefaultInterruptHandler *****************
   868 ;; Defined at:
   869 ;;		line 158 in file "mcc_generated_files/tmr0.c"
   870 ;; Parameters:    Size  Location     Type
   871 ;;		None
   872 ;; Auto vars:     Size  Location     Type
   873 ;;		None
   874 ;; Return value:  Size  Location     Type
   875 ;;                  1    wreg      void 
   876 ;; Registers used:
   877 ;;		wreg, status,2, status,0
   878 ;; Tracked objects:
   879 ;;		On entry : 0/0
   880 ;;		On exit  : 0/0
   881 ;;		Unchanged: 0/0
   882 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   883 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   884 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   885 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   886 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   887 ;;Total ram usage:        0 bytes
   888 ;; Hardware stack levels used: 1
   889 ;; Hardware stack levels required when called: 2
   890 ;; This function calls:
   891 ;;		Nothing
   892 ;; This function is called by:
   893 ;;		_TMR0_Initialize
   894 ;;		_TMR0_ISR
   895 ;; This function uses a non-reentrant model
   896 ;;
   897                           
   898                           	psect	text6
   899  000436                     __ptext6:
   900                           	callstack 0
   901  000436                     _TMR0_DefaultInterruptHandler:
   902                           	callstack 121
   903  000436                     
   904                           ;mcc_generated_files/tmr0.c: 163:     Ji2c_registers[0x15]++;
   905  000436  0105               	movlb	5	; () banked
   906  000438  2B75               	incf	(_Ji2c_registers+21)& (0+255),f,b	;volatile
   907  00043A                     
   908                           ; BSR set to: 5
   909                           ;mcc_generated_files/tmr0.c: 164:     if (Ji2c_registers[0x15] > 180)
   910  00043A  0EB4               	movlw	180
   911  00043C  6575               	cpfsgt	(_Ji2c_registers+21)& (0+255),b	;volatile
   912  00043E  EF23  F002         	goto	i1u9_21
   913  000442  EF25  F002         	goto	i1u9_20
   914  000446                     i1u9_21:
   915  000446  EF27  F002         	goto	i1l620
   916  00044A                     i1u9_20:
   917  00044A                     
   918                           ; BSR set to: 5
   919                           ;mcc_generated_files/tmr0.c: 165:     {;mcc_generated_files/tmr0.c: 167:         Ji2c_re
      +                          gisters[0x15] = 0;
   920  00044A  0E00               	movlw	0
   921  00044C  6F75               	movwf	(_Ji2c_registers+21)& (0+255),b	;volatile
   922  00044E                     i1l620:
   923                           
   924                           ; BSR set to: 5
   925  00044E  0012               	return		;funcret
   926  000450                     __end_of_TMR0_DefaultInterruptHandler:
   927                           	callstack 0
   928                           
   929 ;; *************** function _TMR1_ISR *****************
   930 ;; Defined at:
   931 ;;		line 171 in file "mcc_generated_files/tmr1.c"
   932 ;; Parameters:    Size  Location     Type
   933 ;;		None
   934 ;; Auto vars:     Size  Location     Type
   935 ;;		None
   936 ;; Return value:  Size  Location     Type
   937 ;;                  1    wreg      void 
   938 ;; Registers used:
   939 ;;		wreg, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
   940 ;; Tracked objects:
   941 ;;		On entry : 0/0
   942 ;;		On exit  : 0/0
   943 ;;		Unchanged: 0/0
   944 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
   945 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   946 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   947 ;;      Temps:          3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   948 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   949 ;;Total ram usage:        3 bytes
   950 ;; Hardware stack levels used: 1
   951 ;; Hardware stack levels required when called: 3
   952 ;; This function calls:
   953 ;;		Absolute function
   954 ;;		_TMR1_DefaultInterruptHandler
   955 ;;		_TMR1_WriteTimer
   956 ;; This function is called by:
   957 ;;		Interrupt level 1
   958 ;; This function uses a non-reentrant model
   959 ;;
   960                           
   961                           	psect	text7
   962  000268                     __ptext7:
   963                           	callstack 0
   964  000268                     _TMR1_ISR:
   965                           	callstack 121
   966                           
   967                           ; BSR set to: 5
   968                           ;incstack = 0
   969  000268  0061 F360  F533    	movff	status,??_TMR1_ISR
   970  00026E  0061 F3E8  F534    	movff	pclath,??_TMR1_ISR+1
   971  000274  0061 F3EC  F535    	movff	pclatu,??_TMR1_ISR+2
   972  00027A                     
   973                           ;mcc_generated_files/tmr1.c: 174:     PIR3bits.TMR1IF = 0;
   974  00027A  98B6               	bcf	182,4,c	;volatile
   975  00027C                     
   976                           ;mcc_generated_files/tmr1.c: 175:     TMR1_WriteTimer(timer1ReloadVal);
   977  00027C  C509  F531         	movff	_timer1ReloadVal,TMR1_WriteTimer@timerVal	;volatile
   978  000280  C50A  F532         	movff	_timer1ReloadVal+1,TMR1_WriteTimer@timerVal+1	;volatile
   979  000284  ECE8  F001         	call	_TMR1_WriteTimer	;wreg free
   980  000288                     
   981                           ;mcc_generated_files/tmr1.c: 177:     if(TMR1_InterruptHandler)
   982  000288  5007               	movf	_TMR1_InterruptHandler^(0+1280),w,c
   983  00028A  1008               	iorwf	(_TMR1_InterruptHandler+1)^(0+1280),w,c
   984  00028C  B4D8               	btfsc	status,2,c
   985  00028E  EF4B  F001         	goto	i1u60_21
   986  000292  EF4D  F001         	goto	i1u60_20
   987  000296                     i1u60_21:
   988  000296  EF5A  F001         	goto	i1l688
   989  00029A                     i1u60_20:
   990  00029A                     
   991                           ;mcc_generated_files/tmr1.c: 178:     {;mcc_generated_files/tmr1.c: 179:         TMR1_In
      +                          terruptHandler();
   992  00029A  D802               	call	i1u61_28
   993  00029C  EF5A  F001         	goto	i1u61_29
   994  0002A0                     i1u61_28:
   995  0002A0  0005               	push	
   996  0002A2  6EFA               	movwf	pclath,c
   997  0002A4  5007               	movf	_TMR1_InterruptHandler^(0+1280),w,c
   998  0002A6  6EFD               	movwf	tosl,c
   999  0002A8  5008               	movf	(_TMR1_InterruptHandler+1)^(0+1280),w,c
  1000  0002AA  6EFE               	movwf	tosh,c
  1001  0002AC  50F8               	movf	tblptru,w,c
  1002  0002AE  6EFF               	movwf	tosu,c
  1003  0002B0  50FA               	movf	pclath,w,c
  1004  0002B2  0012               	return		;indir
  1005  0002B4                     i1u61_29:
  1006  0002B4                     i1l688:
  1007  0002B4  0061  F4D4  F4FB   	movff	??_TMR1_ISR+2,pclatu
  1008  0002BA  0061  F4D0  F4FA   	movff	??_TMR1_ISR+1,pclath
  1009  0002C0  0061  F4CC  F4D8   	movff	??_TMR1_ISR,status
  1010  0002C6  0011               	retfie		f
  1011  0002C8                     __end_of_TMR1_ISR:
  1012                           	callstack 0
  1013                           
  1014 ;; *************** function _TMR1_WriteTimer *****************
  1015 ;; Defined at:
  1016 ;;		line 134 in file "mcc_generated_files/tmr1.c"
  1017 ;; Parameters:    Size  Location     Type
  1018 ;;  timerVal        2    7[COMRAM] unsigned short 
  1019 ;; Auto vars:     Size  Location     Type
  1020 ;;		None
  1021 ;; Return value:  Size  Location     Type
  1022 ;;                  1    wreg      void 
  1023 ;; Registers used:
  1024 ;;		wreg, status,2
  1025 ;; Tracked objects:
  1026 ;;		On entry : 0/0
  1027 ;;		On exit  : 0/0
  1028 ;;		Unchanged: 0/0
  1029 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1030 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1031 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1032 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1033 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1034 ;;Total ram usage:        2 bytes
  1035 ;; Hardware stack levels used: 1
  1036 ;; Hardware stack levels required when called: 2
  1037 ;; This function calls:
  1038 ;;		Nothing
  1039 ;; This function is called by:
  1040 ;;		_TMR1_ISR
  1041 ;;		_TMR1_Reload
  1042 ;; This function uses a non-reentrant model
  1043 ;;
  1044                           
  1045                           	psect	text8
  1046  0003D0                     __ptext8:
  1047                           	callstack 0
  1048  0003D0                     _TMR1_WriteTimer:
  1049                           	callstack 121
  1050  0003D0                     
  1051                           ;mcc_generated_files/tmr1.c: 134: void TMR1_WriteTimer(uint16_t timerVal);mcc_generated_
      +                          files/tmr1.c: 135: {;mcc_generated_files/tmr1.c: 136:     if (T1CONbits.NOT_SYNC == 1)
  1052  0003D0  0103               	movlb	3	; () banked
  1053  0003D2  A514               	btfss	20,2,b	;volatile
  1054  0003D4  EFEE  F001         	goto	i1u57_21
  1055  0003D8  EFF0  F001         	goto	i1u57_20
  1056  0003DC                     i1u57_21:
  1057  0003DC  EFF9  F001         	goto	i1l2207
  1058  0003E0                     i1u57_20:
  1059  0003E0                     
  1060                           ; BSR set to: 3
  1061                           ;mcc_generated_files/tmr1.c: 137:     {;mcc_generated_files/tmr1.c: 139:         T1CONbi
      +                          ts.TMR1ON = 0;
  1062  0003E0  9114               	bcf	20,0,b	;volatile
  1063  0003E2                     
  1064                           ; BSR set to: 3
  1065                           ;mcc_generated_files/tmr1.c: 142:         TMR1H = (uint8_t)(timerVal >> 8);
  1066  0003E2  5032               	movf	(TMR1_WriteTimer@timerVal+1)^(0+1280),w,c
  1067  0003E4  6F13               	movwf	19,b	;volatile
  1068  0003E6                     
  1069                           ; BSR set to: 3
  1070                           ;mcc_generated_files/tmr1.c: 143:         TMR1L = (uint8_t)timerVal;
  1071  0003E6  0061  F4C4  F312   	movff	TMR1_WriteTimer@timerVal,786	;volatile
  1072  0003EC                     
  1073                           ; BSR set to: 3
  1074                           ;mcc_generated_files/tmr1.c: 146:         T1CONbits.TMR1ON =1;
  1075  0003EC  8114               	bsf	20,0,b	;volatile
  1076                           
  1077                           ;mcc_generated_files/tmr1.c: 147:     }
  1078  0003EE  EFFE  F001         	goto	i1l673
  1079  0003F2                     i1l2207:
  1080                           
  1081                           ; BSR set to: 3
  1082                           ;mcc_generated_files/tmr1.c: 149:     {;mcc_generated_files/tmr1.c: 151:         TMR1H =
      +                           (uint8_t)(timerVal >> 8);
  1083  0003F2  5032               	movf	(TMR1_WriteTimer@timerVal+1)^(0+1280),w,c
  1084  0003F4  6F13               	movwf	19,b	;volatile
  1085  0003F6                     
  1086                           ; BSR set to: 3
  1087                           ;mcc_generated_files/tmr1.c: 152:         TMR1L = (uint8_t)timerVal;
  1088  0003F6  0061  F4C4  F312   	movff	TMR1_WriteTimer@timerVal,786	;volatile
  1089  0003FC                     i1l673:
  1090                           
  1091                           ; BSR set to: 3
  1092  0003FC  0012               	return		;funcret
  1093  0003FE                     __end_of_TMR1_WriteTimer:
  1094                           	callstack 0
  1095                           
  1096 ;; *************** function _TMR1_DefaultInterruptHandler *****************
  1097 ;; Defined at:
  1098 ;;		line 188 in file "mcc_generated_files/tmr1.c"
  1099 ;; Parameters:    Size  Location     Type
  1100 ;;		None
  1101 ;; Auto vars:     Size  Location     Type
  1102 ;;		None
  1103 ;; Return value:  Size  Location     Type
  1104 ;;                  1    wreg      void 
  1105 ;; Registers used:
  1106 ;;		wreg, status,2, status,0
  1107 ;; Tracked objects:
  1108 ;;		On entry : 0/0
  1109 ;;		On exit  : 0/0
  1110 ;;		Unchanged: 0/0
  1111 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1112 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1113 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1114 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1115 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1116 ;;Total ram usage:        1 bytes
  1117 ;; Hardware stack levels used: 1
  1118 ;; Hardware stack levels required when called: 2
  1119 ;; This function calls:
  1120 ;;		Nothing
  1121 ;; This function is called by:
  1122 ;;		_TMR1_Initialize
  1123 ;;		_TMR1_ISR
  1124 ;; This function uses a non-reentrant model
  1125 ;;
  1126                           
  1127                           	psect	text9
  1128  0002C8                     __ptext9:
  1129                           	callstack 0
  1130  0002C8                     _TMR1_DefaultInterruptHandler:
  1131                           	callstack 121
  1132  0002C8                     
  1133                           ;mcc_generated_files/tmr1.c: 191:     millis++;
  1134  0002C8  0E01               	movlw	1
  1135  0002CA  2601               	addwf	_millis^(0+1280),f,c	;volatile
  1136  0002CC  0E00               	movlw	0
  1137  0002CE  2202               	addwfc	(_millis+1)^(0+1280),f,c	;volatile
  1138  0002D0  2203               	addwfc	(_millis+2)^(0+1280),f,c	;volatile
  1139  0002D2  2204               	addwfc	(_millis+3)^(0+1280),f,c	;volatile
  1140  0002D4                     
  1141                           ;mcc_generated_files/tmr1.c: 192:     uartTimeout++;
  1142  0002D4  2A28               	incf	_uartTimeout^(0+1280),f,c
  1143  0002D6                     
  1144                           ;mcc_generated_files/tmr1.c: 194:     Ji2c_registers[0x0D] = 1 - PORTAbits.RA4;
  1145  0002D6  B8CE               	btfsc	206,4,c	;volatile
  1146  0002D8  EF70  F001         	goto	i1u58_21
  1147  0002DC  EF74  F001         	goto	i1u58_20
  1148  0002E0                     i1u58_21:
  1149  0002E0  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1150  0002E2  2A31               	incf	??_TMR1_DefaultInterruptHandler^(0+1280),f,c
  1151  0002E4  EF75  F001         	goto	i1u58_28
  1152  0002E8                     i1u58_20:
  1153  0002E8  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1154  0002EA                     i1u58_28:
  1155  0002EA  5031               	movf	??_TMR1_DefaultInterruptHandler^(0+1280),w,c
  1156  0002EC  0801               	sublw	1
  1157  0002EE  0105               	movlb	5	; () banked
  1158  0002F0  6F6D               	movwf	(_Ji2c_registers+13)& (0+255),b	;volatile
  1159  0002F2                     
  1160                           ; BSR set to: 5
  1161                           ;mcc_generated_files/tmr1.c: 195:     Ji2c_registers[0x0E] = 1 - PORTAbits.RA5;
  1162  0002F2  BACE               	btfsc	206,5,c	;volatile
  1163  0002F4  EF7E  F001         	goto	i1u59_21
  1164  0002F8  EF82  F001         	goto	i1u59_20
  1165  0002FC                     i1u59_21:
  1166  0002FC  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1167  0002FE  2A31               	incf	??_TMR1_DefaultInterruptHandler^(0+1280),f,c
  1168  000300  EF83  F001         	goto	i1u59_28
  1169  000304                     i1u59_20:
  1170  000304  6A31               	clrf	??_TMR1_DefaultInterruptHandler^(0+1280),c
  1171  000306                     i1u59_28:
  1172  000306  5031               	movf	??_TMR1_DefaultInterruptHandler^(0+1280),w,c
  1173  000308  0801               	sublw	1
  1174  00030A  0105               	movlb	5	; () banked
  1175  00030C  6F6E               	movwf	(_Ji2c_registers+14)& (0+255),b	;volatile
  1176  00030E                     
  1177                           ; BSR set to: 5
  1178  00030E  0012               	return		;funcret
  1179  000310                     __end_of_TMR1_DefaultInterruptHandler:
  1180                           	callstack 0
  1181                           
  1182 ;; *************** function _I2C1_ISR *****************
  1183 ;; Defined at:
  1184 ;;		line 431 in file "mcc_generated_files/i2c1_slave.c"
  1185 ;; Parameters:    Size  Location     Type
  1186 ;;		None
  1187 ;; Auto vars:     Size  Location     Type
  1188 ;;		None
  1189 ;; Return value:  Size  Location     Type
  1190 ;;                  1    wreg      void 
  1191 ;; Registers used:
  1192 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  1193 ;; Tracked objects:
  1194 ;;		On entry : 0/0
  1195 ;;		On exit  : 0/0
  1196 ;;		Unchanged: 0/0
  1197 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1198 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1199 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1200 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1201 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1202 ;;Total ram usage:        0 bytes
  1203 ;; Hardware stack levels used: 1
  1204 ;; This function calls:
  1205 ;;		Nothing
  1206 ;; This function is called by:
  1207 ;;		Interrupt level 2
  1208 ;; This function uses a non-reentrant model
  1209 ;;
  1210                           
  1211                           	psect	text10
  1212  0000C0                     __ptext10:
  1213                           	callstack 0
  1214  0000C0                     _I2C1_ISR:
  1215                           	callstack 122
  1216  0000C0                     
  1217                           ;mcc_generated_files/i2c1_slave.c: 433:     I2C1CON0bits.CSTR = 0;
  1218  0000C0  0102               	movlb	2	; () banked
  1219  0000C2  9994               	bcf	148,4,b	;volatile
  1220                           
  1221                           ;mcc_generated_files/i2c1_slave.c: 435:     if (I2C1PIRbits.PCIF)
  1222  0000C4  A59A               	btfss	154,2,b	;volatile
  1223  0000C6  EF67  F000         	goto	i2u29_41
  1224  0000CA  EF69  F000         	goto	i2u29_40
  1225  0000CE                     i2u29_41:
  1226  0000CE  EF71  F000         	goto	i2l515
  1227  0000D2                     i2u29_40:
  1228  0000D2                     
  1229                           ; BSR set to: 2
  1230                           ;mcc_generated_files/i2c1_slave.c: 436:     {;mcc_generated_files/i2c1_slave.c: 437:    
      +                               I2C1STAT1bits.CLRBF = 1;
  1231  0000D2  8599               	bsf	153,2,b	;volatile
  1232                           
  1233                           ;mcc_generated_files/i2c1_slave.c: 438:         I2C1CNTL = 0xFF;
  1234  0000D4  698C               	setf	140,b	;volatile
  1235  0000D6                     
  1236                           ; BSR set to: 2
  1237                           ;mcc_generated_files/i2c1_slave.c: 439:         I2C1CNTH = 0x00;
  1238  0000D6  0E00               	movlw	0
  1239  0000D8  6F8D               	movwf	141,b	;volatile
  1240                           
  1241                           ;mcc_generated_files/i2c1_slave.c: 441:         Ji2c_state = 0;
  1242  0000DA  0E00               	movlw	0
  1243  0000DC  6E22               	movwf	_Ji2c_state^(0+1280),c	;volatile
  1244                           
  1245                           ;mcc_generated_files/i2c1_slave.c: 442:     }
  1246  0000DE  EFC3  F000         	goto	i2l1897
  1247  0000E2                     i2l515:
  1248                           
  1249                           ; BSR set to: 2
  1250                           ;mcc_generated_files/i2c1_slave.c: 444:     {;mcc_generated_files/i2c1_slave.c: 445:    
      +                               if (!(I2C1STAT0bits.D))
  1251  0000E2  B798               	btfsc	152,3,b	;volatile
  1252  0000E4  EF76  F000         	goto	i2u30_41
  1253  0000E8  EF78  F000         	goto	i2u30_40
  1254  0000EC                     i2u30_41:
  1255  0000EC  EF91  F000         	goto	i2l517
  1256  0000F0                     i2u30_40:
  1257  0000F0                     
  1258                           ; BSR set to: 2
  1259                           ;mcc_generated_files/i2c1_slave.c: 446:         {;mcc_generated_files/i2c1_slave.c: 447:
      +                                       I2C1STAT1bits.CLRBF = 1;
  1260  0000F0  8599               	bsf	153,2,b	;volatile
  1261                           
  1262                           ;mcc_generated_files/i2c1_slave.c: 448:             if (I2C1STAT0bits.R && I2C1STAT1bits
      +                          .TXBE)
  1263  0000F2  A998               	btfss	152,4,b	;volatile
  1264  0000F4  EF7E  F000         	goto	i2u31_41
  1265  0000F8  EF80  F000         	goto	i2u31_40
  1266  0000FC                     i2u31_41:
  1267  0000FC  EFC3  F000         	goto	i2l1897
  1268  000100                     i2u31_40:
  1269  000100                     
  1270                           ; BSR set to: 2
  1271  000100  AB99               	btfss	153,5,b	;volatile
  1272  000102  EF85  F000         	goto	i2u32_41
  1273  000106  EF87  F000         	goto	i2u32_40
  1274  00010A                     i2u32_41:
  1275  00010A  EFC3  F000         	goto	i2l1897
  1276  00010E                     i2u32_40:
  1277  00010E                     i2l1881:
  1278                           
  1279                           ; BSR set to: 2
  1280                           ;mcc_generated_files/i2c1_slave.c: 449:                 I2C1TXB = Ji2c_registers[Jaccess
      +                          _reg];
  1281  00010E  0E60               	movlw	low _Ji2c_registers
  1282  000110  2421               	addwf	_Jaccess_reg^(0+1280),w,c	;volatile
  1283  000112  6ED9               	movwf	fsr2l,c
  1284  000114  6ADA               	clrf	fsr2h,c
  1285  000116  0E05               	movlw	high _Ji2c_registers
  1286  000118  22DA               	addwfc	fsr2h,f,c
  1287  00011A  50DF               	movf	indf2,w,c
  1288  00011C  6F8B               	movwf	139,b	;volatile
  1289  00011E  EFC3  F000         	goto	i2l1897
  1290  000122                     i2l517:
  1291                           
  1292                           ; BSR set to: 2
  1293                           ;mcc_generated_files/i2c1_slave.c: 452:         {;mcc_generated_files/i2c1_slave.c: 453:
      +                                       if (I2C1STAT0bits.R && I2C1STAT1bits.TXBE)
  1294  000122  A998               	btfss	152,4,b	;volatile
  1295  000124  EF96  F000         	goto	i2u33_41
  1296  000128  EF98  F000         	goto	i2u33_40
  1297  00012C                     i2u33_41:
  1298  00012C  EFA1  F000         	goto	i2l520
  1299  000130                     i2u33_40:
  1300  000130                     
  1301                           ; BSR set to: 2
  1302  000130  AB99               	btfss	153,5,b	;volatile
  1303  000132  EF9D  F000         	goto	i2u34_41
  1304  000136  EF9F  F000         	goto	i2u34_40
  1305  00013A                     i2u34_41:
  1306  00013A  EFA1  F000         	goto	i2l520
  1307  00013E                     i2u34_40:
  1308  00013E  EF87  F000         	goto	i2l1881
  1309  000142                     i2l520:
  1310                           
  1311                           ; BSR set to: 2
  1312                           ;mcc_generated_files/i2c1_slave.c: 456:             {;mcc_generated_files/i2c1_slave.c: 
      +                          457:                 if (I2C1STAT1bits.RXBF)
  1313  000142  A199               	btfss	153,0,b	;volatile
  1314  000144  EFA6  F000         	goto	i2u35_41
  1315  000148  EFA8  F000         	goto	i2u35_40
  1316  00014C                     i2u35_41:
  1317  00014C  EFC3  F000         	goto	i2l519
  1318  000150                     i2u35_40:
  1319  000150                     
  1320                           ; BSR set to: 2
  1321                           ;mcc_generated_files/i2c1_slave.c: 458:                 {;mcc_generated_files/i2c1_slave
      +                          .c: 459:                     i2c1RdData = I2C1RXB;
  1322  000150  0060 FA28  F525    	movff	650,_i2c1RdData	;volatile
  1323  000156                     
  1324                           ; BSR set to: 2
  1325                           ;mcc_generated_files/i2c1_slave.c: 462:                     if (Ji2c_state == 0)
  1326  000156  5022               	movf	_Ji2c_state^(0+1280),w,c	;volatile
  1327  000158  A4D8               	btfss	status,2,c
  1328  00015A  EFB1  F000         	goto	i2u36_41
  1329  00015E  EFB3  F000         	goto	i2u36_40
  1330  000162                     i2u36_41:
  1331  000162  EFB7  F000         	goto	i2l1893
  1332  000166                     i2u36_40:
  1333  000166                     
  1334                           ; BSR set to: 2
  1335                           ;mcc_generated_files/i2c1_slave.c: 463:                         Jaccess_reg = i2c1RdData
      +                          ;
  1336  000166  C525  F521         	movff	_i2c1RdData,_Jaccess_reg	;volatile
  1337  00016A  EFC0  F000         	goto	i2l1895
  1338  00016E                     i2l1893:
  1339                           
  1340                           ; BSR set to: 2
  1341                           ;mcc_generated_files/i2c1_slave.c: 467:                         Ji2c_registers[Jaccess_r
      +                          eg] = i2c1RdData;
  1342  00016E  0E60               	movlw	low _Ji2c_registers
  1343  000170  2421               	addwf	_Jaccess_reg^(0+1280),w,c	;volatile
  1344  000172  6ED9               	movwf	fsr2l,c
  1345  000174  6ADA               	clrf	fsr2h,c
  1346  000176  0E05               	movlw	high _Ji2c_registers
  1347  000178  22DA               	addwfc	fsr2h,f,c
  1348  00017A  0061  F494  F4DF   	movff	_i2c1RdData,indf2	;volatile
  1349  000180                     i2l1895:
  1350                           
  1351                           ; BSR set to: 2
  1352                           ;mcc_generated_files/i2c1_slave.c: 470:                     Ji2c_state++;
  1353  000180  2A22               	incf	_Ji2c_state^(0+1280),f,c	;volatile
  1354  000182  EFC3  F000         	goto	i2l1897
  1355  000186                     i2l519:
  1356  000186                     i2l1897:
  1357                           
  1358                           ; BSR set to: 2
  1359                           ;mcc_generated_files/i2c1_slave.c: 476:     I2C1PIR = 0x00;
  1360  000186  0E00               	movlw	0
  1361  000188  6F9A               	movwf	154,b	;volatile
  1362  00018A                     
  1363                           ; BSR set to: 2
  1364                           ;mcc_generated_files/i2c1_slave.c: 477:     I2C1ERRbits.BTOIF = 0;
  1365  00018A  9D97               	bcf	151,6,b	;volatile
  1366  00018C                     
  1367                           ; BSR set to: 2
  1368                           ;mcc_generated_files/i2c1_slave.c: 478:     I2C1ERRbits.BCL1IF = 0;
  1369  00018C  9B97               	bcf	151,5,b	;volatile
  1370  00018E                     
  1371                           ; BSR set to: 2
  1372                           ;mcc_generated_files/i2c1_slave.c: 479:     I2C1ERRbits.NACKIF = 0;
  1373  00018E  9997               	bcf	151,4,b	;volatile
  1374  000190                     
  1375                           ; BSR set to: 2
  1376                           ;mcc_generated_files/i2c1_slave.c: 482:     Ji2c_registers[0x15] = 0;
  1377  000190  0E00               	movlw	0
  1378  000192  0105               	movlb	5	; () banked
  1379  000194  6F75               	movwf	(_Ji2c_registers+21)& (0+255),b	;volatile
  1380  000196                     
  1381                           ; BSR set to: 5
  1382  000196  0011               	retfie		f
  1383  000198                     __end_of_I2C1_ISR:
  1384                           	callstack 0
  1385                           
  1386 ;; *************** function _Default_ISR *****************
  1387 ;; Defined at:
  1388 ;;		line 82 in file "mcc_generated_files/interrupt_manager.c"
  1389 ;; Parameters:    Size  Location     Type
  1390 ;;		None
  1391 ;; Auto vars:     Size  Location     Type
  1392 ;;		None
  1393 ;; Return value:  Size  Location     Type
  1394 ;;                  1    wreg      void 
  1395 ;; Registers used:
  1396 ;;		None
  1397 ;; Tracked objects:
  1398 ;;		On entry : 0/0
  1399 ;;		On exit  : 0/0
  1400 ;;		Unchanged: 0/0
  1401 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1402 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1403 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1404 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1405 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1406 ;;Total ram usage:        0 bytes
  1407 ;; Hardware stack levels used: 1
  1408 ;; This function calls:
  1409 ;;		Nothing
  1410 ;; This function is called by:
  1411 ;;		Interrupt level 2
  1412 ;; This function uses a non-reentrant model
  1413 ;;
  1414                           
  1415                           	psect	text11
  1416  000470                     __ptext11:
  1417                           	callstack 0
  1418  000470                     _Default_ISR:
  1419                           	callstack 122
  1420  000470  0011               	retfie		f
  1421  000472                     __end_of_Default_ISR:
  1422                           	callstack 0
  1423                           
  1424 ;; *************** function _ADCC_ISR *****************
  1425 ;; Defined at:
  1426 ;;		line 311 in file "mcc_generated_files/adcc.c"
  1427 ;; Parameters:    Size  Location     Type
  1428 ;;		None
  1429 ;; Auto vars:     Size  Location     Type
  1430 ;;		None
  1431 ;; Return value:  Size  Location     Type
  1432 ;;                  1    wreg      void 
  1433 ;; Registers used:
  1434 ;;		wreg, fsr2l, fsr2h, status,2, status,0, pcl, pclath, pclatu, tosl, cstack
  1435 ;; Tracked objects:
  1436 ;;		On entry : 0/0
  1437 ;;		On exit  : 0/0
  1438 ;;		Unchanged: 0/0
  1439 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1440 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1441 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1442 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1443 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1444 ;;Total ram usage:        2 bytes
  1445 ;; Hardware stack levels used: 1
  1446 ;; Hardware stack levels required when called: 1
  1447 ;; This function calls:
  1448 ;;		Absolute function
  1449 ;;		_ADCC_DefaultInterruptHandler
  1450 ;; This function is called by:
  1451 ;;		Interrupt level 2
  1452 ;; This function uses a non-reentrant model
  1453 ;;
  1454                           
  1455                           	psect	text12
  1456  000310                     __ptext12:
  1457                           	callstack 0
  1458  000310                     _ADCC_ISR:
  1459                           	callstack 121
  1460                           
  1461                           ;incstack = 0
  1462  000310  0061 F3E8  F52C    	movff	pclath,??_ADCC_ISR
  1463  000316  0061 F3EC  F52D    	movff	pclatu,??_ADCC_ISR+1
  1464  00031C                     
  1465                           ;mcc_generated_files/adcc.c: 314:     PIR1bits.ADIF = 0;
  1466  00031C  94B4               	bcf	180,2,c	;volatile
  1467  00031E                     
  1468                           ;mcc_generated_files/adcc.c: 316:     if (ADCC_ADI_InterruptHandler)
  1469  00031E  5005               	movf	_ADCC_ADI_InterruptHandler^(0+1280),w,c
  1470  000320  1006               	iorwf	(_ADCC_ADI_InterruptHandler+1)^(0+1280),w,c
  1471  000322  B4D8               	btfsc	status,2,c
  1472  000324  EF96  F001         	goto	i2u43_41
  1473  000328  EF98  F001         	goto	i2u43_40
  1474  00032C                     i2u43_41:
  1475  00032C  EFA5  F001         	goto	i2l874
  1476  000330                     i2u43_40:
  1477  000330                     
  1478                           ;mcc_generated_files/adcc.c: 317:             ADCC_ADI_InterruptHandler();
  1479  000330  D802               	call	i2u44_48
  1480  000332  EFA5  F001         	goto	i2u44_49
  1481  000336                     i2u44_48:
  1482  000336  0005               	push	
  1483  000338  6EFA               	movwf	pclath,c
  1484  00033A  5005               	movf	_ADCC_ADI_InterruptHandler^(0+1280),w,c
  1485  00033C  6EFD               	movwf	tosl,c
  1486  00033E  5006               	movf	(_ADCC_ADI_InterruptHandler+1)^(0+1280),w,c
  1487  000340  6EFE               	movwf	tosh,c
  1488  000342  50F8               	movf	tblptru,w,c
  1489  000344  6EFF               	movwf	tosu,c
  1490  000346  50FA               	movf	pclath,w,c
  1491  000348  0012               	return		;indir
  1492  00034A                     i2u44_49:
  1493  00034A                     i2l874:
  1494  00034A  0061  F4B4  F4FB   	movff	??_ADCC_ISR+1,pclatu
  1495  000350  0061  F4B0  F4FA   	movff	??_ADCC_ISR,pclath
  1496  000356  0011               	retfie		f
  1497  000358                     __end_of_ADCC_ISR:
  1498                           	callstack 0
  1499                           
  1500 ;; *************** function _ADCC_DefaultInterruptHandler *****************
  1501 ;; Defined at:
  1502 ;;		line 324 in file "mcc_generated_files/adcc.c"
  1503 ;; Parameters:    Size  Location     Type
  1504 ;;		None
  1505 ;; Auto vars:     Size  Location     Type
  1506 ;;		None
  1507 ;; Return value:  Size  Location     Type
  1508 ;;                  1    wreg      void 
  1509 ;; Registers used:
  1510 ;;		wreg, fsr2l, fsr2h, status,2, status,0
  1511 ;; Tracked objects:
  1512 ;;		On entry : 0/0
  1513 ;;		On exit  : 0/0
  1514 ;;		Unchanged: 0/0
  1515 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20
  1516 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1517 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1518 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1519 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1520 ;;Total ram usage:        2 bytes
  1521 ;; Hardware stack levels used: 1
  1522 ;; This function calls:
  1523 ;;		Nothing
  1524 ;; This function is called by:
  1525 ;;		_ADCC_Initialize
  1526 ;;		_ADCC_ISR
  1527 ;; This function uses a non-reentrant model
  1528 ;;
  1529                           
  1530                           	psect	text13
  1531  000358                     __ptext13:
  1532                           	callstack 0
  1533  000358                     _ADCC_DefaultInterruptHandler:
  1534                           	callstack 121
  1535  000358                     
  1536                           ;mcc_generated_files/adcc.c: 333:     Ji2c_registers[0x10 + (ADPCHSelector << 1)] = ADRE
      +                          SL;
  1537  000358  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1538  00035A  6E2A               	movwf	??_ADCC_DefaultInterruptHandler^(0+1280),c
  1539  00035C  6A2B               	clrf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),c
  1540  00035E  90D8               	bcf	status,0,c
  1541  000360  362A               	rlcf	??_ADCC_DefaultInterruptHandler^(0+1280),f,c
  1542  000362  362B               	rlcf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),f,c
  1543  000364  0E70               	movlw	low (_Ji2c_registers+16)
  1544  000366  242A               	addwf	??_ADCC_DefaultInterruptHandler^(0+1280),w,c
  1545  000368  6ED9               	movwf	fsr2l,c
  1546  00036A  0E05               	movlw	high (_Ji2c_registers+16)
  1547  00036C  202B               	addwfc	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),w,c
  1548  00036E  6EDA               	movwf	fsr2h,c
  1549  000370  C3EA F4DF          	movff	1002,indf2	;volatile
  1550                           
  1551                           ;mcc_generated_files/adcc.c: 334:     Ji2c_registers[0x11 + (ADPCHSelector << 1)] = ADRE
      +                          SH;
  1552  000374  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1553  000376  6E2A               	movwf	??_ADCC_DefaultInterruptHandler^(0+1280),c
  1554  000378  6A2B               	clrf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),c
  1555  00037A  90D8               	bcf	status,0,c
  1556  00037C  362A               	rlcf	??_ADCC_DefaultInterruptHandler^(0+1280),f,c
  1557  00037E  362B               	rlcf	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),f,c
  1558  000380  0E71               	movlw	low (_Ji2c_registers+17)
  1559  000382  242A               	addwf	??_ADCC_DefaultInterruptHandler^(0+1280),w,c
  1560  000384  6ED9               	movwf	fsr2l,c
  1561  000386  0E05               	movlw	high (_Ji2c_registers+17)
  1562  000388  202B               	addwfc	(??_ADCC_DefaultInterruptHandler+1)^(0+1280),w,c
  1563  00038A  6EDA               	movwf	fsr2h,c
  1564  00038C  C3EB F4DF          	movff	1003,indf2	;volatile
  1565  000390                     
  1566                           ;mcc_generated_files/adcc.c: 357:     ADPCH = 0b010100 | (ADPCHSelector = 1 - ADPCHSelec
      +                          tor);
  1567  000390  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1568  000392  0801               	sublw	1
  1569  000394  6E29               	movwf	_ADPCHSelector^(0+1280),c	;volatile
  1570  000396  5029               	movf	_ADPCHSelector^(0+1280),w,c	;volatile
  1571  000398  0914               	iorlw	20
  1572  00039A  0103               	movlb	3	; () banked
  1573  00039C  6FEC               	movwf	236,b	;volatile
  1574  00039E                     
  1575                           ; BSR set to: 3
  1576  00039E  0012               	return		;funcret
  1577  0003A0                     __end_of_ADCC_DefaultInterruptHandler:
  1578                           	callstack 0
  1579                           
  1580                           ;
  1581                           ; Interrupt Vector Table @ 0x8
  1582                           ;
  1583                           
  1584                           	psect	ivt0x8
  1585  000008                     __pivt0x8:
  1586                           	callstack 0
  1587  000008                     ivt0x8_base:
  1588                           	callstack 0
  1589                           
  1590                           ; Vector 0 : SWINT
  1591  000008  011C               	dw	_Default_ISR shr (0+2)
  1592                           
  1593                           ; Vector 1 : HLVD
  1594  00000A  011C               	dw	_Default_ISR shr (0+2)
  1595                           
  1596                           ; Vector 2 : OSF
  1597  00000C  011C               	dw	_Default_ISR shr (0+2)
  1598                           
  1599                           ; Vector 3 : CSW
  1600  00000E  011C               	dw	_Default_ISR shr (0+2)
  1601                           
  1602                           ; Vector 4 : NVMIP
  1603  000010  011C               	dw	_Default_ISR shr (0+2)
  1604                           
  1605                           ; Vector 5 : CLC1
  1606  000012  011C               	dw	_Default_ISR shr (0+2)
  1607                           
  1608                           ; Vector 6 : CRC
  1609  000014  011C               	dw	_Default_ISR shr (0+2)
  1610                           
  1611                           ; Vector 7 : IOC
  1612  000016  011C               	dw	_Default_ISR shr (0+2)
  1613                           
  1614                           ; Vector 8 : INT0
  1615  000018  011C               	dw	_Default_ISR shr (0+2)
  1616                           
  1617                           ; Vector 9 : ZCD
  1618  00001A  011C               	dw	_Default_ISR shr (0+2)
  1619                           
  1620                           ; Vector 10 : AD
  1621  00001C  00C4               	dw	_ADCC_ISR shr (0+2)
  1622                           
  1623                           ; Vector 11 : ACT
  1624  00001E  011C               	dw	_Default_ISR shr (0+2)
  1625                           
  1626                           ; Vector 12 : CMP1
  1627  000020  011C               	dw	_Default_ISR shr (0+2)
  1628                           
  1629                           ; Vector 13 : SMT1
  1630  000022  011C               	dw	_Default_ISR shr (0+2)
  1631                           
  1632                           ; Vector 14 : SMT1PRA
  1633  000024  011C               	dw	_Default_ISR shr (0+2)
  1634                           
  1635                           ; Vector 15 : SMT1PWA
  1636  000026  011C               	dw	_Default_ISR shr (0+2)
  1637                           
  1638                           ; Vector 16 : ADT
  1639  000028  011C               	dw	_Default_ISR shr (0+2)
  1640                           
  1641                           ; Vector 17 : Undefined
  1642  00002A  002E               	dw	ivt0x8_undefint shr (0+2)
  1643                           
  1644                           ; Vector 18 : Undefined
  1645  00002C  002E               	dw	ivt0x8_undefint shr (0+2)
  1646                           
  1647                           ; Vector 19 : Undefined
  1648  00002E  002E               	dw	ivt0x8_undefint shr (0+2)
  1649                           
  1650                           ; Vector 20 : DMA1SCNT
  1651  000030  011C               	dw	_Default_ISR shr (0+2)
  1652                           
  1653                           ; Vector 21 : DMA1DCNT
  1654  000032  011C               	dw	_Default_ISR shr (0+2)
  1655                           
  1656                           ; Vector 22 : DMA1OR
  1657  000034  011C               	dw	_Default_ISR shr (0+2)
  1658                           
  1659                           ; Vector 23 : DMA1A
  1660  000036  011C               	dw	_Default_ISR shr (0+2)
  1661                           
  1662                           ; Vector 24 : SPI1RX
  1663  000038  011C               	dw	_Default_ISR shr (0+2)
  1664                           
  1665                           ; Vector 25 : SPI1TX
  1666  00003A  011C               	dw	_Default_ISR shr (0+2)
  1667                           
  1668                           ; Vector 26 : SPI1
  1669  00003C  011C               	dw	_Default_ISR shr (0+2)
  1670                           
  1671                           ; Vector 27 : TMR2
  1672  00003E  011C               	dw	_Default_ISR shr (0+2)
  1673                           
  1674                           ; Vector 28 : TMR1
  1675  000040  009A               	dw	_TMR1_ISR shr (0+2)
  1676                           
  1677                           ; Vector 29 : TMR1G
  1678  000042  011C               	dw	_Default_ISR shr (0+2)
  1679                           
  1680                           ; Vector 30 : CCP1
  1681  000044  011C               	dw	_Default_ISR shr (0+2)
  1682                           
  1683                           ; Vector 31 : TMR0
  1684  000046  0082               	dw	_TMR0_ISR shr (0+2)
  1685                           
  1686                           ; Vector 32 : U1RX
  1687  000048  011C               	dw	_Default_ISR shr (0+2)
  1688                           
  1689                           ; Vector 33 : U1TX
  1690  00004A  011C               	dw	_Default_ISR shr (0+2)
  1691                           
  1692                           ; Vector 34 : U1E
  1693  00004C  011C               	dw	_Default_ISR shr (0+2)
  1694                           
  1695                           ; Vector 35 : U1
  1696  00004E  011C               	dw	_Default_ISR shr (0+2)
  1697                           
  1698                           ; Vector 36 : TMR3
  1699  000050  011C               	dw	_Default_ISR shr (0+2)
  1700                           
  1701                           ; Vector 37 : TMR3G
  1702  000052  011C               	dw	_Default_ISR shr (0+2)
  1703                           
  1704                           ; Vector 38 : PWM1PR
  1705  000054  011C               	dw	_Default_ISR shr (0+2)
  1706                           
  1707                           ; Vector 39 : PWM1
  1708  000056  011C               	dw	_Default_ISR shr (0+2)
  1709                           
  1710                           ; Vector 40 : SPI2RX
  1711  000058  011C               	dw	_Default_ISR shr (0+2)
  1712                           
  1713                           ; Vector 41 : SPI2TX
  1714  00005A  011C               	dw	_Default_ISR shr (0+2)
  1715                           
  1716                           ; Vector 42 : SPI2
  1717  00005C  011C               	dw	_Default_ISR shr (0+2)
  1718                           
  1719                           ; Vector 43 : Undefined
  1720  00005E  002E               	dw	ivt0x8_undefint shr (0+2)
  1721                           
  1722                           ; Vector 44 : CMP2
  1723  000060  011C               	dw	_Default_ISR shr (0+2)
  1724                           
  1725                           ; Vector 45 : CLC2
  1726  000062  011C               	dw	_Default_ISR shr (0+2)
  1727                           
  1728                           ; Vector 46 : PWM2PR
  1729  000064  011C               	dw	_Default_ISR shr (0+2)
  1730                           
  1731                           ; Vector 47 : PWM2
  1732  000066  011C               	dw	_Default_ISR shr (0+2)
  1733                           
  1734                           ; Vector 48 : INT1
  1735  000068  011C               	dw	_Default_ISR shr (0+2)
  1736                           
  1737                           ; Vector 49 : CWG1
  1738  00006A  011C               	dw	_Default_ISR shr (0+2)
  1739                           
  1740                           ; Vector 50 : NCO1
  1741  00006C  011C               	dw	_Default_ISR shr (0+2)
  1742                           
  1743                           ; Vector 51 : DMA2SCNT
  1744  00006E  011C               	dw	_Default_ISR shr (0+2)
  1745                           
  1746                           ; Vector 52 : DMA2DCNT
  1747  000070  011C               	dw	_Default_ISR shr (0+2)
  1748                           
  1749                           ; Vector 53 : DMA2OR
  1750  000072  011C               	dw	_Default_ISR shr (0+2)
  1751                           
  1752                           ; Vector 54 : DMA2A
  1753  000074  011C               	dw	_Default_ISR shr (0+2)
  1754                           
  1755                           ; Vector 55 : Undefined
  1756  000076  002E               	dw	ivt0x8_undefint shr (0+2)
  1757                           
  1758                           ; Vector 56 : I2C1RX
  1759  000078  0030               	dw	_I2C1_ISR shr (0+2)
  1760                           
  1761                           ; Vector 57 : I2C1TX
  1762  00007A  0030               	dw	_I2C1_ISR shr (0+2)
  1763                           
  1764                           ; Vector 58 : I2C1
  1765  00007C  0030               	dw	_I2C1_ISR shr (0+2)
  1766                           
  1767                           ; Vector 59 : I2C1E
  1768  00007E  0030               	dw	_I2C1_ISR shr (0+2)
  1769                           
  1770                           ; Vector 60 : Undefined
  1771  000080  002E               	dw	ivt0x8_undefint shr (0+2)
  1772                           
  1773                           ; Vector 61 : CLC3
  1774  000082  011C               	dw	_Default_ISR shr (0+2)
  1775                           
  1776                           ; Vector 62 : PWM3PR
  1777  000084  011C               	dw	_Default_ISR shr (0+2)
  1778                           
  1779                           ; Vector 63 : PWM3
  1780  000086  011C               	dw	_Default_ISR shr (0+2)
  1781                           
  1782                           ; Vector 64 : U2RX
  1783  000088  011C               	dw	_Default_ISR shr (0+2)
  1784                           
  1785                           ; Vector 65 : U2TX
  1786  00008A  011C               	dw	_Default_ISR shr (0+2)
  1787                           
  1788                           ; Vector 66 : U2E
  1789  00008C  011C               	dw	_Default_ISR shr (0+2)
  1790                           
  1791                           ; Vector 67 : U2
  1792  00008E  011C               	dw	_Default_ISR shr (0+2)
  1793                           
  1794                           ; Vector 68 : Undefined
  1795  000090  002E               	dw	ivt0x8_undefint shr (0+2)
  1796                           
  1797                           ; Vector 69 : CLC4
  1798  000092  011C               	dw	_Default_ISR shr (0+2)
  1799                           
  1800                           ; Vector 70 : Undefined
  1801  000094  002E               	dw	ivt0x8_undefint shr (0+2)
  1802                           
  1803                           ; Vector 71 : SCAN
  1804  000096  011C               	dw	_Default_ISR shr (0+2)
  1805                           
  1806                           ; Vector 72 : U3RX
  1807  000098  011C               	dw	_Default_ISR shr (0+2)
  1808                           
  1809                           ; Vector 73 : U3TX
  1810  00009A  011C               	dw	_Default_ISR shr (0+2)
  1811                           
  1812                           ; Vector 74 : U3E
  1813  00009C  011C               	dw	_Default_ISR shr (0+2)
  1814                           
  1815                           ; Vector 75 : U3
  1816  00009E  011C               	dw	_Default_ISR shr (0+2)
  1817                           
  1818                           ; Vector 76 : DMA3SCNT
  1819  0000A0  011C               	dw	_Default_ISR shr (0+2)
  1820                           
  1821                           ; Vector 77 : DMA3DCNT
  1822  0000A2  011C               	dw	_Default_ISR shr (0+2)
  1823                           
  1824                           ; Vector 78 : DMA3OR
  1825  0000A4  011C               	dw	_Default_ISR shr (0+2)
  1826                           
  1827                           ; Vector 79 : DMA3A
  1828  0000A6  011C               	dw	_Default_ISR shr (0+2)
  1829                           
  1830                           ; Vector 80 : INT2
  1831  0000A8  011C               	dw	_Default_ISR shr (0+2)
  1832                           
  1833                           ; Vector 81 : Undefined
  1834  0000AA  002E               	dw	ivt0x8_undefint shr (0+2)
  1835                           
  1836                           ; Vector 82 : Undefined
  1837  0000AC  002E               	dw	ivt0x8_undefint shr (0+2)
  1838                           
  1839                           ; Vector 83 : TMR4
  1840  0000AE  011C               	dw	_Default_ISR shr (0+2)
  1841                           
  1842                           ; Vector 84 : DMA4SCNT
  1843  0000B0  011C               	dw	_Default_ISR shr (0+2)
  1844                           
  1845                           ; Vector 85 : DMA4DCNT
  1846  0000B2  011C               	dw	_Default_ISR shr (0+2)
  1847                           
  1848                           ; Vector 86 : DMA4OR
  1849  0000B4  011C               	dw	_Default_ISR shr (0+2)
  1850                           
  1851                           ; Vector 87 : DMA4A
  1852  0000B6  011C               	dw	_Default_ISR shr (0+2)
  1853  0000B8                     ivt0x8_undefint:
  1854                           	callstack 0
  1855  0000B8  00FF               	reset	
  1856  0000                     
  1857                           	psect	text14
  1858  000000                     __ptext14:
  1859                           	callstack 0
  1860  000000                     
  1861                           	psect	rparam
  1862  0000                     
  1863                           	psect	idloc
  1864                           
  1865                           ;Config register IDLOC0 @ 0x200000
  1866                           ;	unspecified, using default values
  1867  200000                     	org	2097152
  1868  200000  0FFF               	dw	4095
  1869                           
  1870                           ;Config register IDLOC1 @ 0x200002
  1871                           ;	unspecified, using default values
  1872  200002                     	org	2097154
  1873  200002  0FFF               	dw	4095
  1874                           
  1875                           ;Config register IDLOC2 @ 0x200004
  1876                           ;	unspecified, using default values
  1877  200004                     	org	2097156
  1878  200004  0FFF               	dw	4095
  1879                           
  1880                           ;Config register IDLOC3 @ 0x200006
  1881                           ;	unspecified, using default values
  1882  200006                     	org	2097158
  1883  200006  0FFF               	dw	4095
  1884                           
  1885                           ;Config register IDLOC4 @ 0x200008
  1886                           ;	unspecified, using default values
  1887  200008                     	org	2097160
  1888  200008  0FFF               	dw	4095
  1889                           
  1890                           ;Config register IDLOC5 @ 0x20000A
  1891                           ;	unspecified, using default values
  1892  20000A                     	org	2097162
  1893  20000A  0FFF               	dw	4095
  1894                           
  1895                           ;Config register IDLOC6 @ 0x20000C
  1896                           ;	unspecified, using default values
  1897  20000C                     	org	2097164
  1898  20000C  0FFF               	dw	4095
  1899                           
  1900                           ;Config register IDLOC7 @ 0x20000E
  1901                           ;	unspecified, using default values
  1902  20000E                     	org	2097166
  1903  20000E  0FFF               	dw	4095
  1904                           
  1905                           ;Config register IDLOC8 @ 0x200010
  1906                           ;	unspecified, using default values
  1907  200010                     	org	2097168
  1908  200010  0FFF               	dw	4095
  1909                           
  1910                           ;Config register IDLOC9 @ 0x200012
  1911                           ;	unspecified, using default values
  1912  200012                     	org	2097170
  1913  200012  0FFF               	dw	4095
  1914                           
  1915                           ;Config register IDLOC10 @ 0x200014
  1916                           ;	unspecified, using default values
  1917  200014                     	org	2097172
  1918  200014  0FFF               	dw	4095
  1919                           
  1920                           ;Config register IDLOC11 @ 0x200016
  1921                           ;	unspecified, using default values
  1922  200016                     	org	2097174
  1923  200016  0FFF               	dw	4095
  1924                           
  1925                           ;Config register IDLOC12 @ 0x200018
  1926                           ;	unspecified, using default values
  1927  200018                     	org	2097176
  1928  200018  0FFF               	dw	4095
  1929                           
  1930                           ;Config register IDLOC13 @ 0x20001A
  1931                           ;	unspecified, using default values
  1932  20001A                     	org	2097178
  1933  20001A  0FFF               	dw	4095
  1934                           
  1935                           ;Config register IDLOC14 @ 0x20001C
  1936                           ;	unspecified, using default values
  1937  20001C                     	org	2097180
  1938  20001C  0FFF               	dw	4095
  1939                           
  1940                           ;Config register IDLOC15 @ 0x20001E
  1941                           ;	unspecified, using default values
  1942  20001E                     	org	2097182
  1943  20001E  0FFF               	dw	4095
  1944                           
  1945                           ;Config register IDLOC16 @ 0x200020
  1946                           ;	unspecified, using default values
  1947  200020                     	org	2097184
  1948  200020  0FFF               	dw	4095
  1949                           
  1950                           ;Config register IDLOC17 @ 0x200022
  1951                           ;	unspecified, using default values
  1952  200022                     	org	2097186
  1953  200022  0FFF               	dw	4095
  1954                           
  1955                           ;Config register IDLOC18 @ 0x200024
  1956                           ;	unspecified, using default values
  1957  200024                     	org	2097188
  1958  200024  0FFF               	dw	4095
  1959                           
  1960                           ;Config register IDLOC19 @ 0x200026
  1961                           ;	unspecified, using default values
  1962  200026                     	org	2097190
  1963  200026  0FFF               	dw	4095
  1964                           
  1965                           ;Config register IDLOC20 @ 0x200028
  1966                           ;	unspecified, using default values
  1967  200028                     	org	2097192
  1968  200028  0FFF               	dw	4095
  1969                           
  1970                           ;Config register IDLOC21 @ 0x20002A
  1971                           ;	unspecified, using default values
  1972  20002A                     	org	2097194
  1973  20002A  0FFF               	dw	4095
  1974                           
  1975                           ;Config register IDLOC22 @ 0x20002C
  1976                           ;	unspecified, using default values
  1977  20002C                     	org	2097196
  1978  20002C  0FFF               	dw	4095
  1979                           
  1980                           ;Config register IDLOC23 @ 0x20002E
  1981                           ;	unspecified, using default values
  1982  20002E                     	org	2097198
  1983  20002E  0FFF               	dw	4095
  1984                           
  1985                           ;Config register IDLOC24 @ 0x200030
  1986                           ;	unspecified, using default values
  1987  200030                     	org	2097200
  1988  200030  0FFF               	dw	4095
  1989                           
  1990                           ;Config register IDLOC25 @ 0x200032
  1991                           ;	unspecified, using default values
  1992  200032                     	org	2097202
  1993  200032  0FFF               	dw	4095
  1994                           
  1995                           ;Config register IDLOC26 @ 0x200034
  1996                           ;	unspecified, using default values
  1997  200034                     	org	2097204
  1998  200034  0FFF               	dw	4095
  1999                           
  2000                           ;Config register IDLOC27 @ 0x200036
  2001                           ;	unspecified, using default values
  2002  200036                     	org	2097206
  2003  200036  0FFF               	dw	4095
  2004                           
  2005                           ;Config register IDLOC28 @ 0x200038
  2006                           ;	unspecified, using default values
  2007  200038                     	org	2097208
  2008  200038  0FFF               	dw	4095
  2009                           
  2010                           ;Config register IDLOC29 @ 0x20003A
  2011                           ;	unspecified, using default values
  2012  20003A                     	org	2097210
  2013  20003A  0FFF               	dw	4095
  2014                           
  2015                           ;Config register IDLOC30 @ 0x20003C
  2016                           ;	unspecified, using default values
  2017  20003C                     	org	2097212
  2018  20003C  0FFF               	dw	4095
  2019                           
  2020                           ;Config register IDLOC31 @ 0x20003E
  2021                           ;	unspecified, using default values
  2022  20003E                     	org	2097214
  2023  20003E  0FFF               	dw	4095
  2024                           
  2025                           	psect	config
  2026                           
  2027                           ;Config register CONFIG1 @ 0x300000
  2028                           ;	External Oscillator Selection
  2029                           ;	FEXTOSC = OFF, Oscillator not enabled
  2030                           ;	Reset Oscillator Selection
  2031                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  2032  300000                     	org	3145728
  2033  300000  8C                 	db	140
  2034                           
  2035                           ;Config register CONFIG2 @ 0x300001
  2036                           ;	Clock out Enable bit
  2037                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  2038                           ;	PRLOCKED One-Way Set Enable bit
  2039                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
  2040                           ;	Clock Switch Enable bit
  2041                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  2042                           ;	Fail-Safe Clock Monitor Enable bit
  2043                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
  2044                           ;	Fail-Safe Clock Monitor - Primary XTAL Enable bit
  2045                           ;	FCMENP = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on EXTOSC failure.
  2046                           ;	Fail-Safe Clock Monitor - Secondary XTAL Enable bit
  2047                           ;	FCMENS = ON, Fail-Safe Clock Monitor enabled; timer will flag FSCMP bit and OSFIF inte
      +                          rrupt on SOSC failure.
  2048  300001                     	org	3145729
  2049  300001  FF                 	db	255
  2050                           
  2051                           ;Config register CONFIG3 @ 0x300002
  2052                           ;	MCLR Enable bit
  2053                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  2054                           ;	Power-up timer selection bits
  2055                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  2056                           ;	Multi-vector enable bit
  2057                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  2058                           ;	IVTLOCK bit One-way set enable bit
  2059                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
  2060                           ;	Low Power BOR Enable bit
  2061                           ;	LPBOREN = OFF, Low-Power BOR disabled
  2062                           ;	Brown-out Reset Enable bits
  2063                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  2064  300002                     	org	3145730
  2065  300002  FF                 	db	255
  2066                           
  2067                           ;Config register CONFIG4 @ 0x300003
  2068                           ;	Brown-out Reset Voltage Selection bits
  2069                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  2070                           ;	ZCD Disable bit
  2071                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  2072                           ;	PPSLOCK bit One-Way Set Enable bit
  2073                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
  2074                           ;	Stack Full/Underflow Reset Enable bit
  2075                           ;	STVREN = ON, Stack full/underflow will cause Reset
  2076                           ;	Low Voltage Programming Enable bit
  2077                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
  2078                           ;	Extended Instruction Set Enable bit
  2079                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  2080  300003                     	org	3145731
  2081  300003  FF                 	db	255
  2082                           
  2083                           ;Config register CONFIG5 @ 0x300004
  2084                           ;	WDT Period selection bits
  2085                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  2086                           ;	WDT operating mode
  2087                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  2088  300004                     	org	3145732
  2089  300004  9F                 	db	159
  2090                           
  2091                           ;Config register CONFIG6 @ 0x300005
  2092                           ;	WDT Window Select bits
  2093                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  2094                           ;	WDT input clock selector
  2095                           ;	WDTCCS = SC, Software Control
  2096  300005                     	org	3145733
  2097  300005  FF                 	db	255
  2098                           
  2099                           ;Config register CONFIG7 @ 0x300006
  2100                           ;	Boot Block Size selection bits
  2101                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  2102                           ;	Boot Block enable bit
  2103                           ;	BBEN = OFF, Boot block disabled
  2104                           ;	Storage Area Flash enable bit
  2105                           ;	SAFEN = OFF, SAF disabled
  2106                           ;	Background Debugger
  2107                           ;	DEBUG = OFF, Background Debugger disabled
  2108  300006                     	org	3145734
  2109  300006  FF                 	db	255
  2110                           
  2111                           ;Config register CONFIG8 @ 0x300007
  2112                           ;	Boot Block Write Protection bit
  2113                           ;	WRTB = OFF, Boot Block not Write protected
  2114                           ;	Configuration Register Write Protection bit
  2115                           ;	WRTC = OFF, Configuration registers not Write protected
  2116                           ;	Data EEPROM Write Protection bit
  2117                           ;	WRTD = OFF, Data EEPROM not Write protected
  2118                           ;	SAF Write protection bit
  2119                           ;	WRTSAF = OFF, SAF not Write Protected
  2120                           ;	Application Block write protection bit
  2121                           ;	WRTAPP = OFF, Application Block not write protected
  2122  300007                     	org	3145735
  2123  300007  FF                 	db	255
  2124                           
  2125                           ;Config register CONFIG9 @ 0x300008
  2126                           ;	PFM and Data EEPROM Code Protection bit
  2127                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  2128  300008                     	org	3145736
  2129  300008  FF                 	db	255
  2130                           
  2131                           ; Padding undefined space
  2132  300009                     	org	3145737
  2133  300009  FF                 	db	255
  2134                           tosu	equ	0x4FF
  2135                           tosh	equ	0x4FE
  2136                           tosl	equ	0x4FD
  2137                           stkptr	equ	0x4FC
  2138                           pclatu	equ	0x4FB
  2139                           pclath	equ	0x4FA
  2140                           pcl	equ	0x4F9
  2141                           tblptru	equ	0x4F8
  2142                           tblptrh	equ	0x4F7
  2143                           tblptrl	equ	0x4F6
  2144                           tablat	equ	0x4F5
  2145                           prodh	equ	0x4F4
  2146                           prodl	equ	0x4F3
  2147                           indf0	equ	0x4EF
  2148                           postinc0	equ	0x4EE
  2149                           postdec0	equ	0x4ED
  2150                           preinc0	equ	0x4EC
  2151                           plusw0	equ	0x4EB
  2152                           fsr0h	equ	0x4EA
  2153                           fsr0l	equ	0x4E9
  2154                           wreg	equ	0x4E8
  2155                           indf1	equ	0x4E7
  2156                           postinc1	equ	0x4E6
  2157                           postdec1	equ	0x4E5
  2158                           preinc1	equ	0x4E4
  2159                           plusw1	equ	0x4E3
  2160                           fsr1h	equ	0x4E2
  2161                           fsr1l	equ	0x4E1
  2162                           bsr	equ	0x4E0
  2163                           indf2	equ	0x4DF
  2164                           postinc2	equ	0x4DE
  2165                           postdec2	equ	0x4DD
  2166                           preinc2	equ	0x4DC
  2167                           plusw2	equ	0x4DB
  2168                           fsr2h	equ	0x4DA
  2169                           fsr2l	equ	0x4D9
  2170                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         169
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     12      53
    BANK5           160      0     128
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0

Pointer List with Targets:

    I2C1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), 

    ADCC_ADI_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> ADCC_DefaultInterruptHandler(), Absolute function(), 

    TMR1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultInterruptHandler(), Absolute function(), 

    TMR0_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultInterruptHandler(), Absolute function(), 

    I2C1_SlaveBusColInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefBusColInterruptHandler(), 

    I2C1_SlaveWrColInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefWrColInterruptHandler(), 

    I2C1_SlaveAddrInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefAddrInterruptHandler(), 

    I2C1_SlaveWrInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefWrInterruptHandler(), 

    I2C1_SlaveRdInterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), I2C1_SlaveDefRdInterruptHandler(), 

    UART1_ErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultErrorHandler(), 

    UART1_OverrunErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultOverrunErrorHandler(), 

    UART1_FramingErrorHandler	PTR FTN()void  size(2) Largest target is 1
		 -> Absolute function(), UART1_DefaultFramingErrorHandler(), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _TMR0_ISR in COMRAM

    None.

Critical Paths under _TMR1_ISR in COMRAM

    _TMR1_ISR->_TMR1_WriteTimer

Critical Paths under _I2C1_ISR in COMRAM

    None.

Critical Paths under _Default_ISR in COMRAM

    None.

Critical Paths under _ADCC_ISR in COMRAM

    _ADCC_ISR->_ADCC_DefaultInterruptHandler

Critical Paths under _main in BANK5

    None.

Critical Paths under _TMR0_ISR in BANK5

    None.

Critical Paths under _TMR1_ISR in BANK5

    None.

Critical Paths under _I2C1_ISR in BANK5

    None.

Critical Paths under _Default_ISR in BANK5

    None.

Critical Paths under _ADCC_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _TMR0_ISR in BANK6

    None.

Critical Paths under _TMR1_ISR in BANK6

    None.

Critical Paths under _I2C1_ISR in BANK6

    None.

Critical Paths under _Default_ISR in BANK6

    None.

Critical Paths under _ADCC_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _TMR0_ISR in BANK7

    None.

Critical Paths under _TMR1_ISR in BANK7

    None.

Critical Paths under _I2C1_ISR in BANK7

    None.

Critical Paths under _Default_ISR in BANK7

    None.

Critical Paths under _ADCC_ISR in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _TMR0_ISR in BANK8

    None.

Critical Paths under _TMR1_ISR in BANK8

    None.

Critical Paths under _I2C1_ISR in BANK8

    None.

Critical Paths under _Default_ISR in BANK8

    None.

Critical Paths under _ADCC_ISR in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _TMR0_ISR in BANK9

    None.

Critical Paths under _TMR1_ISR in BANK9

    None.

Critical Paths under _I2C1_ISR in BANK9

    None.

Critical Paths under _Default_ISR in BANK9

    None.

Critical Paths under _ADCC_ISR in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _TMR0_ISR in BANK10

    None.

Critical Paths under _TMR1_ISR in BANK10

    None.

Critical Paths under _I2C1_ISR in BANK10

    None.

Critical Paths under _Default_ISR in BANK10

    None.

Critical Paths under _ADCC_ISR in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _TMR0_ISR in BANK11

    None.

Critical Paths under _TMR1_ISR in BANK11

    None.

Critical Paths under _I2C1_ISR in BANK11

    None.

Critical Paths under _Default_ISR in BANK11

    None.

Critical Paths under _ADCC_ISR in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _TMR0_ISR in BANK12

    None.

Critical Paths under _TMR1_ISR in BANK12

    None.

Critical Paths under _I2C1_ISR in BANK12

    None.

Critical Paths under _Default_ISR in BANK12

    None.

Critical Paths under _ADCC_ISR in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _TMR0_ISR in BANK13

    None.

Critical Paths under _TMR1_ISR in BANK13

    None.

Critical Paths under _I2C1_ISR in BANK13

    None.

Critical Paths under _Default_ISR in BANK13

    None.

Critical Paths under _ADCC_ISR in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _TMR0_ISR in BANK14

    None.

Critical Paths under _TMR1_ISR in BANK14

    None.

Critical Paths under _I2C1_ISR in BANK14

    None.

Critical Paths under _Default_ISR in BANK14

    None.

Critical Paths under _ADCC_ISR in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _TMR0_ISR in BANK15

    None.

Critical Paths under _TMR1_ISR in BANK15

    None.

Critical Paths under _I2C1_ISR in BANK15

    None.

Critical Paths under _Default_ISR in BANK15

    None.

Critical Paths under _ADCC_ISR in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _TMR0_ISR in BANK16

    None.

Critical Paths under _TMR1_ISR in BANK16

    None.

Critical Paths under _I2C1_ISR in BANK16

    None.

Critical Paths under _Default_ISR in BANK16

    None.

Critical Paths under _ADCC_ISR in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _TMR0_ISR in BANK17

    None.

Critical Paths under _TMR1_ISR in BANK17

    None.

Critical Paths under _I2C1_ISR in BANK17

    None.

Critical Paths under _Default_ISR in BANK17

    None.

Critical Paths under _ADCC_ISR in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _TMR0_ISR in BANK18

    None.

Critical Paths under _TMR1_ISR in BANK18

    None.

Critical Paths under _I2C1_ISR in BANK18

    None.

Critical Paths under _Default_ISR in BANK18

    None.

Critical Paths under _ADCC_ISR in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _TMR0_ISR in BANK19

    None.

Critical Paths under _TMR1_ISR in BANK19

    None.

Critical Paths under _I2C1_ISR in BANK19

    None.

Critical Paths under _Default_ISR in BANK19

    None.

Critical Paths under _ADCC_ISR in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _TMR0_ISR in BANK20

    None.

Critical Paths under _TMR1_ISR in BANK20

    None.

Critical Paths under _I2C1_ISR in BANK20

    None.

Critical Paths under _Default_ISR in BANK20

    None.

Critical Paths under _ADCC_ISR in BANK20

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                  _SYSTEM_Initialize
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0       0
              _OSCILLATOR_Initialize
             _PIN_MANAGER_Initialize
                     _PMD_Initialize
 ---------------------------------------------------------------------------------
 (2) _PMD_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _OSCILLATOR_Initialize                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _TMR0_ISR                                             3     3      0       0
                                              4 COMRAM     3     3      0
                   Absolute function *
       _TMR0_DefaultInterruptHandler *
 ---------------------------------------------------------------------------------
 (4) _TMR0_DefaultInterruptHandler                         0     0      0       0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _TMR1_ISR                                             3     3      0     240
                                              9 COMRAM     3     3      0
                   Absolute function *
       _TMR1_DefaultInterruptHandler *
                    _TMR1_WriteTimer
 ---------------------------------------------------------------------------------
 (4) _TMR1_WriteTimer                                      2     0      2     240
                                              7 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (4) _TMR1_DefaultInterruptHandler                         1     1      0       0
                                              7 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _I2C1_ISR                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _Default_ISR                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (5) _ADCC_ISR                                             2     2      0       0
                                              2 COMRAM     2     2      0
                   Absolute function *
       _ADCC_DefaultInterruptHandler *
 ---------------------------------------------------------------------------------
 (6) _ADCC_DefaultInterruptHandler                         2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 (6) Absolute function(Fake)                               0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _OSCILLATOR_Initialize
     _PIN_MANAGER_Initialize
     _PMD_Initialize

 _TMR0_ISR (ROOT)
   Absolute function(Fake) *
   _TMR0_DefaultInterruptHandler *

 _TMR1_ISR (ROOT)
   Absolute function(Fake) *
   _TMR1_DefaultInterruptHandler *
   _TMR1_WriteTimer *

 _I2C1_ISR (ROOT)

 _Default_ISR (ROOT)

 _ADCC_ISR (ROOT)
   Absolute function(Fake) *
   _ADCC_DefaultInterruptHandler *

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             FFF      0       0      37        0.0%
EEDATA             200      0       0       0        0.0%
BITBIGSFRllllll    14F      0       0      69        0.0%
BITBIGSFR_1        100      0       0      36        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0      80       5       80.0%
BITBIGSFRllllhh     6A      0       0      55        0.0%
BITBIGSFRllllll     63      0       0      74        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      C      35       1       55.8%
BITBIGSFRllllhh     5E      0       0      59        0.0%
BITBIGSFRlllllh     58      0       0      66        0.0%
BITBIGSFRllllhh     4C      0       0      58        0.0%
BITBIGSFRlhllhh     49      0       0      48        0.0%
BITBIGSFRlhlll      44      0       0      50        0.0%
BITBIGSFRllllll     38      0       0      72        0.0%
BITBIGSFRhhhl       1B      0       0      39        0.0%
BITBIGSFRllllhh     17      0       0      65        0.0%
BITBIGSFRllllll     10      0       0      68        0.0%
BITBIGSFRhhhh        D      0       0      38        0.0%
BITBIGSFRhhlh        7      0       0      40        0.0%
BITBIGSFRllllll      7      0       0      73        0.0%
BITBIGSFRlhh         6      0       0      43        0.0%
BITBIGSFRllllhh      5      0       0      53        0.0%
BITBIGSFRhhll        5      0       0      41        0.0%
BITBIGSFRhl          5      0       0      42        0.0%
BITBIGSFRlhlhl       4      0       0      45        0.0%
BITBIGSFRlhllhh      3      0       0      46        0.0%
BITBIGSFRllllhh      3      0       0      56        0.0%
BITBIGSFRlhllhl      3      0       0      49        0.0%
BITBIGSFRllllhh      3      0       0      62        0.0%
BITBIGSFRlllh        3      0       0      52        0.0%
BITBIGSFRllh         3      0       0      51        0.0%
BITBIGSFRlllllh      2      0       0      67        0.0%
BITBIGSFRlhllhh      1      0       0      47        0.0%
BITBIGSFRlhlhh       1      0       0      44        0.0%
BITBIGSFRllllhh      1      0       0      54        0.0%
BITBIGSFRllllhh      1      0       0      57        0.0%
BITBIGSFRllllhh      1      0       0      63        0.0%
BITBIGSFRllllhh      1      0       0      64        0.0%
BITBIGSFRllllll      1      0       0      70        0.0%
BITBIGSFRllllll      1      0       0      71        0.0%
BITBIGSFRllllhh      1      0       0      60        0.0%
BITBIGSFRllllhh      1      0       0      61        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      B5      75        0.0%
DATA                 0      0      B5       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Sun Sep 25 19:00:04 2022

                                  l57 0204                                   l240 0418  
                                 l234 046E                                   l237 0434  
                                 l922 045A                                   l923 045A  
                                 _GIE 0026B7                       _timer1ReloadVal 0509  
                                 tosl 0004FD                                   wreg 0004E8  
                    __end_of_I2C1_ISR 0198                                  l1601 0198  
                                l2161 0450                                  l1603 01DE  
                                l2163 0454                                  l1605 01E8  
                                l2165 0458                                  l1607 03FE  
                                l1609 041A                                  l1641 0462  
                                _LATA 0004BE                                  _LATB 0004BF  
                                _LATC 0004C0                                  _PMD0 000063  
                                _PMD1 000064                                  _PMD2 000065  
                                _PMD3 000066                                  _PMD4 000067  
                                _PMD5 000068                                  _WPUA 000401  
                                _WPUB 000409                                  _WPUC 000411  
                    __end_of_ADCC_ISR 0358                                  _main 0450  
                                indf2 0004DF                                  fsr2l 0004D9  
                                start 00BA                            _i2c1RdData 0525  
                        ___param_bank 000000                            _i2c1WrData 0526  
        _I2C1_SlaveRdInterruptHandler 0517          _I2C1_SlaveWrInterruptHandler 0515  
      ??_TMR0_DefaultInterruptHandler 052E         __end_of_OSCILLATOR_Initialize 0436  
                               _ADACT 0003F9                                 _ADCAP 0003F0  
                               ?_main 052A                                 _ADCLK 0003FA  
                               _ADCNT 0003E6                                 _ADPCH 0003EC  
                               _ADREF 0003F8                                 _ADRPT 0003E7  
                               _T1CLK 000317                                 _T1CON 000314  
                               _U1P1H 0002A6                                 _U1P2H 0002A8  
                               _U1P3H 0002AA                                 _U1P1L 0002A5  
                               _U1P2L 0002A7                                 _U1P3L 0002A9  
                               _U1UIR 0002B1                                 _U1RXB 0002A1  
                               _U1TXB 0002A3                                 i1l620 044E  
                               i1l613 0254                                 i2l520 0142  
                               i1l673 03FC                                 i2l515 00E2  
                               i2l525 0196                                 i2l517 0122  
                               i1l694 030E                                 i2l519 0186  
                               i1l688 02B4                                 i2l565 0470  
                               i2l880 039E                                 i2l874 034A  
                               _OSCEN 0000B3                                 _TMR0H 000319  
                               _TMR1H 000313                                 _TMR0L 000318  
                               _TMR1L 000312                                 _TRISA 0004C6  
                               _TRISB 0004C7                                 _TRISC 0004C8  
                         _Default_ISR 0470                      __end_of_TMR0_ISR 0268  
                    __end_of_TMR1_ISR 02C8                        _i2c1SlaveState 0523  
                               pclath 0004FA                                 pclatu 0004FB  
                               status 0004D8      _UART1_DefaultFramingErrorHandler 000000  
                     _TMR1_WriteTimer 03D0                       __initialization 03A0  
                        __end_of_main 0462                 _I2C1_InterruptHandler 0519  
                         _Jaccess_reg 0521                                ??_main 0536  
                       __activetblptr 000002                                _ADACCH 0003E4  
                              _ADACCL 0003E3                                _ADACCU 0003E5  
                              _ADACQH 0003EF                                _ADACQL 0003EE  
                              _ADCON0 0003F3                                _ADCON1 0003F4  
                              _ADCON2 0003F5                                _ADCON3 0003F6  
                              _ADERRH 0003DE                                _CM1NCH 000072  
                              _ADERRL 0003DD                                _CM1PCH 000073  
                              _ACTCON 0000AC                                _ADLTHH 0003DA  
                              _ADLTHL 0003D9                                _ADRESH 0003EB  
                              _ADRESL 0003EA                                _ADPREH 0003F2  
                              _ADPREL 0003F1                                _ADSTAT 0003F7  
                              _ADUTHH 0003DC                                _ADUTHL 0003DB  
                              _ANSELA 000400                                _ANSELB 000408  
                              _ANSELC 000410                                _T0CON0 00031A  
                              _T0CON1 00031B                                _T1GATE 000316  
                              _T1GCON 000315                                _U1CON0 0002AB  
                              _U1CON1 0002AC                                _U1CON2 0002AD  
                              _U1BRGH 0002AF                                _U1FIFO 0002B0  
                              _U1BRGL 0002AE                                _RA2PPS 000203  
                              _RC3PPS 000214               TMR1_WriteTimer@timerVal 0531  
                              i1l2201 03E2                                i1l2211 02C8  
                              i1l2203 03E6                                i1l2213 02D4  
                              i1l2205 03EC                                i1l2215 02D6  
                              i1l2207 03F2                                i1l2217 02F2  
                              i1l2209 03F6                                _ODCONA 000402  
                              _ODCONB 00040A                                i1l2251 029A  
                              _RC6PPS 000217                                _ODCONC 000412  
                              i1l2245 027A                                i1l2247 027C  
                              i1l2249 0288                                i1l2197 03D0  
                              i1l1645 0436                                i1l2199 03E0  
                              i1l1647 043A                                i1l1649 044A  
                              i2l2123 031C                                i1l1971 0228  
                              i2l2125 031E                                i1l1973 023A  
                              i1l1965 021A                                i2l2127 0330  
                              i1l1967 021C                                i1l1969 0222  
                              i2l1901 018C                                i2l1903 018E  
                              i2l1673 0358                                i2l1905 0190  
                              i2l1675 0390                                i2l1871 00C0  
                              i2l1881 010E                                i2l1873 00D2  
                              i2l1891 0166                                i2l1883 0130  
                              i2l1875 00D6                                i2l1893 016E  
                              i2l1877 00F0                                i2l1895 0180  
                              i2l1887 0150                                i2l1879 0100  
                              i2l1889 0156                                i2l1897 0186  
                              _INLVLA 000404                                _INLVLB 00040C  
                              i2l1899 018A                                _INLVLC 000414  
                              _OSCFRQ 0000B1                                i1u9_20 044A  
                              i1u9_21 0446                         _ADPCHSelector 0529  
__end_of_TMR1_DefaultInterruptHandler 0310          _TMR1_DefaultInterruptHandler 02C8  
                           ?_I2C1_ISR 052A                                _millis 0501  
                              clear_0 03A6                                clear_1 03B2  
                              isa$std 000001                             ?_ADCC_ISR 052A  
                      _PMD_Initialize 03FE                                tblptru 0004F8  
           _UART1_DefaultErrorHandler 000000               __end_of_TMR1_WriteTimer 03FE  
                   _SYSTEM_Initialize 0462                            __accesstop 0560  
             __end_of__initialization 03C6                    ?_SYSTEM_Initialize 052A  
                       ___rparam_used 000001                        __pcstackCOMRAM 052A  
                 ??_SYSTEM_Initialize 0536                             ?_TMR0_ISR 052A  
                           ?_TMR1_ISR 052A       fp__TMR1_DefaultInterruptHandler 0000  
       ?_TMR1_DefaultInterruptHandler 052A                        ivt0x8_undefint 00B8  
                          ??_I2C1_ISR 052A                __end_of_PMD_Initialize 041A  
                          ??_ADCC_ISR 052C             _UART1_FramingErrorHandler 051F  
           __end_of_SYSTEM_Initialize 0470                            __pbssBANK5 0560  
                             IVTBASEH 00045E                               IVTBASEL 00045D  
                             IVTBASEU 00045F                               _I2C1PIR 00029A  
                             _I2C1RXB 00028A                            ??_TMR0_ISR 052E  
                             _I2C1TXB 00028B                            ??_TMR1_ISR 0533  
                             _CM1CON0 000070                               _CM1CON1 000071  
                             _ADFLTRH 0003E2                               _ADFLTRL 0003E1  
                             _ADPREVH 0003E9                               _ADPREVL 0003E8  
                             _ADSTPTH 0003E0                               _ADSTPTL 0003DF  
                     ?_PMD_Initialize 052A                               _U1ERRIE 0002B3  
                             _U1ERRIR 0002B2                          ?_Default_ISR 052A  
                             _U1RXPPS 000272                               _OSCCON1 0000AD  
                             _OSCCON3 0000AF                               _IVTLOCK 000459  
                             i1u60_20 029A                               i1u60_21 0296  
                             i1u61_28 02A0                               i1u38_20 023A  
                             i1u61_29 02B4                               i1u38_21 0236  
                             i2u30_40 00F0                               i2u30_41 00EC  
                             i2u31_40 0100                               i2u31_41 00FC  
                             i1u39_28 0240                               i1u39_29 0254  
                             i2u32_40 010E                               i2u32_41 010A  
                             i1u57_20 03E0                               i1u57_21 03DC  
                             i2u33_40 0130                               i2u33_41 012C  
                             i1u58_20 02E8                               i1u58_21 02E0  
                             i2u34_40 013E                               i2u34_41 013A  
                             i1u59_20 0304                               i1u58_28 02EA  
                             i1u59_21 02FC                               i2u43_40 0330  
                             i2u35_40 0150                               i2u43_41 032C  
                             i2u35_41 014C                               i1u59_28 0306  
                             i2u36_40 0166                               i2u36_41 0162  
                             i2u44_48 0336                               i2u29_40 00D2  
                             i2u44_49 034A                               i2u29_41 00CE  
                             _OSCTUNE 0000B0                               _SLRCONA 000403  
                             _SLRCONB 00040B                               _SLRCONC 000413  
                    ?_TMR1_WriteTimer 0531                               __Hparam 0000  
                             __Lparam 0000                               __pcinit 03A0  
                             __ramtop 1500                               __ptext0 0450  
                             __ptext1 0462                               __ptext2 03FE  
                             __ptext3 0198                               __ptext4 041A  
                             __ptext5 0208                               __ptext6 0436  
                             __ptext7 0268                               __ptext8 03D0  
                             __ptext9 02C8        ??_TMR1_DefaultInterruptHandler 0531  
      _I2C1_SlaveAddrInterruptHandler 0513                             _T1CONbits 000314  
               _OSCILLATOR_Initialize 041A                           _I2C1ERRbits 000297  
            ??_PIN_MANAGER_Initialize 0536                           _I2C1PIEbits 00029B  
                         _I2C1PIRbits 00029A                  end_of_initialization 03C6  
                       __Lmediumconst 0000       _I2C1_SlaveWrColInterruptHandler 050F  
                             postinc0 0004EE                             _PORTAbits 0004CE  
                         _CM1CON0bits 000070                  _timer0ReloadVal16bit 050D  
      ??_ADCC_DefaultInterruptHandler 052A                         _i2c1SlaveAddr 0524  
              ?_OSCILLATOR_Initialize 052A                   start_initialization 03A0  
                          ivt0x8_base 0008                      ??_PMD_Initialize 0536  
     _I2C1_SlaveDefRdInterruptHandler 000000       _I2C1_SlaveDefWrInterruptHandler 000000  
                         __pbssCOMRAM 0501                    _UART1_ErrorHandler 051B  
               _TMR0_InterruptHandler 050B                _PIN_MANAGER_Initialize 0198  
                            _I2C1ADB0 00028E                              _I2C1ADR0 000290  
                            _I2C1ADR1 000291                              _I2C1ADR2 000292  
                            _I2C1ADR3 000293                              _I2C1BAUD 00029D  
                            _I2C1CON0 000294                              _I2C1CON1 000295  
                            _I2C1CON2 000296                              _I2C1CNTH 00028D  
                            _I2C1CNTL 00028C                              _I2C1_ISR 00C0  
                    _uart1RxLastError 0527                              _ADCC_ISR 0310  
    _UART1_DefaultOverrunErrorHandler 000000                           _CPUDOZEbits 0004F2  
                         _U1ERRIRbits 0002B2                            _I2C1SDAPPS 000270  
                          _I2C1SCLPPS 000271                              _LATBbits 0004BF  
                            _IPR1bits 000368                              _PIE1bits 0004A9  
                            _IPR3bits 00036A                              _PIE3bits 0004AB  
                            _IPR7bits 00036E                              _PIE7bits 0004AF  
                            _IVTBASEH 00045E                              _IVTBASEL 00045D  
                            _IVTBASEU 00045F                         _I2C1STAT0bits 000298  
                       _I2C1STAT1bits 000299                              _PIR1bits 0004B4  
                            _PIR3bits 0004B6                              _PIR4bits 0004B7  
                            _TMR0_ISR 0208                              _TMR1_ISR 0268  
                          _ADCON0bits 0003F3                            _ADCON1bits 0003F4  
                          _ADCON2bits 0003F5                            _ADCON3bits 0003F6  
    _I2C1_SlaveBusColInterruptHandler 0511                           _INTCON0bits 0004D6  
  _I2C1_SlaveDefWrColInterruptHandler 000000     _I2C1_SlaveDefAddrInterruptHandler 000000  
                          _ADSTATbits 0003F7                              __Hrparam 0000  
                            __Lrparam 0000               ??_OSCILLATOR_Initialize 0536  
 _I2C1_SlaveDefBusColInterruptHandler 000000                 _TMR1_InterruptHandler 0507  
                          _T0CON0bits 00031A                          _I2C1CON0bits 000294  
                        _I2C1CON1bits 000295                              __pivt0x8 0008  
                            __ptext10 00C0                              __ptext11 0470  
                            __ptext12 0310                              __ptext13 0358  
                          _T1GCONbits 000315                              __ptext14 0000  
                          _U1CON0bits 0002AB  __end_of_TMR0_DefaultInterruptHandler 0450  
        _TMR0_DefaultInterruptHandler 0436                           _IVTLOCKbits 000459  
           _UART1_OverrunErrorHandler 051D             _ADCC_ADI_InterruptHandler 0505  
                            isa$xinst 000000                     ??_TMR1_WriteTimer 0533  
                       ??_Default_ISR 052A  __end_of_ADCC_DefaultInterruptHandler 03A0  
        _ADCC_DefaultInterruptHandler 0358                              intlevel1 0000  
                            intlevel2 0000               ?_PIN_MANAGER_Initialize 052A  
     fp__TMR0_DefaultInterruptHandler 0000         ?_TMR0_DefaultInterruptHandler 052A  
                         _uartTimeout 0528                        _Ji2c_registers 0560  
                 __end_of_Default_ISR 0472        __end_of_PIN_MANAGER_Initialize 0206  
     fp__ADCC_DefaultInterruptHandler 0000         ?_ADCC_DefaultInterruptHandler 052A  
                          _Ji2c_state 0522  
