
json_serializer_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002810  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  0800291c  0800291c  0000391c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b68  08002b68  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002b68  08002b68  00003b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b70  08002b70  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b70  08002b70  00003b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b74  08002b74  00003b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002b78  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  08002bd4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08002bd4  00004210  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c66  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014ec  00000000  00000000  0000aceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  0000c1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004c7  00000000  00000000  0000c828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017961  00000000  00000000  0000ccef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007edc  00000000  00000000  00024650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008247b  00000000  00000000  0002c52c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ae9a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e50  00000000  00000000  000ae9ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000b083c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002904 	.word	0x08002904

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002904 	.word	0x08002904

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <create_sample_data>:
/* ============================
 * Sample Data Initialization
 * ============================ */

static void create_sample_data(gateway_data_t *data)
{
 80004d4:	b5b0      	push	{r4, r5, r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
    memset(data, 0, sizeof(gateway_data_t));
 80004dc:	f240 4274 	movw	r2, #1140	@ 0x474
 80004e0:	2100      	movs	r1, #0
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f001 fd80 	bl	8001fe8 <memset>

    /* Gateway metadata */
    strcpy(data->gateway_id, "gateway_1234");
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a3f      	ldr	r2, [pc, #252]	@ (80005e8 <create_sample_data+0x114>)
 80004ec:	461c      	mov	r4, r3
 80004ee:	4613      	mov	r3, r2
 80004f0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80004f2:	6020      	str	r0, [r4, #0]
 80004f4:	6061      	str	r1, [r4, #4]
 80004f6:	60a2      	str	r2, [r4, #8]
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	7323      	strb	r3, [r4, #12]
    strcpy(data->date, "1970-01-01");
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	3320      	adds	r3, #32
 8000500:	493a      	ldr	r1, [pc, #232]	@ (80005ec <create_sample_data+0x118>)
 8000502:	461a      	mov	r2, r3
 8000504:	460b      	mov	r3, r1
 8000506:	cb03      	ldmia	r3!, {r0, r1}
 8000508:	6010      	str	r0, [r2, #0]
 800050a:	6051      	str	r1, [r2, #4]
 800050c:	8819      	ldrh	r1, [r3, #0]
 800050e:	789b      	ldrb	r3, [r3, #2]
 8000510:	8111      	strh	r1, [r2, #8]
 8000512:	7293      	strb	r3, [r2, #10]
    strcpy(data->device_type, "stromleser");
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	332b      	adds	r3, #43	@ 0x2b
 8000518:	4935      	ldr	r1, [pc, #212]	@ (80005f0 <create_sample_data+0x11c>)
 800051a:	461a      	mov	r2, r3
 800051c:	460b      	mov	r3, r1
 800051e:	cb03      	ldmia	r3!, {r0, r1}
 8000520:	6010      	str	r0, [r2, #0]
 8000522:	6051      	str	r1, [r2, #4]
 8000524:	8819      	ldrh	r1, [r3, #0]
 8000526:	789b      	ldrb	r3, [r3, #2]
 8000528:	8111      	strh	r1, [r2, #8]
 800052a:	7293      	strb	r3, [r2, #10]

    data->interval_minutes = 15;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	220f      	movs	r2, #15
 8000530:	879a      	strh	r2, [r3, #60]	@ 0x3c
    data->total_readings   = 1;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2201      	movs	r2, #1
 8000536:	87da      	strh	r2, [r3, #62]	@ 0x3e

    /* Values */
    data->values.device_count = 1;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2201      	movs	r2, #1
 800053c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    device_reading_t *dev = &data->values.readings[0];
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	3344      	adds	r3, #68	@ 0x44
 8000544:	60fb      	str	r3, [r7, #12]
    strcpy(dev->media, "water");
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	4a2a      	ldr	r2, [pc, #168]	@ (80005f4 <create_sample_data+0x120>)
 800054a:	6810      	ldr	r0, [r2, #0]
 800054c:	6018      	str	r0, [r3, #0]
 800054e:	8892      	ldrh	r2, [r2, #4]
 8000550:	809a      	strh	r2, [r3, #4]
    strcpy(dev->meter, "waterstarm");
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	3310      	adds	r3, #16
 8000556:	4928      	ldr	r1, [pc, #160]	@ (80005f8 <create_sample_data+0x124>)
 8000558:	461a      	mov	r2, r3
 800055a:	460b      	mov	r3, r1
 800055c:	cb03      	ldmia	r3!, {r0, r1}
 800055e:	6010      	str	r0, [r2, #0]
 8000560:	6051      	str	r1, [r2, #4]
 8000562:	8819      	ldrh	r1, [r3, #0]
 8000564:	789b      	ldrb	r3, [r3, #2]
 8000566:	8111      	strh	r1, [r2, #8]
 8000568:	7293      	strb	r3, [r2, #10]
    strcpy(dev->device_id, "stromleser_50898527");
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	3320      	adds	r3, #32
 800056e:	4a23      	ldr	r2, [pc, #140]	@ (80005fc <create_sample_data+0x128>)
 8000570:	461d      	mov	r5, r3
 8000572:	4614      	mov	r4, r2
 8000574:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000576:	6028      	str	r0, [r5, #0]
 8000578:	6069      	str	r1, [r5, #4]
 800057a:	60aa      	str	r2, [r5, #8]
 800057c:	60eb      	str	r3, [r5, #12]
 800057e:	6820      	ldr	r0, [r4, #0]
 8000580:	6128      	str	r0, [r5, #16]
    strcpy(dev->unit, "m3");
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	3340      	adds	r3, #64	@ 0x40
 8000586:	4a1e      	ldr	r2, [pc, #120]	@ (8000600 <create_sample_data+0x12c>)
 8000588:	8811      	ldrh	r1, [r2, #0]
 800058a:	7892      	ldrb	r2, [r2, #2]
 800058c:	8019      	strh	r1, [r3, #0]
 800058e:	709a      	strb	r2, [r3, #2]

    dev->data_count = 1;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	2201      	movs	r2, #1
 8000594:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    meter_data_point_t *dp = &dev->data[0];
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	334c      	adds	r3, #76	@ 0x4c
 800059c:	60bb      	str	r3, [r7, #8]
    strcpy(dp->timestamp, "1970-01-01 00:00");
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	4a18      	ldr	r2, [pc, #96]	@ (8000604 <create_sample_data+0x130>)
 80005a2:	461d      	mov	r5, r3
 80005a4:	4614      	mov	r4, r2
 80005a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005a8:	6028      	str	r0, [r5, #0]
 80005aa:	6069      	str	r1, [r5, #4]
 80005ac:	60aa      	str	r2, [r5, #8]
 80005ae:	60eb      	str	r3, [r5, #12]
 80005b0:	7823      	ldrb	r3, [r4, #0]
 80005b2:	742b      	strb	r3, [r5, #16]
    strcpy(dp->meter_datetime, "1970-01-01 00:00");
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	3311      	adds	r3, #17
 80005b8:	4a12      	ldr	r2, [pc, #72]	@ (8000604 <create_sample_data+0x130>)
 80005ba:	461d      	mov	r5, r3
 80005bc:	4614      	mov	r4, r2
 80005be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005c0:	6028      	str	r0, [r5, #0]
 80005c2:	6069      	str	r1, [r5, #4]
 80005c4:	60aa      	str	r2, [r5, #8]
 80005c6:	60eb      	str	r3, [r5, #12]
 80005c8:	7823      	ldrb	r3, [r4, #0]
 80005ca:	742b      	strb	r3, [r5, #16]
    dp->total_m3 = 107.752f;
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000608 <create_sample_data+0x134>)
 80005d0:	625a      	str	r2, [r3, #36]	@ 0x24
    strcpy(dp->status, "OK");
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	3328      	adds	r3, #40	@ 0x28
 80005d6:	4a0d      	ldr	r2, [pc, #52]	@ (800060c <create_sample_data+0x138>)
 80005d8:	8811      	ldrh	r1, [r2, #0]
 80005da:	7892      	ldrb	r2, [r2, #2]
 80005dc:	8019      	strh	r1, [r3, #0]
 80005de:	709a      	strb	r2, [r3, #2]
}
 80005e0:	bf00      	nop
 80005e2:	3710      	adds	r7, #16
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bdb0      	pop	{r4, r5, r7, pc}
 80005e8:	0800291c 	.word	0x0800291c
 80005ec:	0800292c 	.word	0x0800292c
 80005f0:	08002938 	.word	0x08002938
 80005f4:	08002944 	.word	0x08002944
 80005f8:	0800294c 	.word	0x0800294c
 80005fc:	08002958 	.word	0x08002958
 8000600:	0800296c 	.word	0x0800296c
 8000604:	08002970 	.word	0x08002970
 8000608:	42d78106 	.word	0x42d78106
 800060c:	08002984 	.word	0x08002984

08000610 <uart_print>:
/* ============================
 * UART Print Helper
 * ============================ */

static void uart_print(const char *str)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(
        &huart2,
        (uint8_t *)str,
        strlen(str),
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fd97 	bl	800014c <strlen>
 800061e:	4603      	mov	r3, r0
    HAL_UART_Transmit(
 8000620:	b29a      	uxth	r2, r3
 8000622:	f04f 33ff 	mov.w	r3, #4294967295
 8000626:	6879      	ldr	r1, [r7, #4]
 8000628:	4803      	ldr	r0, [pc, #12]	@ (8000638 <uart_print+0x28>)
 800062a:	f001 f943 	bl	80018b4 <HAL_UART_Transmit>
        HAL_MAX_DELAY
    );
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000078 	.word	0x20000078

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	f5ad 6dd8 	sub.w	sp, sp, #1728	@ 0x6c0
 8000642:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 f9e2 	bl	8000a0c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f846 	bl	80006d8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f8aa 	bl	80007a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000650:	f000 f87e 	bl	8000750 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  uart_print("\r\nJSON Serializer Example\r\n");
 8000654:	481c      	ldr	r0, [pc, #112]	@ (80006c8 <main+0x8c>)
 8000656:	f7ff ffdb 	bl	8000610 <uart_print>

  gateway_data_t gateway_data;
  create_sample_data(&gateway_data);
 800065a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff ff38 	bl	80004d4 <create_sample_data>

  char json_buffer[512];
  size_t bytes_written = 0;
 8000664:	f507 63d8 	add.w	r3, r7, #1728	@ 0x6c0
 8000668:	f2a3 637c 	subw	r3, r3, #1660	@ 0x67c
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]

  json_serializer_status_t status = json_serialize(
 8000670:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000674:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000678:	f507 7012 	add.w	r0, r7, #584	@ 0x248
 800067c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000680:	f001 fb26 	bl	8001cd0 <json_serialize>
 8000684:	4603      	mov	r3, r0
 8000686:	f887 36bf 	strb.w	r3, [r7, #1727]	@ 0x6bf
      json_buffer,
      sizeof(json_buffer),
      &bytes_written
  );

  if (status == JSON_SERIALIZER_OK)
 800068a:	f897 36bf 	ldrb.w	r3, [r7, #1727]	@ 0x6bf
 800068e:	2b00      	cmp	r3, #0
 8000690:	d10b      	bne.n	80006aa <main+0x6e>
  {
      uart_print("Serialization successful:\r\n");
 8000692:	480e      	ldr	r0, [pc, #56]	@ (80006cc <main+0x90>)
 8000694:	f7ff ffbc 	bl	8000610 <uart_print>
      uart_print(json_buffer);
 8000698:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff ffb7 	bl	8000610 <uart_print>
      uart_print("\r\n");
 80006a2:	480b      	ldr	r0, [pc, #44]	@ (80006d0 <main+0x94>)
 80006a4:	f7ff ffb4 	bl	8000610 <uart_print>
 80006a8:	e00b      	b.n	80006c2 <main+0x86>
  }
  else
  {
      char err_msg[64];
      snprintf(err_msg, sizeof(err_msg),
 80006aa:	f897 36bf 	ldrb.w	r3, [r7, #1727]	@ 0x6bf
 80006ae:	1d38      	adds	r0, r7, #4
 80006b0:	4a08      	ldr	r2, [pc, #32]	@ (80006d4 <main+0x98>)
 80006b2:	2140      	movs	r1, #64	@ 0x40
 80006b4:	f001 fc26 	bl	8001f04 <sniprintf>
               "Serialization failed, error=%d\r\n", status);
      uart_print(err_msg);
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ffa8 	bl	8000610 <uart_print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	bf00      	nop
 80006c4:	e7fd      	b.n	80006c2 <main+0x86>
 80006c6:	bf00      	nop
 80006c8:	08002988 	.word	0x08002988
 80006cc:	080029a4 	.word	0x080029a4
 80006d0:	080029c0 	.word	0x080029c0
 80006d4:	080029c4 	.word	0x080029c4

080006d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b090      	sub	sp, #64	@ 0x40
 80006dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0318 	add.w	r3, r7, #24
 80006e2:	2228      	movs	r2, #40	@ 0x28
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f001 fc7e 	bl	8001fe8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006fa:	2302      	movs	r3, #2
 80006fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fe:	2301      	movs	r3, #1
 8000700:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000702:	2310      	movs	r3, #16
 8000704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000706:	2300      	movs	r3, #0
 8000708:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070a:	f107 0318 	add.w	r3, r7, #24
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fc70 	bl	8000ff4 <HAL_RCC_OscConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800071a:	f000 f859 	bl	80007d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071e:	230f      	movs	r3, #15
 8000720:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fede 	bl	80014f8 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000742:	f000 f845 	bl	80007d0 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3740      	adds	r7, #64	@ 0x40
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000756:	4a12      	ldr	r2, [pc, #72]	@ (80007a0 <MX_USART2_UART_Init+0x50>)
 8000758:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075a:	4b10      	ldr	r3, [pc, #64]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 800075c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000760:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800076e:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000776:	220c      	movs	r2, #12
 8000778:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077a:	4b08      	ldr	r3, [pc, #32]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	@ (800079c <MX_USART2_UART_Init+0x4c>)
 8000788:	f001 f844 	bl	8001814 <HAL_UART_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000792:	f000 f81d 	bl	80007d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000078 	.word	0x20000078
 80007a0:	40004400 	.word	0x40004400

080007a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <MX_GPIO_Init+0x28>)
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	4a07      	ldr	r2, [pc, #28]	@ (80007cc <MX_GPIO_Init+0x28>)
 80007b0:	f043 0304 	orr.w	r3, r3, #4
 80007b4:	6193      	str	r3, [r2, #24]
 80007b6:	4b05      	ldr	r3, [pc, #20]	@ (80007cc <MX_GPIO_Init+0x28>)
 80007b8:	699b      	ldr	r3, [r3, #24]
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007c2:	bf00      	nop
 80007c4:	370c      	adds	r7, #12
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	40021000 	.word	0x40021000

080007d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d4:	b672      	cpsid	i
}
 80007d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <Error_Handler+0x8>

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007e2:	4b19      	ldr	r3, [pc, #100]	@ (8000848 <HAL_MspInit+0x6c>)
 80007e4:	699b      	ldr	r3, [r3, #24]
 80007e6:	4a18      	ldr	r2, [pc, #96]	@ (8000848 <HAL_MspInit+0x6c>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6193      	str	r3, [r2, #24]
 80007ee:	4b16      	ldr	r3, [pc, #88]	@ (8000848 <HAL_MspInit+0x6c>)
 80007f0:	699b      	ldr	r3, [r3, #24]
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fa:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <HAL_MspInit+0x6c>)
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	4a12      	ldr	r2, [pc, #72]	@ (8000848 <HAL_MspInit+0x6c>)
 8000800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000804:	61d3      	str	r3, [r2, #28]
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <HAL_MspInit+0x6c>)
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	2100      	movs	r1, #0
 8000816:	2005      	movs	r0, #5
 8000818:	f000 fa31 	bl	8000c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800081c:	2005      	movs	r0, #5
 800081e:	f000 fa4a 	bl	8000cb6 <HAL_NVIC_EnableIRQ>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000822:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <HAL_MspInit+0x70>)
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	4a04      	ldr	r2, [pc, #16]	@ (800084c <HAL_MspInit+0x70>)
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40021000 	.word	0x40021000
 800084c:	40010000 	.word	0x40010000

08000850 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 0310 	add.w	r3, r7, #16
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a1b      	ldr	r2, [pc, #108]	@ (80008d8 <HAL_UART_MspInit+0x88>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d12f      	bne.n	80008d0 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000870:	4b1a      	ldr	r3, [pc, #104]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 8000872:	69db      	ldr	r3, [r3, #28]
 8000874:	4a19      	ldr	r2, [pc, #100]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 8000876:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800087a:	61d3      	str	r3, [r2, #28]
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 800087e:	69db      	ldr	r3, [r3, #28]
 8000880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	4a13      	ldr	r2, [pc, #76]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 800088e:	f043 0304 	orr.w	r3, r3, #4
 8000892:	6193      	str	r3, [r2, #24]
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <HAL_UART_MspInit+0x8c>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	f003 0304 	and.w	r3, r3, #4
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008a0:	2304      	movs	r3, #4
 80008a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008a8:	2303      	movs	r3, #3
 80008aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ac:	f107 0310 	add.w	r3, r7, #16
 80008b0:	4619      	mov	r1, r3
 80008b2:	480b      	ldr	r0, [pc, #44]	@ (80008e0 <HAL_UART_MspInit+0x90>)
 80008b4:	f000 fa1a 	bl	8000cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008b8:	2308      	movs	r3, #8
 80008ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c4:	f107 0310 	add.w	r3, r7, #16
 80008c8:	4619      	mov	r1, r3
 80008ca:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <HAL_UART_MspInit+0x90>)
 80008cc:	f000 fa0e 	bl	8000cec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008d0:	bf00      	nop
 80008d2:	3720      	adds	r7, #32
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40004400 	.word	0x40004400
 80008dc:	40021000 	.word	0x40021000
 80008e0:	40010800 	.word	0x40010800

080008e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <NMI_Handler+0x4>

080008ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <MemManage_Handler+0x4>

080008fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <BusFault_Handler+0x4>

08000904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <UsageFault_Handler+0x4>

0800090c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr

08000924 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr

08000930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000934:	f000 f8b0 	bl	8000a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}

0800093c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000950:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <_sbrk+0x5c>)
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <_sbrk+0x60>)
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800095c:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <_sbrk+0x64>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d102      	bne.n	800096a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000964:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <_sbrk+0x64>)
 8000966:	4a12      	ldr	r2, [pc, #72]	@ (80009b0 <_sbrk+0x68>)
 8000968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800096a:	4b10      	ldr	r3, [pc, #64]	@ (80009ac <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	429a      	cmp	r2, r3
 8000976:	d207      	bcs.n	8000988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000978:	f001 fb3e 	bl	8001ff8 <__errno>
 800097c:	4603      	mov	r3, r0
 800097e:	220c      	movs	r2, #12
 8000980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000982:	f04f 33ff 	mov.w	r3, #4294967295
 8000986:	e009      	b.n	800099c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000988:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <_sbrk+0x64>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	4a05      	ldr	r2, [pc, #20]	@ (80009ac <_sbrk+0x64>)
 8000998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800099a:	68fb      	ldr	r3, [r7, #12]
}
 800099c:	4618      	mov	r0, r3
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20005000 	.word	0x20005000
 80009a8:	00000400 	.word	0x00000400
 80009ac:	200000c0 	.word	0x200000c0
 80009b0:	20000210 	.word	0x20000210

080009b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009c0:	f7ff fff8 	bl	80009b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009c4:	480b      	ldr	r0, [pc, #44]	@ (80009f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009c6:	490c      	ldr	r1, [pc, #48]	@ (80009f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009c8:	4a0c      	ldr	r2, [pc, #48]	@ (80009fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009cc:	e002      	b.n	80009d4 <LoopCopyDataInit>

080009ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009d2:	3304      	adds	r3, #4

080009d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d8:	d3f9      	bcc.n	80009ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009da:	4a09      	ldr	r2, [pc, #36]	@ (8000a00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009dc:	4c09      	ldr	r4, [pc, #36]	@ (8000a04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009e0:	e001      	b.n	80009e6 <LoopFillZerobss>

080009e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e4:	3204      	adds	r2, #4

080009e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e8:	d3fb      	bcc.n	80009e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ea:	f001 fb0b 	bl	8002004 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ee:	f7ff fe25 	bl	800063c <main>
  bx lr
 80009f2:	4770      	bx	lr
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009fc:	08002b78 	.word	0x08002b78
  ldr r2, =_sbss
 8000a00:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a04:	20000210 	.word	0x20000210

08000a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC1_2_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a10:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <HAL_Init+0x28>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a07      	ldr	r2, [pc, #28]	@ (8000a34 <HAL_Init+0x28>)
 8000a16:	f043 0310 	orr.w	r3, r3, #16
 8000a1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a1c:	2003      	movs	r0, #3
 8000a1e:	f000 f923 	bl	8000c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a22:	200f      	movs	r0, #15
 8000a24:	f000 f808 	bl	8000a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a28:	f7ff fed8 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40022000 	.word	0x40022000

08000a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <HAL_InitTick+0x54>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <HAL_InitTick+0x58>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 f93b 	bl	8000cd2 <HAL_SYSTICK_Config>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00e      	b.n	8000a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2b0f      	cmp	r3, #15
 8000a6a:	d80a      	bhi.n	8000a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f000 f903 	bl	8000c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a78:	4a06      	ldr	r2, [pc, #24]	@ (8000a94 <HAL_InitTick+0x5c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e000      	b.n	8000a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	20000008 	.word	0x20000008
 8000a94:	20000004 	.word	0x20000004

08000a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <HAL_IncTick+0x1c>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b05      	ldr	r3, [pc, #20]	@ (8000ab8 <HAL_IncTick+0x20>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a03      	ldr	r2, [pc, #12]	@ (8000ab8 <HAL_IncTick+0x20>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	200000c4 	.word	0x200000c4

08000abc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac0:	4b02      	ldr	r3, [pc, #8]	@ (8000acc <HAL_GetTick+0x10>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr
 8000acc:	200000c4 	.word	0x200000c4

08000ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ae6:	68ba      	ldr	r2, [r7, #8]
 8000ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000aec:	4013      	ands	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b02:	4a04      	ldr	r2, [pc, #16]	@ (8000b14 <__NVIC_SetPriorityGrouping+0x44>)
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	60d3      	str	r3, [r2, #12]
}
 8000b08:	bf00      	nop
 8000b0a:	3714      	adds	r7, #20
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bc80      	pop	{r7}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b1c:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <__NVIC_GetPriorityGrouping+0x18>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	0a1b      	lsrs	r3, r3, #8
 8000b22:	f003 0307 	and.w	r3, r3, #7
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	db0b      	blt.n	8000b5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	f003 021f 	and.w	r2, r3, #31
 8000b4c:	4906      	ldr	r1, [pc, #24]	@ (8000b68 <__NVIC_EnableIRQ+0x34>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	095b      	lsrs	r3, r3, #5
 8000b54:	2001      	movs	r0, #1
 8000b56:	fa00 f202 	lsl.w	r2, r0, r2
 8000b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b5e:	bf00      	nop
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr
 8000b68:	e000e100 	.word	0xe000e100

08000b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	6039      	str	r1, [r7, #0]
 8000b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	db0a      	blt.n	8000b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	490c      	ldr	r1, [pc, #48]	@ (8000bb8 <__NVIC_SetPriority+0x4c>)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	0112      	lsls	r2, r2, #4
 8000b8c:	b2d2      	uxtb	r2, r2
 8000b8e:	440b      	add	r3, r1
 8000b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b94:	e00a      	b.n	8000bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	4908      	ldr	r1, [pc, #32]	@ (8000bbc <__NVIC_SetPriority+0x50>)
 8000b9c:	79fb      	ldrb	r3, [r7, #7]
 8000b9e:	f003 030f 	and.w	r3, r3, #15
 8000ba2:	3b04      	subs	r3, #4
 8000ba4:	0112      	lsls	r2, r2, #4
 8000ba6:	b2d2      	uxtb	r2, r2
 8000ba8:	440b      	add	r3, r1
 8000baa:	761a      	strb	r2, [r3, #24]
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000e100 	.word	0xe000e100
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b089      	sub	sp, #36	@ 0x24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	f003 0307 	and.w	r3, r3, #7
 8000bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	f1c3 0307 	rsb	r3, r3, #7
 8000bda:	2b04      	cmp	r3, #4
 8000bdc:	bf28      	it	cs
 8000bde:	2304      	movcs	r3, #4
 8000be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000be2:	69fb      	ldr	r3, [r7, #28]
 8000be4:	3304      	adds	r3, #4
 8000be6:	2b06      	cmp	r3, #6
 8000be8:	d902      	bls.n	8000bf0 <NVIC_EncodePriority+0x30>
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	3b03      	subs	r3, #3
 8000bee:	e000      	b.n	8000bf2 <NVIC_EncodePriority+0x32>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bf8:	69bb      	ldr	r3, [r7, #24]
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	43da      	mvns	r2, r3
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	401a      	ands	r2, r3
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c08:	f04f 31ff 	mov.w	r1, #4294967295
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	43d9      	mvns	r1, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c18:	4313      	orrs	r3, r2
         );
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3724      	adds	r7, #36	@ 0x24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c34:	d301      	bcc.n	8000c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c36:	2301      	movs	r3, #1
 8000c38:	e00f      	b.n	8000c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <SysTick_Config+0x40>)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c42:	210f      	movs	r1, #15
 8000c44:	f04f 30ff 	mov.w	r0, #4294967295
 8000c48:	f7ff ff90 	bl	8000b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c4c:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <SysTick_Config+0x40>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c52:	4b04      	ldr	r3, [pc, #16]	@ (8000c64 <SysTick_Config+0x40>)
 8000c54:	2207      	movs	r2, #7
 8000c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	e000e010 	.word	0xe000e010

08000c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f7ff ff2d 	bl	8000ad0 <__NVIC_SetPriorityGrouping>
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b086      	sub	sp, #24
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4603      	mov	r3, r0
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
 8000c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c90:	f7ff ff42 	bl	8000b18 <__NVIC_GetPriorityGrouping>
 8000c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	68b9      	ldr	r1, [r7, #8]
 8000c9a:	6978      	ldr	r0, [r7, #20]
 8000c9c:	f7ff ff90 	bl	8000bc0 <NVIC_EncodePriority>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff ff5f 	bl	8000b6c <__NVIC_SetPriority>
}
 8000cae:	bf00      	nop
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff ff35 	bl	8000b34 <__NVIC_EnableIRQ>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff ffa2 	bl	8000c24 <SysTick_Config>
 8000ce0:	4603      	mov	r3, r0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b08b      	sub	sp, #44	@ 0x2c
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfe:	e169      	b.n	8000fd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d00:	2201      	movs	r2, #1
 8000d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	69fa      	ldr	r2, [r7, #28]
 8000d10:	4013      	ands	r3, r2
 8000d12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	f040 8158 	bne.w	8000fce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	4a9a      	ldr	r2, [pc, #616]	@ (8000f8c <HAL_GPIO_Init+0x2a0>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d05e      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
 8000d28:	4a98      	ldr	r2, [pc, #608]	@ (8000f8c <HAL_GPIO_Init+0x2a0>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d875      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d2e:	4a98      	ldr	r2, [pc, #608]	@ (8000f90 <HAL_GPIO_Init+0x2a4>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d058      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
 8000d34:	4a96      	ldr	r2, [pc, #600]	@ (8000f90 <HAL_GPIO_Init+0x2a4>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d86f      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d3a:	4a96      	ldr	r2, [pc, #600]	@ (8000f94 <HAL_GPIO_Init+0x2a8>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d052      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
 8000d40:	4a94      	ldr	r2, [pc, #592]	@ (8000f94 <HAL_GPIO_Init+0x2a8>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d869      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d46:	4a94      	ldr	r2, [pc, #592]	@ (8000f98 <HAL_GPIO_Init+0x2ac>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d04c      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
 8000d4c:	4a92      	ldr	r2, [pc, #584]	@ (8000f98 <HAL_GPIO_Init+0x2ac>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d863      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d52:	4a92      	ldr	r2, [pc, #584]	@ (8000f9c <HAL_GPIO_Init+0x2b0>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d046      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
 8000d58:	4a90      	ldr	r2, [pc, #576]	@ (8000f9c <HAL_GPIO_Init+0x2b0>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d85d      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d5e:	2b12      	cmp	r3, #18
 8000d60:	d82a      	bhi.n	8000db8 <HAL_GPIO_Init+0xcc>
 8000d62:	2b12      	cmp	r3, #18
 8000d64:	d859      	bhi.n	8000e1a <HAL_GPIO_Init+0x12e>
 8000d66:	a201      	add	r2, pc, #4	@ (adr r2, 8000d6c <HAL_GPIO_Init+0x80>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000de7 	.word	0x08000de7
 8000d70:	08000dc1 	.word	0x08000dc1
 8000d74:	08000dd3 	.word	0x08000dd3
 8000d78:	08000e15 	.word	0x08000e15
 8000d7c:	08000e1b 	.word	0x08000e1b
 8000d80:	08000e1b 	.word	0x08000e1b
 8000d84:	08000e1b 	.word	0x08000e1b
 8000d88:	08000e1b 	.word	0x08000e1b
 8000d8c:	08000e1b 	.word	0x08000e1b
 8000d90:	08000e1b 	.word	0x08000e1b
 8000d94:	08000e1b 	.word	0x08000e1b
 8000d98:	08000e1b 	.word	0x08000e1b
 8000d9c:	08000e1b 	.word	0x08000e1b
 8000da0:	08000e1b 	.word	0x08000e1b
 8000da4:	08000e1b 	.word	0x08000e1b
 8000da8:	08000e1b 	.word	0x08000e1b
 8000dac:	08000e1b 	.word	0x08000e1b
 8000db0:	08000dc9 	.word	0x08000dc9
 8000db4:	08000ddd 	.word	0x08000ddd
 8000db8:	4a79      	ldr	r2, [pc, #484]	@ (8000fa0 <HAL_GPIO_Init+0x2b4>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d013      	beq.n	8000de6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000dbe:	e02c      	b.n	8000e1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	623b      	str	r3, [r7, #32]
          break;
 8000dc6:	e029      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	623b      	str	r3, [r7, #32]
          break;
 8000dd0:	e024      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	3308      	adds	r3, #8
 8000dd8:	623b      	str	r3, [r7, #32]
          break;
 8000dda:	e01f      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	330c      	adds	r3, #12
 8000de2:	623b      	str	r3, [r7, #32]
          break;
 8000de4:	e01a      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d102      	bne.n	8000df4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dee:	2304      	movs	r3, #4
 8000df0:	623b      	str	r3, [r7, #32]
          break;
 8000df2:	e013      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d105      	bne.n	8000e08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000dfc:	2308      	movs	r3, #8
 8000dfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	69fa      	ldr	r2, [r7, #28]
 8000e04:	611a      	str	r2, [r3, #16]
          break;
 8000e06:	e009      	b.n	8000e1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e08:	2308      	movs	r3, #8
 8000e0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69fa      	ldr	r2, [r7, #28]
 8000e10:	615a      	str	r2, [r3, #20]
          break;
 8000e12:	e003      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e14:	2300      	movs	r3, #0
 8000e16:	623b      	str	r3, [r7, #32]
          break;
 8000e18:	e000      	b.n	8000e1c <HAL_GPIO_Init+0x130>
          break;
 8000e1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	2bff      	cmp	r3, #255	@ 0xff
 8000e20:	d801      	bhi.n	8000e26 <HAL_GPIO_Init+0x13a>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	e001      	b.n	8000e2a <HAL_GPIO_Init+0x13e>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	2bff      	cmp	r3, #255	@ 0xff
 8000e30:	d802      	bhi.n	8000e38 <HAL_GPIO_Init+0x14c>
 8000e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	e002      	b.n	8000e3e <HAL_GPIO_Init+0x152>
 8000e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e3a:	3b08      	subs	r3, #8
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	210f      	movs	r1, #15
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	401a      	ands	r2, r3
 8000e50:	6a39      	ldr	r1, [r7, #32]
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	fa01 f303 	lsl.w	r3, r1, r3
 8000e58:	431a      	orrs	r2, r3
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f000 80b1 	beq.w	8000fce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e6c:	4b4d      	ldr	r3, [pc, #308]	@ (8000fa4 <HAL_GPIO_Init+0x2b8>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4a4c      	ldr	r2, [pc, #304]	@ (8000fa4 <HAL_GPIO_Init+0x2b8>)
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4b4a      	ldr	r3, [pc, #296]	@ (8000fa4 <HAL_GPIO_Init+0x2b8>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e84:	4a48      	ldr	r2, [pc, #288]	@ (8000fa8 <HAL_GPIO_Init+0x2bc>)
 8000e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e88:	089b      	lsrs	r3, r3, #2
 8000e8a:	3302      	adds	r3, #2
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e94:	f003 0303 	and.w	r3, r3, #3
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	220f      	movs	r2, #15
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a40      	ldr	r2, [pc, #256]	@ (8000fac <HAL_GPIO_Init+0x2c0>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d013      	beq.n	8000ed8 <HAL_GPIO_Init+0x1ec>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a3f      	ldr	r2, [pc, #252]	@ (8000fb0 <HAL_GPIO_Init+0x2c4>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d00d      	beq.n	8000ed4 <HAL_GPIO_Init+0x1e8>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a3e      	ldr	r2, [pc, #248]	@ (8000fb4 <HAL_GPIO_Init+0x2c8>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d007      	beq.n	8000ed0 <HAL_GPIO_Init+0x1e4>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a3d      	ldr	r2, [pc, #244]	@ (8000fb8 <HAL_GPIO_Init+0x2cc>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d101      	bne.n	8000ecc <HAL_GPIO_Init+0x1e0>
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e006      	b.n	8000eda <HAL_GPIO_Init+0x1ee>
 8000ecc:	2304      	movs	r3, #4
 8000ece:	e004      	b.n	8000eda <HAL_GPIO_Init+0x1ee>
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	e002      	b.n	8000eda <HAL_GPIO_Init+0x1ee>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e000      	b.n	8000eda <HAL_GPIO_Init+0x1ee>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000edc:	f002 0203 	and.w	r2, r2, #3
 8000ee0:	0092      	lsls	r2, r2, #2
 8000ee2:	4093      	lsls	r3, r2
 8000ee4:	68fa      	ldr	r2, [r7, #12]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000eea:	492f      	ldr	r1, [pc, #188]	@ (8000fa8 <HAL_GPIO_Init+0x2bc>)
 8000eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eee:	089b      	lsrs	r3, r3, #2
 8000ef0:	3302      	adds	r3, #2
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d006      	beq.n	8000f12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f04:	4b2d      	ldr	r3, [pc, #180]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f06:	689a      	ldr	r2, [r3, #8]
 8000f08:	492c      	ldr	r1, [pc, #176]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	608b      	str	r3, [r1, #8]
 8000f10:	e006      	b.n	8000f20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f12:	4b2a      	ldr	r3, [pc, #168]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	4928      	ldr	r1, [pc, #160]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d006      	beq.n	8000f3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f2c:	4b23      	ldr	r3, [pc, #140]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f2e:	68da      	ldr	r2, [r3, #12]
 8000f30:	4922      	ldr	r1, [pc, #136]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	60cb      	str	r3, [r1, #12]
 8000f38:	e006      	b.n	8000f48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f3a:	4b20      	ldr	r3, [pc, #128]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	491e      	ldr	r1, [pc, #120]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f44:	4013      	ands	r3, r2
 8000f46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d006      	beq.n	8000f62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f54:	4b19      	ldr	r3, [pc, #100]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f56:	685a      	ldr	r2, [r3, #4]
 8000f58:	4918      	ldr	r1, [pc, #96]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	604b      	str	r3, [r1, #4]
 8000f60:	e006      	b.n	8000f70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f62:	4b16      	ldr	r3, [pc, #88]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f64:	685a      	ldr	r2, [r3, #4]
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	4914      	ldr	r1, [pc, #80]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d021      	beq.n	8000fc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	490e      	ldr	r1, [pc, #56]	@ (8000fbc <HAL_GPIO_Init+0x2d0>)
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	600b      	str	r3, [r1, #0]
 8000f88:	e021      	b.n	8000fce <HAL_GPIO_Init+0x2e2>
 8000f8a:	bf00      	nop
 8000f8c:	10320000 	.word	0x10320000
 8000f90:	10310000 	.word	0x10310000
 8000f94:	10220000 	.word	0x10220000
 8000f98:	10210000 	.word	0x10210000
 8000f9c:	10120000 	.word	0x10120000
 8000fa0:	10110000 	.word	0x10110000
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40010000 	.word	0x40010000
 8000fac:	40010800 	.word	0x40010800
 8000fb0:	40010c00 	.word	0x40010c00
 8000fb4:	40011000 	.word	0x40011000
 8000fb8:	40011400 	.word	0x40011400
 8000fbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	4909      	ldr	r1, [pc, #36]	@ (8000ff0 <HAL_GPIO_Init+0x304>)
 8000fca:	4013      	ands	r3, r2
 8000fcc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fda:	fa22 f303 	lsr.w	r3, r2, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f47f ae8e 	bne.w	8000d00 <HAL_GPIO_Init+0x14>
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	372c      	adds	r7, #44	@ 0x2c
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	40010400 	.word	0x40010400

08000ff4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e272      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b00      	cmp	r3, #0
 8001010:	f000 8087 	beq.w	8001122 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001014:	4b92      	ldr	r3, [pc, #584]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 030c 	and.w	r3, r3, #12
 800101c:	2b04      	cmp	r3, #4
 800101e:	d00c      	beq.n	800103a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001020:	4b8f      	ldr	r3, [pc, #572]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 030c 	and.w	r3, r3, #12
 8001028:	2b08      	cmp	r3, #8
 800102a:	d112      	bne.n	8001052 <HAL_RCC_OscConfig+0x5e>
 800102c:	4b8c      	ldr	r3, [pc, #560]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001038:	d10b      	bne.n	8001052 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103a:	4b89      	ldr	r3, [pc, #548]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d06c      	beq.n	8001120 <HAL_RCC_OscConfig+0x12c>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d168      	bne.n	8001120 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e24c      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800105a:	d106      	bne.n	800106a <HAL_RCC_OscConfig+0x76>
 800105c:	4b80      	ldr	r3, [pc, #512]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a7f      	ldr	r2, [pc, #508]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001062:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	e02e      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x98>
 8001072:	4b7b      	ldr	r3, [pc, #492]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a7a      	ldr	r2, [pc, #488]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	4b78      	ldr	r3, [pc, #480]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a77      	ldr	r2, [pc, #476]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001084:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e01d      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001094:	d10c      	bne.n	80010b0 <HAL_RCC_OscConfig+0xbc>
 8001096:	4b72      	ldr	r3, [pc, #456]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a71      	ldr	r2, [pc, #452]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800109c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a6e      	ldr	r2, [pc, #440]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	e00b      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 80010b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b68      	ldr	r3, [pc, #416]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a67      	ldr	r2, [pc, #412]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d013      	beq.n	80010f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fcf4 	bl	8000abc <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010d8:	f7ff fcf0 	bl	8000abc <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b64      	cmp	r3, #100	@ 0x64
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e200      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0f0      	beq.n	80010d8 <HAL_RCC_OscConfig+0xe4>
 80010f6:	e014      	b.n	8001122 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fce0 	bl	8000abc <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001100:	f7ff fcdc 	bl	8000abc <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b64      	cmp	r3, #100	@ 0x64
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e1ec      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001112:	4b53      	ldr	r3, [pc, #332]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x10c>
 800111e:	e000      	b.n	8001122 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d063      	beq.n	80011f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800112e:	4b4c      	ldr	r3, [pc, #304]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f003 030c 	and.w	r3, r3, #12
 8001136:	2b00      	cmp	r3, #0
 8001138:	d00b      	beq.n	8001152 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800113a:	4b49      	ldr	r3, [pc, #292]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 030c 	and.w	r3, r3, #12
 8001142:	2b08      	cmp	r3, #8
 8001144:	d11c      	bne.n	8001180 <HAL_RCC_OscConfig+0x18c>
 8001146:	4b46      	ldr	r3, [pc, #280]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d116      	bne.n	8001180 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001152:	4b43      	ldr	r3, [pc, #268]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <HAL_RCC_OscConfig+0x176>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d001      	beq.n	800116a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e1c0      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800116a:	4b3d      	ldr	r3, [pc, #244]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	4939      	ldr	r1, [pc, #228]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800117a:	4313      	orrs	r3, r2
 800117c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800117e:	e03a      	b.n	80011f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d020      	beq.n	80011ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001188:	4b36      	ldr	r3, [pc, #216]	@ (8001264 <HAL_RCC_OscConfig+0x270>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118e:	f7ff fc95 	bl	8000abc <HAL_GetTick>
 8001192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001194:	e008      	b.n	80011a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001196:	f7ff fc91 	bl	8000abc <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e1a1      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0f0      	beq.n	8001196 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4927      	ldr	r1, [pc, #156]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	600b      	str	r3, [r1, #0]
 80011c8:	e015      	b.n	80011f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ca:	4b26      	ldr	r3, [pc, #152]	@ (8001264 <HAL_RCC_OscConfig+0x270>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d0:	f7ff fc74 	bl	8000abc <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011d8:	f7ff fc70 	bl	8000abc <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e180      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1f0      	bne.n	80011d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d03a      	beq.n	8001278 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d019      	beq.n	800123e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800120a:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <HAL_RCC_OscConfig+0x274>)
 800120c:	2201      	movs	r2, #1
 800120e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001210:	f7ff fc54 	bl	8000abc <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001218:	f7ff fc50 	bl	8000abc <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e160      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122a:	4b0d      	ldr	r3, [pc, #52]	@ (8001260 <HAL_RCC_OscConfig+0x26c>)
 800122c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f000 face 	bl	80017d8 <RCC_Delay>
 800123c:	e01c      	b.n	8001278 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <HAL_RCC_OscConfig+0x274>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001244:	f7ff fc3a 	bl	8000abc <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800124a:	e00f      	b.n	800126c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800124c:	f7ff fc36 	bl	8000abc <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d908      	bls.n	800126c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e146      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
 800125e:	bf00      	nop
 8001260:	40021000 	.word	0x40021000
 8001264:	42420000 	.word	0x42420000
 8001268:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800126c:	4b92      	ldr	r3, [pc, #584]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800126e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1e9      	bne.n	800124c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0304 	and.w	r3, r3, #4
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 80a6 	beq.w	80013d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800128a:	4b8b      	ldr	r3, [pc, #556]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10d      	bne.n	80012b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b88      	ldr	r3, [pc, #544]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a87      	ldr	r2, [pc, #540]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b85      	ldr	r3, [pc, #532]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ae:	2301      	movs	r3, #1
 80012b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b2:	4b82      	ldr	r3, [pc, #520]	@ (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d118      	bne.n	80012f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012be:	4b7f      	ldr	r3, [pc, #508]	@ (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a7e      	ldr	r2, [pc, #504]	@ (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ca:	f7ff fbf7 	bl	8000abc <HAL_GetTick>
 80012ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012d2:	f7ff fbf3 	bl	8000abc <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b64      	cmp	r3, #100	@ 0x64
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e103      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e4:	4b75      	ldr	r3, [pc, #468]	@ (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0f0      	beq.n	80012d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d106      	bne.n	8001306 <HAL_RCC_OscConfig+0x312>
 80012f8:	4b6f      	ldr	r3, [pc, #444]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4a6e      	ldr	r2, [pc, #440]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6213      	str	r3, [r2, #32]
 8001304:	e02d      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10c      	bne.n	8001328 <HAL_RCC_OscConfig+0x334>
 800130e:	4b6a      	ldr	r3, [pc, #424]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	4a69      	ldr	r2, [pc, #420]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	6213      	str	r3, [r2, #32]
 800131a:	4b67      	ldr	r3, [pc, #412]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	4a66      	ldr	r2, [pc, #408]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001320:	f023 0304 	bic.w	r3, r3, #4
 8001324:	6213      	str	r3, [r2, #32]
 8001326:	e01c      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	2b05      	cmp	r3, #5
 800132e:	d10c      	bne.n	800134a <HAL_RCC_OscConfig+0x356>
 8001330:	4b61      	ldr	r3, [pc, #388]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	4a60      	ldr	r2, [pc, #384]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001336:	f043 0304 	orr.w	r3, r3, #4
 800133a:	6213      	str	r3, [r2, #32]
 800133c:	4b5e      	ldr	r3, [pc, #376]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4a5d      	ldr	r2, [pc, #372]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001342:	f043 0301 	orr.w	r3, r3, #1
 8001346:	6213      	str	r3, [r2, #32]
 8001348:	e00b      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 800134a:	4b5b      	ldr	r3, [pc, #364]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	4a5a      	ldr	r2, [pc, #360]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001350:	f023 0301 	bic.w	r3, r3, #1
 8001354:	6213      	str	r3, [r2, #32]
 8001356:	4b58      	ldr	r3, [pc, #352]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4a57      	ldr	r2, [pc, #348]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	f023 0304 	bic.w	r3, r3, #4
 8001360:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d015      	beq.n	8001396 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800136a:	f7ff fba7 	bl	8000abc <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001370:	e00a      	b.n	8001388 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001372:	f7ff fba3 	bl	8000abc <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001380:	4293      	cmp	r3, r2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e0b1      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001388:	4b4b      	ldr	r3, [pc, #300]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0ee      	beq.n	8001372 <HAL_RCC_OscConfig+0x37e>
 8001394:	e014      	b.n	80013c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001396:	f7ff fb91 	bl	8000abc <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800139c:	e00a      	b.n	80013b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800139e:	f7ff fb8d 	bl	8000abc <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e09b      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013b4:	4b40      	ldr	r3, [pc, #256]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ee      	bne.n	800139e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013c0:	7dfb      	ldrb	r3, [r7, #23]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d105      	bne.n	80013d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013c6:	4b3c      	ldr	r3, [pc, #240]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a3b      	ldr	r2, [pc, #236]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80013d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8087 	beq.w	80014ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013dc:	4b36      	ldr	r3, [pc, #216]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 030c 	and.w	r3, r3, #12
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d061      	beq.n	80014ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d146      	bne.n	800147e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f0:	4b33      	ldr	r3, [pc, #204]	@ (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f6:	f7ff fb61 	bl	8000abc <HAL_GetTick>
 80013fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013fe:	f7ff fb5d 	bl	8000abc <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e06d      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1f0      	bne.n	80013fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a1b      	ldr	r3, [r3, #32]
 8001420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001424:	d108      	bne.n	8001438 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001426:	4b24      	ldr	r3, [pc, #144]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	4921      	ldr	r1, [pc, #132]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001434:	4313      	orrs	r3, r2
 8001436:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001438:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a19      	ldr	r1, [r3, #32]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001448:	430b      	orrs	r3, r1
 800144a:	491b      	ldr	r1, [pc, #108]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	4313      	orrs	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001456:	f7ff fb31 	bl	8000abc <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145e:	f7ff fb2d 	bl	8000abc <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e03d      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x46a>
 800147c:	e035      	b.n	80014ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fb1a 	bl	8000abc <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800148c:	f7ff fb16 	bl	8000abc <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e026      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800149e:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0x498>
 80014aa:	e01e      	b.n	80014ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d107      	bne.n	80014c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e019      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40007000 	.word	0x40007000
 80014c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <HAL_RCC_OscConfig+0x500>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d106      	bne.n	80014e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d001      	beq.n	80014ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e000      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40021000 	.word	0x40021000

080014f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e0d0      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800150c:	4b6a      	ldr	r3, [pc, #424]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d910      	bls.n	800153c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151a:	4b67      	ldr	r3, [pc, #412]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f023 0207 	bic.w	r2, r3, #7
 8001522:	4965      	ldr	r1, [pc, #404]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	4313      	orrs	r3, r2
 8001528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800152a:	4b63      	ldr	r3, [pc, #396]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	429a      	cmp	r2, r3
 8001536:	d001      	beq.n	800153c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e0b8      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d020      	beq.n	800158a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001554:	4b59      	ldr	r3, [pc, #356]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	4a58      	ldr	r2, [pc, #352]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800155a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800155e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d005      	beq.n	8001578 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800156c:	4b53      	ldr	r3, [pc, #332]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a52      	ldr	r2, [pc, #328]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001576:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001578:	4b50      	ldr	r3, [pc, #320]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	494d      	ldr	r1, [pc, #308]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001586:	4313      	orrs	r3, r2
 8001588:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d040      	beq.n	8001618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d107      	bne.n	80015ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159e:	4b47      	ldr	r3, [pc, #284]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d115      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e07f      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d107      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b6:	4b41      	ldr	r3, [pc, #260]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d109      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e073      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c6:	4b3d      	ldr	r3, [pc, #244]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e06b      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015d6:	4b39      	ldr	r3, [pc, #228]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f023 0203 	bic.w	r2, r3, #3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	4936      	ldr	r1, [pc, #216]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015e8:	f7ff fa68 	bl	8000abc <HAL_GetTick>
 80015ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f0:	f7ff fa64 	bl	8000abc <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e053      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001606:	4b2d      	ldr	r3, [pc, #180]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f003 020c 	and.w	r2, r3, #12
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	429a      	cmp	r2, r3
 8001616:	d1eb      	bne.n	80015f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001618:	4b27      	ldr	r3, [pc, #156]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	d210      	bcs.n	8001648 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001626:	4b24      	ldr	r3, [pc, #144]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f023 0207 	bic.w	r2, r3, #7
 800162e:	4922      	ldr	r1, [pc, #136]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	4313      	orrs	r3, r2
 8001634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001636:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	429a      	cmp	r2, r3
 8001642:	d001      	beq.n	8001648 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e032      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d008      	beq.n	8001666 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001654:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4916      	ldr	r1, [pc, #88]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001662:	4313      	orrs	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b00      	cmp	r3, #0
 8001670:	d009      	beq.n	8001686 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001672:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	490e      	ldr	r1, [pc, #56]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001682:	4313      	orrs	r3, r2
 8001684:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001686:	f000 f821 	bl	80016cc <HAL_RCC_GetSysClockFreq>
 800168a:	4602      	mov	r2, r0
 800168c:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	091b      	lsrs	r3, r3, #4
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	490a      	ldr	r1, [pc, #40]	@ (80016c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001698:	5ccb      	ldrb	r3, [r1, r3]
 800169a:	fa22 f303 	lsr.w	r3, r2, r3
 800169e:	4a09      	ldr	r2, [pc, #36]	@ (80016c4 <HAL_RCC_ClockConfig+0x1cc>)
 80016a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <HAL_RCC_ClockConfig+0x1d0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff f9c6 	bl	8000a38 <HAL_InitTick>

  return HAL_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000
 80016bc:	40021000 	.word	0x40021000
 80016c0:	08002b08 	.word	0x08002b08
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000004 	.word	0x20000004

080016cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	2300      	movs	r3, #0
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <HAL_RCC_GetSysClockFreq+0x94>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 030c 	and.w	r3, r3, #12
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d002      	beq.n	80016fc <HAL_RCC_GetSysClockFreq+0x30>
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d003      	beq.n	8001702 <HAL_RCC_GetSysClockFreq+0x36>
 80016fa:	e027      	b.n	800174c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016fc:	4b19      	ldr	r3, [pc, #100]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 80016fe:	613b      	str	r3, [r7, #16]
      break;
 8001700:	e027      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	0c9b      	lsrs	r3, r3, #18
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	4a17      	ldr	r2, [pc, #92]	@ (8001768 <HAL_RCC_GetSysClockFreq+0x9c>)
 800170c:	5cd3      	ldrb	r3, [r2, r3]
 800170e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d010      	beq.n	800173c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800171a:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <HAL_RCC_GetSysClockFreq+0x94>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	0c5b      	lsrs	r3, r3, #17
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	4a11      	ldr	r2, [pc, #68]	@ (800176c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001726:	5cd3      	ldrb	r3, [r2, r3]
 8001728:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a0d      	ldr	r2, [pc, #52]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 800172e:	fb03 f202 	mul.w	r2, r3, r2
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	fbb2 f3f3 	udiv	r3, r2, r3
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	e004      	b.n	8001746 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a0c      	ldr	r2, [pc, #48]	@ (8001770 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	613b      	str	r3, [r7, #16]
      break;
 800174a:	e002      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 800174e:	613b      	str	r3, [r7, #16]
      break;
 8001750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001752:	693b      	ldr	r3, [r7, #16]
}
 8001754:	4618      	mov	r0, r3
 8001756:	371c      	adds	r7, #28
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
 8001764:	007a1200 	.word	0x007a1200
 8001768:	08002b20 	.word	0x08002b20
 800176c:	08002b30 	.word	0x08002b30
 8001770:	003d0900 	.word	0x003d0900

08001774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001778:	4b02      	ldr	r3, [pc, #8]	@ (8001784 <HAL_RCC_GetHCLKFreq+0x10>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	20000000 	.word	0x20000000

08001788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800178c:	f7ff fff2 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 8001790:	4602      	mov	r2, r0
 8001792:	4b05      	ldr	r3, [pc, #20]	@ (80017a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	0a1b      	lsrs	r3, r3, #8
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	4903      	ldr	r1, [pc, #12]	@ (80017ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800179e:	5ccb      	ldrb	r3, [r1, r3]
 80017a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40021000 	.word	0x40021000
 80017ac:	08002b18 	.word	0x08002b18

080017b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017b4:	f7ff ffde 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 80017b8:	4602      	mov	r2, r0
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	0adb      	lsrs	r3, r3, #11
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	4903      	ldr	r1, [pc, #12]	@ (80017d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017c6:	5ccb      	ldrb	r3, [r1, r3]
 80017c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	08002b18 	.word	0x08002b18

080017d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017e0:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <RCC_Delay+0x34>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <RCC_Delay+0x38>)
 80017e6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ea:	0a5b      	lsrs	r3, r3, #9
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	fb02 f303 	mul.w	r3, r2, r3
 80017f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017f4:	bf00      	nop
  }
  while (Delay --);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	1e5a      	subs	r2, r3, #1
 80017fa:	60fa      	str	r2, [r7, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1f9      	bne.n	80017f4 <RCC_Delay+0x1c>
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr
 800180c:	20000000 	.word	0x20000000
 8001810:	10624dd3 	.word	0x10624dd3

08001814 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e042      	b.n	80018ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d106      	bne.n	8001840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff f808 	bl	8000850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2224      	movs	r2, #36	@ 0x24
 8001844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001856:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 f971 	bl	8001b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800186c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	695a      	ldr	r2, [r3, #20]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800187c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	68da      	ldr	r2, [r3, #12]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800188c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2220      	movs	r2, #32
 8001898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2220      	movs	r2, #32
 80018a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08a      	sub	sp, #40	@ 0x28
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4613      	mov	r3, r2
 80018c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b20      	cmp	r3, #32
 80018d2:	d175      	bne.n	80019c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d002      	beq.n	80018e0 <HAL_UART_Transmit+0x2c>
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e06e      	b.n	80019c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2221      	movs	r2, #33	@ 0x21
 80018ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018f2:	f7ff f8e3 	bl	8000abc <HAL_GetTick>
 80018f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	88fa      	ldrh	r2, [r7, #6]
 80018fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	88fa      	ldrh	r2, [r7, #6]
 8001902:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800190c:	d108      	bne.n	8001920 <HAL_UART_Transmit+0x6c>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d104      	bne.n	8001920 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001916:	2300      	movs	r3, #0
 8001918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	61bb      	str	r3, [r7, #24]
 800191e:	e003      	b.n	8001928 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001928:	e02e      	b.n	8001988 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	2200      	movs	r2, #0
 8001932:	2180      	movs	r1, #128	@ 0x80
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f000 f848 	bl	80019ca <UART_WaitOnFlagUntilTimeout>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d005      	beq.n	800194c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2220      	movs	r2, #32
 8001944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e03a      	b.n	80019c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10b      	bne.n	800196a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001960:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	3302      	adds	r3, #2
 8001966:	61bb      	str	r3, [r7, #24]
 8001968:	e007      	b.n	800197a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	781a      	ldrb	r2, [r3, #0]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	3301      	adds	r3, #1
 8001978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800197e:	b29b      	uxth	r3, r3
 8001980:	3b01      	subs	r3, #1
 8001982:	b29a      	uxth	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800198c:	b29b      	uxth	r3, r3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1cb      	bne.n	800192a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	2200      	movs	r2, #0
 800199a:	2140      	movs	r1, #64	@ 0x40
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f000 f814 	bl	80019ca <UART_WaitOnFlagUntilTimeout>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2220      	movs	r2, #32
 80019ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e006      	b.n	80019c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2220      	movs	r2, #32
 80019b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80019bc:	2300      	movs	r3, #0
 80019be:	e000      	b.n	80019c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80019c0:	2302      	movs	r3, #2
  }
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3720      	adds	r7, #32
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	60f8      	str	r0, [r7, #12]
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	4613      	mov	r3, r2
 80019d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019da:	e03b      	b.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019dc:	6a3b      	ldr	r3, [r7, #32]
 80019de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e2:	d037      	beq.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019e4:	f7ff f86a 	bl	8000abc <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	6a3a      	ldr	r2, [r7, #32]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d302      	bcc.n	80019fa <UART_WaitOnFlagUntilTimeout+0x30>
 80019f4:	6a3b      	ldr	r3, [r7, #32]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e03a      	b.n	8001a74 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d023      	beq.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	2b80      	cmp	r3, #128	@ 0x80
 8001a10:	d020      	beq.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	2b40      	cmp	r3, #64	@ 0x40
 8001a16:	d01d      	beq.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d116      	bne.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001a3c:	68f8      	ldr	r0, [r7, #12]
 8001a3e:	f000 f81d 	bl	8001a7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2208      	movs	r2, #8
 8001a46:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e00f      	b.n	8001a74 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	bf0c      	ite	eq
 8001a64:	2301      	moveq	r3, #1
 8001a66:	2300      	movne	r3, #0
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d0b4      	beq.n	80019dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b095      	sub	sp, #84	@ 0x54
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	330c      	adds	r3, #12
 8001a8a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a8e:	e853 3f00 	ldrex	r3, [r3]
 8001a92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001aa4:	643a      	str	r2, [r7, #64]	@ 0x40
 8001aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001aa8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001aaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001aac:	e841 2300 	strex	r3, r2, [r1]
 8001ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1e5      	bne.n	8001a84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	3314      	adds	r3, #20
 8001abe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ac0:	6a3b      	ldr	r3, [r7, #32]
 8001ac2:	e853 3f00 	ldrex	r3, [r3]
 8001ac6:	61fb      	str	r3, [r7, #28]
   return(result);
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3314      	adds	r3, #20
 8001ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ad8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ae0:	e841 2300 	strex	r3, r2, [r1]
 8001ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1e5      	bne.n	8001ab8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d119      	bne.n	8001b28 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	330c      	adds	r3, #12
 8001afa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	e853 3f00 	ldrex	r3, [r3]
 8001b02:	60bb      	str	r3, [r7, #8]
   return(result);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f023 0310 	bic.w	r3, r3, #16
 8001b0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	330c      	adds	r3, #12
 8001b12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001b14:	61ba      	str	r2, [r7, #24]
 8001b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b18:	6979      	ldr	r1, [r7, #20]
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	e841 2300 	strex	r3, r2, [r1]
 8001b20:	613b      	str	r3, [r7, #16]
   return(result);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1e5      	bne.n	8001af4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001b36:	bf00      	nop
 8001b38:	3754      	adds	r7, #84	@ 0x54
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001b7a:	f023 030c 	bic.w	r3, r3, #12
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6812      	ldr	r2, [r2, #0]
 8001b82:	68b9      	ldr	r1, [r7, #8]
 8001b84:	430b      	orrs	r3, r1
 8001b86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699a      	ldr	r2, [r3, #24]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8001c54 <UART_SetConfig+0x114>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d103      	bne.n	8001bb0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001ba8:	f7ff fe02 	bl	80017b0 <HAL_RCC_GetPCLK2Freq>
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	e002      	b.n	8001bb6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001bb0:	f7ff fdea 	bl	8001788 <HAL_RCC_GetPCLK1Freq>
 8001bb4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	009a      	lsls	r2, r3, #2
 8001bc0:	441a      	add	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bcc:	4a22      	ldr	r2, [pc, #136]	@ (8001c58 <UART_SetConfig+0x118>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	095b      	lsrs	r3, r3, #5
 8001bd4:	0119      	lsls	r1, r3, #4
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	009a      	lsls	r2, r3, #2
 8001be0:	441a      	add	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bec:	4b1a      	ldr	r3, [pc, #104]	@ (8001c58 <UART_SetConfig+0x118>)
 8001bee:	fba3 0302 	umull	r0, r3, r3, r2
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	2064      	movs	r0, #100	@ 0x64
 8001bf6:	fb00 f303 	mul.w	r3, r0, r3
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	3332      	adds	r3, #50	@ 0x32
 8001c00:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <UART_SetConfig+0x118>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c0c:	4419      	add	r1, r3
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	009a      	lsls	r2, r3, #2
 8001c18:	441a      	add	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <UART_SetConfig+0x118>)
 8001c26:	fba3 0302 	umull	r0, r3, r3, r2
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2064      	movs	r0, #100	@ 0x64
 8001c2e:	fb00 f303 	mul.w	r3, r0, r3
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	3332      	adds	r3, #50	@ 0x32
 8001c38:	4a07      	ldr	r2, [pc, #28]	@ (8001c58 <UART_SetConfig+0x118>)
 8001c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3e:	095b      	lsrs	r3, r3, #5
 8001c40:	f003 020f 	and.w	r2, r3, #15
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	440a      	add	r2, r1
 8001c4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001c4c:	bf00      	nop
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40013800 	.word	0x40013800
 8001c58:	51eb851f 	.word	0x51eb851f

08001c5c <append>:
    char *buffer,
    size_t buffer_size,
    size_t *offset,
    const char *fmt,
    ...)
{
 8001c5c:	b408      	push	{r3}
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b087      	sub	sp, #28
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
    if (*offset >= buffer_size)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d801      	bhi.n	8001c78 <append+0x1c>
    {
        return JSON_SERIALIZER_ERR_BUFFER_TOO_SMALL;
 8001c74:	2302      	movs	r3, #2
 8001c76:	e024      	b.n	8001cc2 <append+0x66>
    }

    va_list args;
    va_start(args, fmt);
 8001c78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c7c:	613b      	str	r3, [r7, #16]

    int written = vsnprintf(
        &buffer[*offset],
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
    int written = vsnprintf(
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	18d0      	adds	r0, r2, r3
        buffer_size - *offset,
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
    int written = vsnprintf(
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	1ad1      	subs	r1, r2, r3
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c92:	f000 f99b 	bl	8001fcc <vsniprintf>
 8001c96:	6178      	str	r0, [r7, #20]
        args
    );

    va_end(args);

    if (written < 0)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	da01      	bge.n	8001ca2 <append+0x46>
    {
        return JSON_SERIALIZER_ERR_INVALID_DATA;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e00f      	b.n	8001cc2 <append+0x66>
    }

    if ((size_t)written >= (buffer_size - *offset))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68ba      	ldr	r2, [r7, #8]
 8001ca8:	1ad2      	subs	r2, r2, r3
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d801      	bhi.n	8001cb4 <append+0x58>
    {
        return JSON_SERIALIZER_ERR_BUFFER_TOO_SMALL;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	e006      	b.n	8001cc2 <append+0x66>
    }

    *offset += (size_t)written;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	441a      	add	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	601a      	str	r2, [r3, #0]
    return JSON_SERIALIZER_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	371c      	adds	r7, #28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ccc:	b001      	add	sp, #4
 8001cce:	4770      	bx	lr

08001cd0 <json_serialize>:
    const gateway_data_t *input,
    char *output,
    size_t output_size,
    size_t *bytes_written
)
{
 8001cd0:	b5b0      	push	{r4, r5, r7, lr}
 8001cd2:	b08e      	sub	sp, #56	@ 0x38
 8001cd4:	af06      	add	r7, sp, #24
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
 8001cdc:	603b      	str	r3, [r7, #0]
    if (!input || !output || !bytes_written)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <json_serialize+0x20>
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <json_serialize+0x20>
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d101      	bne.n	8001cf4 <json_serialize+0x24>
    {
        return JSON_SERIALIZER_ERR_NULL_PTR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0f2      	b.n	8001eda <json_serialize+0x20a>
    }

    size_t offset = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	613b      	str	r3, [r7, #16]
    json_serializer_status_t status;

    /* Outer JSON array */
    status = append(output, output_size, &offset, "[{");
 8001cf8:	f107 0210 	add.w	r2, r7, #16
 8001cfc:	4b79      	ldr	r3, [pc, #484]	@ (8001ee4 <json_serialize+0x214>)
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	68b8      	ldr	r0, [r7, #8]
 8001d02:	f7ff ffab 	bl	8001c5c <append>
 8001d06:	4603      	mov	r3, r0
 8001d08:	777b      	strb	r3, [r7, #29]
    if (status != JSON_SERIALIZER_OK) return status;
 8001d0a:	7f7b      	ldrb	r3, [r7, #29]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <json_serialize+0x44>
 8001d10:	7f7b      	ldrb	r3, [r7, #29]
 8001d12:	e0e2      	b.n	8001eda <json_serialize+0x20a>
        "\"gatewayId\":\"%s\","
        "\"date\":\"%s\","
        "\"deviceType\":\"%s\","
        "\"interval_minutes\":%u,"
        "\"total_readings\":%u,",
        input->gateway_id,
 8001d14:	68fb      	ldr	r3, [r7, #12]
        input->date,
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	3220      	adds	r2, #32
        input->device_type,
 8001d1a:	68f9      	ldr	r1, [r7, #12]
 8001d1c:	312b      	adds	r1, #43	@ 0x2b
        input->interval_minutes,
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	8f80      	ldrh	r0, [r0, #60]	@ 0x3c
    status = append(output, output_size, &offset,
 8001d22:	4604      	mov	r4, r0
        input->total_readings
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	8fc0      	ldrh	r0, [r0, #62]	@ 0x3e
    status = append(output, output_size, &offset,
 8001d28:	4605      	mov	r5, r0
 8001d2a:	f107 0010 	add.w	r0, r7, #16
 8001d2e:	9504      	str	r5, [sp, #16]
 8001d30:	9403      	str	r4, [sp, #12]
 8001d32:	9102      	str	r1, [sp, #8]
 8001d34:	9201      	str	r2, [sp, #4]
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	4b6b      	ldr	r3, [pc, #428]	@ (8001ee8 <json_serialize+0x218>)
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	6879      	ldr	r1, [r7, #4]
 8001d3e:	68b8      	ldr	r0, [r7, #8]
 8001d40:	f7ff ff8c 	bl	8001c5c <append>
 8001d44:	4603      	mov	r3, r0
 8001d46:	777b      	strb	r3, [r7, #29]
    );
    if (status != JSON_SERIALIZER_OK) return status;
 8001d48:	7f7b      	ldrb	r3, [r7, #29]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <json_serialize+0x82>
 8001d4e:	7f7b      	ldrb	r3, [r7, #29]
 8001d50:	e0c3      	b.n	8001eda <json_serialize+0x20a>
    /* Values object */
    status = append(output, output_size, &offset,
        "\"values\":{"
        "\"device_count\":%u,"
        "\"readings\":[",
        input->values.device_count
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
    status = append(output, output_size, &offset,
 8001d58:	f107 0210 	add.w	r2, r7, #16
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	4b63      	ldr	r3, [pc, #396]	@ (8001eec <json_serialize+0x21c>)
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	68b8      	ldr	r0, [r7, #8]
 8001d64:	f7ff ff7a 	bl	8001c5c <append>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	777b      	strb	r3, [r7, #29]
    );
    if (status != JSON_SERIALIZER_OK) return status;
 8001d6c:	7f7b      	ldrb	r3, [r7, #29]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <json_serialize+0xa6>
 8001d72:	7f7b      	ldrb	r3, [r7, #29]
 8001d74:	e0b1      	b.n	8001eda <json_serialize+0x20a>

    /* Devices */
    for (uint8_t i = 0; i < input->values.device_count; i++)
 8001d76:	2300      	movs	r3, #0
 8001d78:	77fb      	strb	r3, [r7, #31]
 8001d7a:	e095      	b.n	8001ea8 <json_serialize+0x1d8>
    {
        const device_reading_t *dev = &input->values.readings[i];
 8001d7c:	7ffb      	ldrb	r3, [r7, #31]
 8001d7e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001d82:	fb02 f303 	mul.w	r3, r2, r3
 8001d86:	3340      	adds	r3, #64	@ 0x40
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	61bb      	str	r3, [r7, #24]
            "\"media\":\"%s\","
            "\"meter\":\"%s\","
            "\"deviceId\":\"%s\","
            "\"unit\":\"%s\","
            "\"data\":[",
            dev->media,
 8001d90:	69bb      	ldr	r3, [r7, #24]
            dev->meter,
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	3210      	adds	r2, #16
            dev->device_id,
 8001d96:	69b9      	ldr	r1, [r7, #24]
 8001d98:	3120      	adds	r1, #32
            dev->unit
 8001d9a:	69b8      	ldr	r0, [r7, #24]
 8001d9c:	3040      	adds	r0, #64	@ 0x40
        status = append(output, output_size, &offset,
 8001d9e:	f107 0410 	add.w	r4, r7, #16
 8001da2:	9003      	str	r0, [sp, #12]
 8001da4:	9102      	str	r1, [sp, #8]
 8001da6:	9201      	str	r2, [sp, #4]
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	4b51      	ldr	r3, [pc, #324]	@ (8001ef0 <json_serialize+0x220>)
 8001dac:	4622      	mov	r2, r4
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	68b8      	ldr	r0, [r7, #8]
 8001db2:	f7ff ff53 	bl	8001c5c <append>
 8001db6:	4603      	mov	r3, r0
 8001db8:	777b      	strb	r3, [r7, #29]
        );
        if (status != JSON_SERIALIZER_OK) return status;
 8001dba:	7f7b      	ldrb	r3, [r7, #29]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <json_serialize+0xf4>
 8001dc0:	7f7b      	ldrb	r3, [r7, #29]
 8001dc2:	e08a      	b.n	8001eda <json_serialize+0x20a>

        /* Data points */
        for (uint8_t j = 0; j < dev->data_count; j++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	77bb      	strb	r3, [r7, #30]
 8001dc8:	e042      	b.n	8001e50 <json_serialize+0x180>
        {
            const meter_data_point_t *dp = &dev->data[j];
 8001dca:	7fba      	ldrb	r2, [r7, #30]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	011b      	lsls	r3, r3, #4
 8001dd4:	3348      	adds	r3, #72	@ 0x48
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	4413      	add	r3, r2
 8001dda:	3304      	adds	r3, #4
 8001ddc:	617b      	str	r3, [r7, #20]
                "\"timestamp\":\"%s\","
                "\"meter_datetime\":\"%s\","
                "\"total_m3\":%.3f,"
                "\"status\":\"%s\""
                "}",
                dp->timestamp,
 8001dde:	697c      	ldr	r4, [r7, #20]
                dp->meter_datetime,
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	f103 0511 	add.w	r5, r3, #17
                dp->total_m3,
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            status = append(output, output_size, &offset,
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fb1a 	bl	8000424 <__aeabi_f2d>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
                dp->status
 8001df4:	6979      	ldr	r1, [r7, #20]
 8001df6:	3128      	adds	r1, #40	@ 0x28
            status = append(output, output_size, &offset,
 8001df8:	f107 0010 	add.w	r0, r7, #16
 8001dfc:	9104      	str	r1, [sp, #16]
 8001dfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e02:	9501      	str	r5, [sp, #4]
 8001e04:	9400      	str	r4, [sp, #0]
 8001e06:	4b3b      	ldr	r3, [pc, #236]	@ (8001ef4 <json_serialize+0x224>)
 8001e08:	4602      	mov	r2, r0
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	68b8      	ldr	r0, [r7, #8]
 8001e0e:	f7ff ff25 	bl	8001c5c <append>
 8001e12:	4603      	mov	r3, r0
 8001e14:	777b      	strb	r3, [r7, #29]
            );
            if (status != JSON_SERIALIZER_OK) return status;
 8001e16:	7f7b      	ldrb	r3, [r7, #29]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <json_serialize+0x150>
 8001e1c:	7f7b      	ldrb	r3, [r7, #29]
 8001e1e:	e05c      	b.n	8001eda <json_serialize+0x20a>

            if (j + 1 < dev->data_count)
 8001e20:	7fbb      	ldrb	r3, [r7, #30]
 8001e22:	3301      	adds	r3, #1
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	da0d      	bge.n	8001e4a <json_serialize+0x17a>
            {
                status = append(output, output_size, &offset, ",");
 8001e2e:	f107 0210 	add.w	r2, r7, #16
 8001e32:	4b31      	ldr	r3, [pc, #196]	@ (8001ef8 <json_serialize+0x228>)
 8001e34:	6879      	ldr	r1, [r7, #4]
 8001e36:	68b8      	ldr	r0, [r7, #8]
 8001e38:	f7ff ff10 	bl	8001c5c <append>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	777b      	strb	r3, [r7, #29]
                if (status != JSON_SERIALIZER_OK) return status;
 8001e40:	7f7b      	ldrb	r3, [r7, #29]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <json_serialize+0x17a>
 8001e46:	7f7b      	ldrb	r3, [r7, #29]
 8001e48:	e047      	b.n	8001eda <json_serialize+0x20a>
        for (uint8_t j = 0; j < dev->data_count; j++)
 8001e4a:	7fbb      	ldrb	r3, [r7, #30]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	77bb      	strb	r3, [r7, #30]
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001e56:	7fba      	ldrb	r2, [r7, #30]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d3b6      	bcc.n	8001dca <json_serialize+0xfa>
            }
        }

        status = append(output, output_size, &offset, "]}");
 8001e5c:	f107 0210 	add.w	r2, r7, #16
 8001e60:	4b26      	ldr	r3, [pc, #152]	@ (8001efc <json_serialize+0x22c>)
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	68b8      	ldr	r0, [r7, #8]
 8001e66:	f7ff fef9 	bl	8001c5c <append>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	777b      	strb	r3, [r7, #29]
        if (status != JSON_SERIALIZER_OK) return status;
 8001e6e:	7f7b      	ldrb	r3, [r7, #29]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <json_serialize+0x1a8>
 8001e74:	7f7b      	ldrb	r3, [r7, #29]
 8001e76:	e030      	b.n	8001eda <json_serialize+0x20a>

        if (i + 1 < input->values.device_count)
 8001e78:	7ffb      	ldrb	r3, [r7, #31]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8001e82:	4293      	cmp	r3, r2
 8001e84:	da0d      	bge.n	8001ea2 <json_serialize+0x1d2>
        {
            status = append(output, output_size, &offset, ",");
 8001e86:	f107 0210 	add.w	r2, r7, #16
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <json_serialize+0x228>)
 8001e8c:	6879      	ldr	r1, [r7, #4]
 8001e8e:	68b8      	ldr	r0, [r7, #8]
 8001e90:	f7ff fee4 	bl	8001c5c <append>
 8001e94:	4603      	mov	r3, r0
 8001e96:	777b      	strb	r3, [r7, #29]
            if (status != JSON_SERIALIZER_OK) return status;
 8001e98:	7f7b      	ldrb	r3, [r7, #29]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <json_serialize+0x1d2>
 8001e9e:	7f7b      	ldrb	r3, [r7, #29]
 8001ea0:	e01b      	b.n	8001eda <json_serialize+0x20a>
    for (uint8_t i = 0; i < input->values.device_count; i++)
 8001ea2:	7ffb      	ldrb	r3, [r7, #31]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	77fb      	strb	r3, [r7, #31]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eae:	7ffa      	ldrb	r2, [r7, #31]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	f4ff af63 	bcc.w	8001d7c <json_serialize+0xac>
        }
    }

    /* Close JSON structure */
    status = append(output, output_size, &offset, "]}]");
 8001eb6:	f107 0210 	add.w	r2, r7, #16
 8001eba:	4b11      	ldr	r3, [pc, #68]	@ (8001f00 <json_serialize+0x230>)
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	68b8      	ldr	r0, [r7, #8]
 8001ec0:	f7ff fecc 	bl	8001c5c <append>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	777b      	strb	r3, [r7, #29]
    if (status != JSON_SERIALIZER_OK) return status;
 8001ec8:	7f7b      	ldrb	r3, [r7, #29]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <json_serialize+0x202>
 8001ece:	7f7b      	ldrb	r3, [r7, #29]
 8001ed0:	e003      	b.n	8001eda <json_serialize+0x20a>

    *bytes_written = offset;
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	601a      	str	r2, [r3, #0]
    return JSON_SERIALIZER_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3720      	adds	r7, #32
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	080029e8 	.word	0x080029e8
 8001ee8:	080029ec 	.word	0x080029ec
 8001eec:	08002a48 	.word	0x08002a48
 8001ef0:	08002a74 	.word	0x08002a74
 8001ef4:	08002ab4 	.word	0x08002ab4
 8001ef8:	08002afc 	.word	0x08002afc
 8001efc:	08002b00 	.word	0x08002b00
 8001f00:	08002b04 	.word	0x08002b04

08001f04 <sniprintf>:
 8001f04:	b40c      	push	{r2, r3}
 8001f06:	b530      	push	{r4, r5, lr}
 8001f08:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <sniprintf+0x68>)
 8001f0a:	1e0c      	subs	r4, r1, #0
 8001f0c:	681d      	ldr	r5, [r3, #0]
 8001f0e:	b09d      	sub	sp, #116	@ 0x74
 8001f10:	da08      	bge.n	8001f24 <sniprintf+0x20>
 8001f12:	238b      	movs	r3, #139	@ 0x8b
 8001f14:	f04f 30ff 	mov.w	r0, #4294967295
 8001f18:	602b      	str	r3, [r5, #0]
 8001f1a:	b01d      	add	sp, #116	@ 0x74
 8001f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001f20:	b002      	add	sp, #8
 8001f22:	4770      	bx	lr
 8001f24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8001f28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	931b      	str	r3, [sp, #108]	@ 0x6c
 8001f32:	bf0c      	ite	eq
 8001f34:	4623      	moveq	r3, r4
 8001f36:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001f3a:	9304      	str	r3, [sp, #16]
 8001f3c:	9307      	str	r3, [sp, #28]
 8001f3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f42:	9002      	str	r0, [sp, #8]
 8001f44:	9006      	str	r0, [sp, #24]
 8001f46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001f4a:	4628      	mov	r0, r5
 8001f4c:	ab21      	add	r3, sp, #132	@ 0x84
 8001f4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8001f50:	a902      	add	r1, sp, #8
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	f000 f9ce 	bl	80022f4 <_svfiprintf_r>
 8001f58:	1c43      	adds	r3, r0, #1
 8001f5a:	bfbc      	itt	lt
 8001f5c:	238b      	movlt	r3, #139	@ 0x8b
 8001f5e:	602b      	strlt	r3, [r5, #0]
 8001f60:	2c00      	cmp	r4, #0
 8001f62:	d0da      	beq.n	8001f1a <sniprintf+0x16>
 8001f64:	2200      	movs	r2, #0
 8001f66:	9b02      	ldr	r3, [sp, #8]
 8001f68:	701a      	strb	r2, [r3, #0]
 8001f6a:	e7d6      	b.n	8001f1a <sniprintf+0x16>
 8001f6c:	2000000c 	.word	0x2000000c

08001f70 <_vsniprintf_r>:
 8001f70:	b530      	push	{r4, r5, lr}
 8001f72:	4614      	mov	r4, r2
 8001f74:	2c00      	cmp	r4, #0
 8001f76:	4605      	mov	r5, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	b09b      	sub	sp, #108	@ 0x6c
 8001f7c:	da05      	bge.n	8001f8a <_vsniprintf_r+0x1a>
 8001f7e:	238b      	movs	r3, #139	@ 0x8b
 8001f80:	6003      	str	r3, [r0, #0]
 8001f82:	f04f 30ff 	mov.w	r0, #4294967295
 8001f86:	b01b      	add	sp, #108	@ 0x6c
 8001f88:	bd30      	pop	{r4, r5, pc}
 8001f8a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8001f8e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	9319      	str	r3, [sp, #100]	@ 0x64
 8001f98:	bf0c      	ite	eq
 8001f9a:	4623      	moveq	r3, r4
 8001f9c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8001fa0:	9302      	str	r3, [sp, #8]
 8001fa2:	9305      	str	r3, [sp, #20]
 8001fa4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fa8:	9100      	str	r1, [sp, #0]
 8001faa:	9104      	str	r1, [sp, #16]
 8001fac:	f8ad 300e 	strh.w	r3, [sp, #14]
 8001fb0:	4669      	mov	r1, sp
 8001fb2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8001fb4:	f000 f99e 	bl	80022f4 <_svfiprintf_r>
 8001fb8:	1c43      	adds	r3, r0, #1
 8001fba:	bfbc      	itt	lt
 8001fbc:	238b      	movlt	r3, #139	@ 0x8b
 8001fbe:	602b      	strlt	r3, [r5, #0]
 8001fc0:	2c00      	cmp	r4, #0
 8001fc2:	d0e0      	beq.n	8001f86 <_vsniprintf_r+0x16>
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	9b00      	ldr	r3, [sp, #0]
 8001fc8:	701a      	strb	r2, [r3, #0]
 8001fca:	e7dc      	b.n	8001f86 <_vsniprintf_r+0x16>

08001fcc <vsniprintf>:
 8001fcc:	b507      	push	{r0, r1, r2, lr}
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	460a      	mov	r2, r1
 8001fd4:	4601      	mov	r1, r0
 8001fd6:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <vsniprintf+0x18>)
 8001fd8:	6800      	ldr	r0, [r0, #0]
 8001fda:	f7ff ffc9 	bl	8001f70 <_vsniprintf_r>
 8001fde:	b003      	add	sp, #12
 8001fe0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fe4:	2000000c 	.word	0x2000000c

08001fe8 <memset>:
 8001fe8:	4603      	mov	r3, r0
 8001fea:	4402      	add	r2, r0
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d100      	bne.n	8001ff2 <memset+0xa>
 8001ff0:	4770      	bx	lr
 8001ff2:	f803 1b01 	strb.w	r1, [r3], #1
 8001ff6:	e7f9      	b.n	8001fec <memset+0x4>

08001ff8 <__errno>:
 8001ff8:	4b01      	ldr	r3, [pc, #4]	@ (8002000 <__errno+0x8>)
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	2000000c 	.word	0x2000000c

08002004 <__libc_init_array>:
 8002004:	b570      	push	{r4, r5, r6, lr}
 8002006:	2600      	movs	r6, #0
 8002008:	4d0c      	ldr	r5, [pc, #48]	@ (800203c <__libc_init_array+0x38>)
 800200a:	4c0d      	ldr	r4, [pc, #52]	@ (8002040 <__libc_init_array+0x3c>)
 800200c:	1b64      	subs	r4, r4, r5
 800200e:	10a4      	asrs	r4, r4, #2
 8002010:	42a6      	cmp	r6, r4
 8002012:	d109      	bne.n	8002028 <__libc_init_array+0x24>
 8002014:	f000 fc76 	bl	8002904 <_init>
 8002018:	2600      	movs	r6, #0
 800201a:	4d0a      	ldr	r5, [pc, #40]	@ (8002044 <__libc_init_array+0x40>)
 800201c:	4c0a      	ldr	r4, [pc, #40]	@ (8002048 <__libc_init_array+0x44>)
 800201e:	1b64      	subs	r4, r4, r5
 8002020:	10a4      	asrs	r4, r4, #2
 8002022:	42a6      	cmp	r6, r4
 8002024:	d105      	bne.n	8002032 <__libc_init_array+0x2e>
 8002026:	bd70      	pop	{r4, r5, r6, pc}
 8002028:	f855 3b04 	ldr.w	r3, [r5], #4
 800202c:	4798      	blx	r3
 800202e:	3601      	adds	r6, #1
 8002030:	e7ee      	b.n	8002010 <__libc_init_array+0xc>
 8002032:	f855 3b04 	ldr.w	r3, [r5], #4
 8002036:	4798      	blx	r3
 8002038:	3601      	adds	r6, #1
 800203a:	e7f2      	b.n	8002022 <__libc_init_array+0x1e>
 800203c:	08002b70 	.word	0x08002b70
 8002040:	08002b70 	.word	0x08002b70
 8002044:	08002b70 	.word	0x08002b70
 8002048:	08002b74 	.word	0x08002b74

0800204c <__retarget_lock_acquire_recursive>:
 800204c:	4770      	bx	lr

0800204e <__retarget_lock_release_recursive>:
 800204e:	4770      	bx	lr

08002050 <_free_r>:
 8002050:	b538      	push	{r3, r4, r5, lr}
 8002052:	4605      	mov	r5, r0
 8002054:	2900      	cmp	r1, #0
 8002056:	d040      	beq.n	80020da <_free_r+0x8a>
 8002058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800205c:	1f0c      	subs	r4, r1, #4
 800205e:	2b00      	cmp	r3, #0
 8002060:	bfb8      	it	lt
 8002062:	18e4      	addlt	r4, r4, r3
 8002064:	f000 f8de 	bl	8002224 <__malloc_lock>
 8002068:	4a1c      	ldr	r2, [pc, #112]	@ (80020dc <_free_r+0x8c>)
 800206a:	6813      	ldr	r3, [r2, #0]
 800206c:	b933      	cbnz	r3, 800207c <_free_r+0x2c>
 800206e:	6063      	str	r3, [r4, #4]
 8002070:	6014      	str	r4, [r2, #0]
 8002072:	4628      	mov	r0, r5
 8002074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002078:	f000 b8da 	b.w	8002230 <__malloc_unlock>
 800207c:	42a3      	cmp	r3, r4
 800207e:	d908      	bls.n	8002092 <_free_r+0x42>
 8002080:	6820      	ldr	r0, [r4, #0]
 8002082:	1821      	adds	r1, r4, r0
 8002084:	428b      	cmp	r3, r1
 8002086:	bf01      	itttt	eq
 8002088:	6819      	ldreq	r1, [r3, #0]
 800208a:	685b      	ldreq	r3, [r3, #4]
 800208c:	1809      	addeq	r1, r1, r0
 800208e:	6021      	streq	r1, [r4, #0]
 8002090:	e7ed      	b.n	800206e <_free_r+0x1e>
 8002092:	461a      	mov	r2, r3
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	b10b      	cbz	r3, 800209c <_free_r+0x4c>
 8002098:	42a3      	cmp	r3, r4
 800209a:	d9fa      	bls.n	8002092 <_free_r+0x42>
 800209c:	6811      	ldr	r1, [r2, #0]
 800209e:	1850      	adds	r0, r2, r1
 80020a0:	42a0      	cmp	r0, r4
 80020a2:	d10b      	bne.n	80020bc <_free_r+0x6c>
 80020a4:	6820      	ldr	r0, [r4, #0]
 80020a6:	4401      	add	r1, r0
 80020a8:	1850      	adds	r0, r2, r1
 80020aa:	4283      	cmp	r3, r0
 80020ac:	6011      	str	r1, [r2, #0]
 80020ae:	d1e0      	bne.n	8002072 <_free_r+0x22>
 80020b0:	6818      	ldr	r0, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4408      	add	r0, r1
 80020b6:	6010      	str	r0, [r2, #0]
 80020b8:	6053      	str	r3, [r2, #4]
 80020ba:	e7da      	b.n	8002072 <_free_r+0x22>
 80020bc:	d902      	bls.n	80020c4 <_free_r+0x74>
 80020be:	230c      	movs	r3, #12
 80020c0:	602b      	str	r3, [r5, #0]
 80020c2:	e7d6      	b.n	8002072 <_free_r+0x22>
 80020c4:	6820      	ldr	r0, [r4, #0]
 80020c6:	1821      	adds	r1, r4, r0
 80020c8:	428b      	cmp	r3, r1
 80020ca:	bf01      	itttt	eq
 80020cc:	6819      	ldreq	r1, [r3, #0]
 80020ce:	685b      	ldreq	r3, [r3, #4]
 80020d0:	1809      	addeq	r1, r1, r0
 80020d2:	6021      	streq	r1, [r4, #0]
 80020d4:	6063      	str	r3, [r4, #4]
 80020d6:	6054      	str	r4, [r2, #4]
 80020d8:	e7cb      	b.n	8002072 <_free_r+0x22>
 80020da:	bd38      	pop	{r3, r4, r5, pc}
 80020dc:	2000020c 	.word	0x2000020c

080020e0 <sbrk_aligned>:
 80020e0:	b570      	push	{r4, r5, r6, lr}
 80020e2:	4e0f      	ldr	r6, [pc, #60]	@ (8002120 <sbrk_aligned+0x40>)
 80020e4:	460c      	mov	r4, r1
 80020e6:	6831      	ldr	r1, [r6, #0]
 80020e8:	4605      	mov	r5, r0
 80020ea:	b911      	cbnz	r1, 80020f2 <sbrk_aligned+0x12>
 80020ec:	f000 fba8 	bl	8002840 <_sbrk_r>
 80020f0:	6030      	str	r0, [r6, #0]
 80020f2:	4621      	mov	r1, r4
 80020f4:	4628      	mov	r0, r5
 80020f6:	f000 fba3 	bl	8002840 <_sbrk_r>
 80020fa:	1c43      	adds	r3, r0, #1
 80020fc:	d103      	bne.n	8002106 <sbrk_aligned+0x26>
 80020fe:	f04f 34ff 	mov.w	r4, #4294967295
 8002102:	4620      	mov	r0, r4
 8002104:	bd70      	pop	{r4, r5, r6, pc}
 8002106:	1cc4      	adds	r4, r0, #3
 8002108:	f024 0403 	bic.w	r4, r4, #3
 800210c:	42a0      	cmp	r0, r4
 800210e:	d0f8      	beq.n	8002102 <sbrk_aligned+0x22>
 8002110:	1a21      	subs	r1, r4, r0
 8002112:	4628      	mov	r0, r5
 8002114:	f000 fb94 	bl	8002840 <_sbrk_r>
 8002118:	3001      	adds	r0, #1
 800211a:	d1f2      	bne.n	8002102 <sbrk_aligned+0x22>
 800211c:	e7ef      	b.n	80020fe <sbrk_aligned+0x1e>
 800211e:	bf00      	nop
 8002120:	20000208 	.word	0x20000208

08002124 <_malloc_r>:
 8002124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002128:	1ccd      	adds	r5, r1, #3
 800212a:	f025 0503 	bic.w	r5, r5, #3
 800212e:	3508      	adds	r5, #8
 8002130:	2d0c      	cmp	r5, #12
 8002132:	bf38      	it	cc
 8002134:	250c      	movcc	r5, #12
 8002136:	2d00      	cmp	r5, #0
 8002138:	4606      	mov	r6, r0
 800213a:	db01      	blt.n	8002140 <_malloc_r+0x1c>
 800213c:	42a9      	cmp	r1, r5
 800213e:	d904      	bls.n	800214a <_malloc_r+0x26>
 8002140:	230c      	movs	r3, #12
 8002142:	6033      	str	r3, [r6, #0]
 8002144:	2000      	movs	r0, #0
 8002146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800214a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002220 <_malloc_r+0xfc>
 800214e:	f000 f869 	bl	8002224 <__malloc_lock>
 8002152:	f8d8 3000 	ldr.w	r3, [r8]
 8002156:	461c      	mov	r4, r3
 8002158:	bb44      	cbnz	r4, 80021ac <_malloc_r+0x88>
 800215a:	4629      	mov	r1, r5
 800215c:	4630      	mov	r0, r6
 800215e:	f7ff ffbf 	bl	80020e0 <sbrk_aligned>
 8002162:	1c43      	adds	r3, r0, #1
 8002164:	4604      	mov	r4, r0
 8002166:	d158      	bne.n	800221a <_malloc_r+0xf6>
 8002168:	f8d8 4000 	ldr.w	r4, [r8]
 800216c:	4627      	mov	r7, r4
 800216e:	2f00      	cmp	r7, #0
 8002170:	d143      	bne.n	80021fa <_malloc_r+0xd6>
 8002172:	2c00      	cmp	r4, #0
 8002174:	d04b      	beq.n	800220e <_malloc_r+0xea>
 8002176:	6823      	ldr	r3, [r4, #0]
 8002178:	4639      	mov	r1, r7
 800217a:	4630      	mov	r0, r6
 800217c:	eb04 0903 	add.w	r9, r4, r3
 8002180:	f000 fb5e 	bl	8002840 <_sbrk_r>
 8002184:	4581      	cmp	r9, r0
 8002186:	d142      	bne.n	800220e <_malloc_r+0xea>
 8002188:	6821      	ldr	r1, [r4, #0]
 800218a:	4630      	mov	r0, r6
 800218c:	1a6d      	subs	r5, r5, r1
 800218e:	4629      	mov	r1, r5
 8002190:	f7ff ffa6 	bl	80020e0 <sbrk_aligned>
 8002194:	3001      	adds	r0, #1
 8002196:	d03a      	beq.n	800220e <_malloc_r+0xea>
 8002198:	6823      	ldr	r3, [r4, #0]
 800219a:	442b      	add	r3, r5
 800219c:	6023      	str	r3, [r4, #0]
 800219e:	f8d8 3000 	ldr.w	r3, [r8]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	bb62      	cbnz	r2, 8002200 <_malloc_r+0xdc>
 80021a6:	f8c8 7000 	str.w	r7, [r8]
 80021aa:	e00f      	b.n	80021cc <_malloc_r+0xa8>
 80021ac:	6822      	ldr	r2, [r4, #0]
 80021ae:	1b52      	subs	r2, r2, r5
 80021b0:	d420      	bmi.n	80021f4 <_malloc_r+0xd0>
 80021b2:	2a0b      	cmp	r2, #11
 80021b4:	d917      	bls.n	80021e6 <_malloc_r+0xc2>
 80021b6:	1961      	adds	r1, r4, r5
 80021b8:	42a3      	cmp	r3, r4
 80021ba:	6025      	str	r5, [r4, #0]
 80021bc:	bf18      	it	ne
 80021be:	6059      	strne	r1, [r3, #4]
 80021c0:	6863      	ldr	r3, [r4, #4]
 80021c2:	bf08      	it	eq
 80021c4:	f8c8 1000 	streq.w	r1, [r8]
 80021c8:	5162      	str	r2, [r4, r5]
 80021ca:	604b      	str	r3, [r1, #4]
 80021cc:	4630      	mov	r0, r6
 80021ce:	f000 f82f 	bl	8002230 <__malloc_unlock>
 80021d2:	f104 000b 	add.w	r0, r4, #11
 80021d6:	1d23      	adds	r3, r4, #4
 80021d8:	f020 0007 	bic.w	r0, r0, #7
 80021dc:	1ac2      	subs	r2, r0, r3
 80021de:	bf1c      	itt	ne
 80021e0:	1a1b      	subne	r3, r3, r0
 80021e2:	50a3      	strne	r3, [r4, r2]
 80021e4:	e7af      	b.n	8002146 <_malloc_r+0x22>
 80021e6:	6862      	ldr	r2, [r4, #4]
 80021e8:	42a3      	cmp	r3, r4
 80021ea:	bf0c      	ite	eq
 80021ec:	f8c8 2000 	streq.w	r2, [r8]
 80021f0:	605a      	strne	r2, [r3, #4]
 80021f2:	e7eb      	b.n	80021cc <_malloc_r+0xa8>
 80021f4:	4623      	mov	r3, r4
 80021f6:	6864      	ldr	r4, [r4, #4]
 80021f8:	e7ae      	b.n	8002158 <_malloc_r+0x34>
 80021fa:	463c      	mov	r4, r7
 80021fc:	687f      	ldr	r7, [r7, #4]
 80021fe:	e7b6      	b.n	800216e <_malloc_r+0x4a>
 8002200:	461a      	mov	r2, r3
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	42a3      	cmp	r3, r4
 8002206:	d1fb      	bne.n	8002200 <_malloc_r+0xdc>
 8002208:	2300      	movs	r3, #0
 800220a:	6053      	str	r3, [r2, #4]
 800220c:	e7de      	b.n	80021cc <_malloc_r+0xa8>
 800220e:	230c      	movs	r3, #12
 8002210:	4630      	mov	r0, r6
 8002212:	6033      	str	r3, [r6, #0]
 8002214:	f000 f80c 	bl	8002230 <__malloc_unlock>
 8002218:	e794      	b.n	8002144 <_malloc_r+0x20>
 800221a:	6005      	str	r5, [r0, #0]
 800221c:	e7d6      	b.n	80021cc <_malloc_r+0xa8>
 800221e:	bf00      	nop
 8002220:	2000020c 	.word	0x2000020c

08002224 <__malloc_lock>:
 8002224:	4801      	ldr	r0, [pc, #4]	@ (800222c <__malloc_lock+0x8>)
 8002226:	f7ff bf11 	b.w	800204c <__retarget_lock_acquire_recursive>
 800222a:	bf00      	nop
 800222c:	20000204 	.word	0x20000204

08002230 <__malloc_unlock>:
 8002230:	4801      	ldr	r0, [pc, #4]	@ (8002238 <__malloc_unlock+0x8>)
 8002232:	f7ff bf0c 	b.w	800204e <__retarget_lock_release_recursive>
 8002236:	bf00      	nop
 8002238:	20000204 	.word	0x20000204

0800223c <__ssputs_r>:
 800223c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002240:	461f      	mov	r7, r3
 8002242:	688e      	ldr	r6, [r1, #8]
 8002244:	4682      	mov	sl, r0
 8002246:	42be      	cmp	r6, r7
 8002248:	460c      	mov	r4, r1
 800224a:	4690      	mov	r8, r2
 800224c:	680b      	ldr	r3, [r1, #0]
 800224e:	d82d      	bhi.n	80022ac <__ssputs_r+0x70>
 8002250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002258:	d026      	beq.n	80022a8 <__ssputs_r+0x6c>
 800225a:	6965      	ldr	r5, [r4, #20]
 800225c:	6909      	ldr	r1, [r1, #16]
 800225e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002262:	eba3 0901 	sub.w	r9, r3, r1
 8002266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800226a:	1c7b      	adds	r3, r7, #1
 800226c:	444b      	add	r3, r9
 800226e:	106d      	asrs	r5, r5, #1
 8002270:	429d      	cmp	r5, r3
 8002272:	bf38      	it	cc
 8002274:	461d      	movcc	r5, r3
 8002276:	0553      	lsls	r3, r2, #21
 8002278:	d527      	bpl.n	80022ca <__ssputs_r+0x8e>
 800227a:	4629      	mov	r1, r5
 800227c:	f7ff ff52 	bl	8002124 <_malloc_r>
 8002280:	4606      	mov	r6, r0
 8002282:	b360      	cbz	r0, 80022de <__ssputs_r+0xa2>
 8002284:	464a      	mov	r2, r9
 8002286:	6921      	ldr	r1, [r4, #16]
 8002288:	f000 faf8 	bl	800287c <memcpy>
 800228c:	89a3      	ldrh	r3, [r4, #12]
 800228e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002296:	81a3      	strh	r3, [r4, #12]
 8002298:	6126      	str	r6, [r4, #16]
 800229a:	444e      	add	r6, r9
 800229c:	6026      	str	r6, [r4, #0]
 800229e:	463e      	mov	r6, r7
 80022a0:	6165      	str	r5, [r4, #20]
 80022a2:	eba5 0509 	sub.w	r5, r5, r9
 80022a6:	60a5      	str	r5, [r4, #8]
 80022a8:	42be      	cmp	r6, r7
 80022aa:	d900      	bls.n	80022ae <__ssputs_r+0x72>
 80022ac:	463e      	mov	r6, r7
 80022ae:	4632      	mov	r2, r6
 80022b0:	4641      	mov	r1, r8
 80022b2:	6820      	ldr	r0, [r4, #0]
 80022b4:	f000 faaa 	bl	800280c <memmove>
 80022b8:	2000      	movs	r0, #0
 80022ba:	68a3      	ldr	r3, [r4, #8]
 80022bc:	1b9b      	subs	r3, r3, r6
 80022be:	60a3      	str	r3, [r4, #8]
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	4433      	add	r3, r6
 80022c4:	6023      	str	r3, [r4, #0]
 80022c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022ca:	462a      	mov	r2, r5
 80022cc:	f000 fae4 	bl	8002898 <_realloc_r>
 80022d0:	4606      	mov	r6, r0
 80022d2:	2800      	cmp	r0, #0
 80022d4:	d1e0      	bne.n	8002298 <__ssputs_r+0x5c>
 80022d6:	4650      	mov	r0, sl
 80022d8:	6921      	ldr	r1, [r4, #16]
 80022da:	f7ff feb9 	bl	8002050 <_free_r>
 80022de:	230c      	movs	r3, #12
 80022e0:	f8ca 3000 	str.w	r3, [sl]
 80022e4:	89a3      	ldrh	r3, [r4, #12]
 80022e6:	f04f 30ff 	mov.w	r0, #4294967295
 80022ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022ee:	81a3      	strh	r3, [r4, #12]
 80022f0:	e7e9      	b.n	80022c6 <__ssputs_r+0x8a>
	...

080022f4 <_svfiprintf_r>:
 80022f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022f8:	4698      	mov	r8, r3
 80022fa:	898b      	ldrh	r3, [r1, #12]
 80022fc:	4607      	mov	r7, r0
 80022fe:	061b      	lsls	r3, r3, #24
 8002300:	460d      	mov	r5, r1
 8002302:	4614      	mov	r4, r2
 8002304:	b09d      	sub	sp, #116	@ 0x74
 8002306:	d510      	bpl.n	800232a <_svfiprintf_r+0x36>
 8002308:	690b      	ldr	r3, [r1, #16]
 800230a:	b973      	cbnz	r3, 800232a <_svfiprintf_r+0x36>
 800230c:	2140      	movs	r1, #64	@ 0x40
 800230e:	f7ff ff09 	bl	8002124 <_malloc_r>
 8002312:	6028      	str	r0, [r5, #0]
 8002314:	6128      	str	r0, [r5, #16]
 8002316:	b930      	cbnz	r0, 8002326 <_svfiprintf_r+0x32>
 8002318:	230c      	movs	r3, #12
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	f04f 30ff 	mov.w	r0, #4294967295
 8002320:	b01d      	add	sp, #116	@ 0x74
 8002322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002326:	2340      	movs	r3, #64	@ 0x40
 8002328:	616b      	str	r3, [r5, #20]
 800232a:	2300      	movs	r3, #0
 800232c:	9309      	str	r3, [sp, #36]	@ 0x24
 800232e:	2320      	movs	r3, #32
 8002330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002334:	2330      	movs	r3, #48	@ 0x30
 8002336:	f04f 0901 	mov.w	r9, #1
 800233a:	f8cd 800c 	str.w	r8, [sp, #12]
 800233e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80024d8 <_svfiprintf_r+0x1e4>
 8002342:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002346:	4623      	mov	r3, r4
 8002348:	469a      	mov	sl, r3
 800234a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800234e:	b10a      	cbz	r2, 8002354 <_svfiprintf_r+0x60>
 8002350:	2a25      	cmp	r2, #37	@ 0x25
 8002352:	d1f9      	bne.n	8002348 <_svfiprintf_r+0x54>
 8002354:	ebba 0b04 	subs.w	fp, sl, r4
 8002358:	d00b      	beq.n	8002372 <_svfiprintf_r+0x7e>
 800235a:	465b      	mov	r3, fp
 800235c:	4622      	mov	r2, r4
 800235e:	4629      	mov	r1, r5
 8002360:	4638      	mov	r0, r7
 8002362:	f7ff ff6b 	bl	800223c <__ssputs_r>
 8002366:	3001      	adds	r0, #1
 8002368:	f000 80a7 	beq.w	80024ba <_svfiprintf_r+0x1c6>
 800236c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800236e:	445a      	add	r2, fp
 8002370:	9209      	str	r2, [sp, #36]	@ 0x24
 8002372:	f89a 3000 	ldrb.w	r3, [sl]
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 809f 	beq.w	80024ba <_svfiprintf_r+0x1c6>
 800237c:	2300      	movs	r3, #0
 800237e:	f04f 32ff 	mov.w	r2, #4294967295
 8002382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002386:	f10a 0a01 	add.w	sl, sl, #1
 800238a:	9304      	str	r3, [sp, #16]
 800238c:	9307      	str	r3, [sp, #28]
 800238e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002392:	931a      	str	r3, [sp, #104]	@ 0x68
 8002394:	4654      	mov	r4, sl
 8002396:	2205      	movs	r2, #5
 8002398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800239c:	484e      	ldr	r0, [pc, #312]	@ (80024d8 <_svfiprintf_r+0x1e4>)
 800239e:	f000 fa5f 	bl	8002860 <memchr>
 80023a2:	9a04      	ldr	r2, [sp, #16]
 80023a4:	b9d8      	cbnz	r0, 80023de <_svfiprintf_r+0xea>
 80023a6:	06d0      	lsls	r0, r2, #27
 80023a8:	bf44      	itt	mi
 80023aa:	2320      	movmi	r3, #32
 80023ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023b0:	0711      	lsls	r1, r2, #28
 80023b2:	bf44      	itt	mi
 80023b4:	232b      	movmi	r3, #43	@ 0x2b
 80023b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80023ba:	f89a 3000 	ldrb.w	r3, [sl]
 80023be:	2b2a      	cmp	r3, #42	@ 0x2a
 80023c0:	d015      	beq.n	80023ee <_svfiprintf_r+0xfa>
 80023c2:	4654      	mov	r4, sl
 80023c4:	2000      	movs	r0, #0
 80023c6:	f04f 0c0a 	mov.w	ip, #10
 80023ca:	9a07      	ldr	r2, [sp, #28]
 80023cc:	4621      	mov	r1, r4
 80023ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80023d2:	3b30      	subs	r3, #48	@ 0x30
 80023d4:	2b09      	cmp	r3, #9
 80023d6:	d94b      	bls.n	8002470 <_svfiprintf_r+0x17c>
 80023d8:	b1b0      	cbz	r0, 8002408 <_svfiprintf_r+0x114>
 80023da:	9207      	str	r2, [sp, #28]
 80023dc:	e014      	b.n	8002408 <_svfiprintf_r+0x114>
 80023de:	eba0 0308 	sub.w	r3, r0, r8
 80023e2:	fa09 f303 	lsl.w	r3, r9, r3
 80023e6:	4313      	orrs	r3, r2
 80023e8:	46a2      	mov	sl, r4
 80023ea:	9304      	str	r3, [sp, #16]
 80023ec:	e7d2      	b.n	8002394 <_svfiprintf_r+0xa0>
 80023ee:	9b03      	ldr	r3, [sp, #12]
 80023f0:	1d19      	adds	r1, r3, #4
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	9103      	str	r1, [sp, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	bfbb      	ittet	lt
 80023fa:	425b      	neglt	r3, r3
 80023fc:	f042 0202 	orrlt.w	r2, r2, #2
 8002400:	9307      	strge	r3, [sp, #28]
 8002402:	9307      	strlt	r3, [sp, #28]
 8002404:	bfb8      	it	lt
 8002406:	9204      	strlt	r2, [sp, #16]
 8002408:	7823      	ldrb	r3, [r4, #0]
 800240a:	2b2e      	cmp	r3, #46	@ 0x2e
 800240c:	d10a      	bne.n	8002424 <_svfiprintf_r+0x130>
 800240e:	7863      	ldrb	r3, [r4, #1]
 8002410:	2b2a      	cmp	r3, #42	@ 0x2a
 8002412:	d132      	bne.n	800247a <_svfiprintf_r+0x186>
 8002414:	9b03      	ldr	r3, [sp, #12]
 8002416:	3402      	adds	r4, #2
 8002418:	1d1a      	adds	r2, r3, #4
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	9203      	str	r2, [sp, #12]
 800241e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002422:	9305      	str	r3, [sp, #20]
 8002424:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80024dc <_svfiprintf_r+0x1e8>
 8002428:	2203      	movs	r2, #3
 800242a:	4650      	mov	r0, sl
 800242c:	7821      	ldrb	r1, [r4, #0]
 800242e:	f000 fa17 	bl	8002860 <memchr>
 8002432:	b138      	cbz	r0, 8002444 <_svfiprintf_r+0x150>
 8002434:	2240      	movs	r2, #64	@ 0x40
 8002436:	9b04      	ldr	r3, [sp, #16]
 8002438:	eba0 000a 	sub.w	r0, r0, sl
 800243c:	4082      	lsls	r2, r0
 800243e:	4313      	orrs	r3, r2
 8002440:	3401      	adds	r4, #1
 8002442:	9304      	str	r3, [sp, #16]
 8002444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002448:	2206      	movs	r2, #6
 800244a:	4825      	ldr	r0, [pc, #148]	@ (80024e0 <_svfiprintf_r+0x1ec>)
 800244c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002450:	f000 fa06 	bl	8002860 <memchr>
 8002454:	2800      	cmp	r0, #0
 8002456:	d036      	beq.n	80024c6 <_svfiprintf_r+0x1d2>
 8002458:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <_svfiprintf_r+0x1f0>)
 800245a:	bb1b      	cbnz	r3, 80024a4 <_svfiprintf_r+0x1b0>
 800245c:	9b03      	ldr	r3, [sp, #12]
 800245e:	3307      	adds	r3, #7
 8002460:	f023 0307 	bic.w	r3, r3, #7
 8002464:	3308      	adds	r3, #8
 8002466:	9303      	str	r3, [sp, #12]
 8002468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800246a:	4433      	add	r3, r6
 800246c:	9309      	str	r3, [sp, #36]	@ 0x24
 800246e:	e76a      	b.n	8002346 <_svfiprintf_r+0x52>
 8002470:	460c      	mov	r4, r1
 8002472:	2001      	movs	r0, #1
 8002474:	fb0c 3202 	mla	r2, ip, r2, r3
 8002478:	e7a8      	b.n	80023cc <_svfiprintf_r+0xd8>
 800247a:	2300      	movs	r3, #0
 800247c:	f04f 0c0a 	mov.w	ip, #10
 8002480:	4619      	mov	r1, r3
 8002482:	3401      	adds	r4, #1
 8002484:	9305      	str	r3, [sp, #20]
 8002486:	4620      	mov	r0, r4
 8002488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800248c:	3a30      	subs	r2, #48	@ 0x30
 800248e:	2a09      	cmp	r2, #9
 8002490:	d903      	bls.n	800249a <_svfiprintf_r+0x1a6>
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0c6      	beq.n	8002424 <_svfiprintf_r+0x130>
 8002496:	9105      	str	r1, [sp, #20]
 8002498:	e7c4      	b.n	8002424 <_svfiprintf_r+0x130>
 800249a:	4604      	mov	r4, r0
 800249c:	2301      	movs	r3, #1
 800249e:	fb0c 2101 	mla	r1, ip, r1, r2
 80024a2:	e7f0      	b.n	8002486 <_svfiprintf_r+0x192>
 80024a4:	ab03      	add	r3, sp, #12
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	462a      	mov	r2, r5
 80024aa:	4638      	mov	r0, r7
 80024ac:	4b0e      	ldr	r3, [pc, #56]	@ (80024e8 <_svfiprintf_r+0x1f4>)
 80024ae:	a904      	add	r1, sp, #16
 80024b0:	f3af 8000 	nop.w
 80024b4:	1c42      	adds	r2, r0, #1
 80024b6:	4606      	mov	r6, r0
 80024b8:	d1d6      	bne.n	8002468 <_svfiprintf_r+0x174>
 80024ba:	89ab      	ldrh	r3, [r5, #12]
 80024bc:	065b      	lsls	r3, r3, #25
 80024be:	f53f af2d 	bmi.w	800231c <_svfiprintf_r+0x28>
 80024c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80024c4:	e72c      	b.n	8002320 <_svfiprintf_r+0x2c>
 80024c6:	ab03      	add	r3, sp, #12
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	462a      	mov	r2, r5
 80024cc:	4638      	mov	r0, r7
 80024ce:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <_svfiprintf_r+0x1f4>)
 80024d0:	a904      	add	r1, sp, #16
 80024d2:	f000 f87d 	bl	80025d0 <_printf_i>
 80024d6:	e7ed      	b.n	80024b4 <_svfiprintf_r+0x1c0>
 80024d8:	08002b32 	.word	0x08002b32
 80024dc:	08002b38 	.word	0x08002b38
 80024e0:	08002b3c 	.word	0x08002b3c
 80024e4:	00000000 	.word	0x00000000
 80024e8:	0800223d 	.word	0x0800223d

080024ec <_printf_common>:
 80024ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024f0:	4616      	mov	r6, r2
 80024f2:	4698      	mov	r8, r3
 80024f4:	688a      	ldr	r2, [r1, #8]
 80024f6:	690b      	ldr	r3, [r1, #16]
 80024f8:	4607      	mov	r7, r0
 80024fa:	4293      	cmp	r3, r2
 80024fc:	bfb8      	it	lt
 80024fe:	4613      	movlt	r3, r2
 8002500:	6033      	str	r3, [r6, #0]
 8002502:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002506:	460c      	mov	r4, r1
 8002508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800250c:	b10a      	cbz	r2, 8002512 <_printf_common+0x26>
 800250e:	3301      	adds	r3, #1
 8002510:	6033      	str	r3, [r6, #0]
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	0699      	lsls	r1, r3, #26
 8002516:	bf42      	ittt	mi
 8002518:	6833      	ldrmi	r3, [r6, #0]
 800251a:	3302      	addmi	r3, #2
 800251c:	6033      	strmi	r3, [r6, #0]
 800251e:	6825      	ldr	r5, [r4, #0]
 8002520:	f015 0506 	ands.w	r5, r5, #6
 8002524:	d106      	bne.n	8002534 <_printf_common+0x48>
 8002526:	f104 0a19 	add.w	sl, r4, #25
 800252a:	68e3      	ldr	r3, [r4, #12]
 800252c:	6832      	ldr	r2, [r6, #0]
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	42ab      	cmp	r3, r5
 8002532:	dc2b      	bgt.n	800258c <_printf_common+0xa0>
 8002534:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002538:	6822      	ldr	r2, [r4, #0]
 800253a:	3b00      	subs	r3, #0
 800253c:	bf18      	it	ne
 800253e:	2301      	movne	r3, #1
 8002540:	0692      	lsls	r2, r2, #26
 8002542:	d430      	bmi.n	80025a6 <_printf_common+0xba>
 8002544:	4641      	mov	r1, r8
 8002546:	4638      	mov	r0, r7
 8002548:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800254c:	47c8      	blx	r9
 800254e:	3001      	adds	r0, #1
 8002550:	d023      	beq.n	800259a <_printf_common+0xae>
 8002552:	6823      	ldr	r3, [r4, #0]
 8002554:	6922      	ldr	r2, [r4, #16]
 8002556:	f003 0306 	and.w	r3, r3, #6
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf14      	ite	ne
 800255e:	2500      	movne	r5, #0
 8002560:	6833      	ldreq	r3, [r6, #0]
 8002562:	f04f 0600 	mov.w	r6, #0
 8002566:	bf08      	it	eq
 8002568:	68e5      	ldreq	r5, [r4, #12]
 800256a:	f104 041a 	add.w	r4, r4, #26
 800256e:	bf08      	it	eq
 8002570:	1aed      	subeq	r5, r5, r3
 8002572:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002576:	bf08      	it	eq
 8002578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800257c:	4293      	cmp	r3, r2
 800257e:	bfc4      	itt	gt
 8002580:	1a9b      	subgt	r3, r3, r2
 8002582:	18ed      	addgt	r5, r5, r3
 8002584:	42b5      	cmp	r5, r6
 8002586:	d11a      	bne.n	80025be <_printf_common+0xd2>
 8002588:	2000      	movs	r0, #0
 800258a:	e008      	b.n	800259e <_printf_common+0xb2>
 800258c:	2301      	movs	r3, #1
 800258e:	4652      	mov	r2, sl
 8002590:	4641      	mov	r1, r8
 8002592:	4638      	mov	r0, r7
 8002594:	47c8      	blx	r9
 8002596:	3001      	adds	r0, #1
 8002598:	d103      	bne.n	80025a2 <_printf_common+0xb6>
 800259a:	f04f 30ff 	mov.w	r0, #4294967295
 800259e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025a2:	3501      	adds	r5, #1
 80025a4:	e7c1      	b.n	800252a <_printf_common+0x3e>
 80025a6:	2030      	movs	r0, #48	@ 0x30
 80025a8:	18e1      	adds	r1, r4, r3
 80025aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80025b4:	4422      	add	r2, r4
 80025b6:	3302      	adds	r3, #2
 80025b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80025bc:	e7c2      	b.n	8002544 <_printf_common+0x58>
 80025be:	2301      	movs	r3, #1
 80025c0:	4622      	mov	r2, r4
 80025c2:	4641      	mov	r1, r8
 80025c4:	4638      	mov	r0, r7
 80025c6:	47c8      	blx	r9
 80025c8:	3001      	adds	r0, #1
 80025ca:	d0e6      	beq.n	800259a <_printf_common+0xae>
 80025cc:	3601      	adds	r6, #1
 80025ce:	e7d9      	b.n	8002584 <_printf_common+0x98>

080025d0 <_printf_i>:
 80025d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025d4:	7e0f      	ldrb	r7, [r1, #24]
 80025d6:	4691      	mov	r9, r2
 80025d8:	2f78      	cmp	r7, #120	@ 0x78
 80025da:	4680      	mov	r8, r0
 80025dc:	460c      	mov	r4, r1
 80025de:	469a      	mov	sl, r3
 80025e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80025e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80025e6:	d807      	bhi.n	80025f8 <_printf_i+0x28>
 80025e8:	2f62      	cmp	r7, #98	@ 0x62
 80025ea:	d80a      	bhi.n	8002602 <_printf_i+0x32>
 80025ec:	2f00      	cmp	r7, #0
 80025ee:	f000 80d1 	beq.w	8002794 <_printf_i+0x1c4>
 80025f2:	2f58      	cmp	r7, #88	@ 0x58
 80025f4:	f000 80b8 	beq.w	8002768 <_printf_i+0x198>
 80025f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80025fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002600:	e03a      	b.n	8002678 <_printf_i+0xa8>
 8002602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002606:	2b15      	cmp	r3, #21
 8002608:	d8f6      	bhi.n	80025f8 <_printf_i+0x28>
 800260a:	a101      	add	r1, pc, #4	@ (adr r1, 8002610 <_printf_i+0x40>)
 800260c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002610:	08002669 	.word	0x08002669
 8002614:	0800267d 	.word	0x0800267d
 8002618:	080025f9 	.word	0x080025f9
 800261c:	080025f9 	.word	0x080025f9
 8002620:	080025f9 	.word	0x080025f9
 8002624:	080025f9 	.word	0x080025f9
 8002628:	0800267d 	.word	0x0800267d
 800262c:	080025f9 	.word	0x080025f9
 8002630:	080025f9 	.word	0x080025f9
 8002634:	080025f9 	.word	0x080025f9
 8002638:	080025f9 	.word	0x080025f9
 800263c:	0800277b 	.word	0x0800277b
 8002640:	080026a7 	.word	0x080026a7
 8002644:	08002735 	.word	0x08002735
 8002648:	080025f9 	.word	0x080025f9
 800264c:	080025f9 	.word	0x080025f9
 8002650:	0800279d 	.word	0x0800279d
 8002654:	080025f9 	.word	0x080025f9
 8002658:	080026a7 	.word	0x080026a7
 800265c:	080025f9 	.word	0x080025f9
 8002660:	080025f9 	.word	0x080025f9
 8002664:	0800273d 	.word	0x0800273d
 8002668:	6833      	ldr	r3, [r6, #0]
 800266a:	1d1a      	adds	r2, r3, #4
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6032      	str	r2, [r6, #0]
 8002670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002678:	2301      	movs	r3, #1
 800267a:	e09c      	b.n	80027b6 <_printf_i+0x1e6>
 800267c:	6833      	ldr	r3, [r6, #0]
 800267e:	6820      	ldr	r0, [r4, #0]
 8002680:	1d19      	adds	r1, r3, #4
 8002682:	6031      	str	r1, [r6, #0]
 8002684:	0606      	lsls	r6, r0, #24
 8002686:	d501      	bpl.n	800268c <_printf_i+0xbc>
 8002688:	681d      	ldr	r5, [r3, #0]
 800268a:	e003      	b.n	8002694 <_printf_i+0xc4>
 800268c:	0645      	lsls	r5, r0, #25
 800268e:	d5fb      	bpl.n	8002688 <_printf_i+0xb8>
 8002690:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002694:	2d00      	cmp	r5, #0
 8002696:	da03      	bge.n	80026a0 <_printf_i+0xd0>
 8002698:	232d      	movs	r3, #45	@ 0x2d
 800269a:	426d      	negs	r5, r5
 800269c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026a0:	230a      	movs	r3, #10
 80026a2:	4858      	ldr	r0, [pc, #352]	@ (8002804 <_printf_i+0x234>)
 80026a4:	e011      	b.n	80026ca <_printf_i+0xfa>
 80026a6:	6821      	ldr	r1, [r4, #0]
 80026a8:	6833      	ldr	r3, [r6, #0]
 80026aa:	0608      	lsls	r0, r1, #24
 80026ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80026b0:	d402      	bmi.n	80026b8 <_printf_i+0xe8>
 80026b2:	0649      	lsls	r1, r1, #25
 80026b4:	bf48      	it	mi
 80026b6:	b2ad      	uxthmi	r5, r5
 80026b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80026ba:	6033      	str	r3, [r6, #0]
 80026bc:	bf14      	ite	ne
 80026be:	230a      	movne	r3, #10
 80026c0:	2308      	moveq	r3, #8
 80026c2:	4850      	ldr	r0, [pc, #320]	@ (8002804 <_printf_i+0x234>)
 80026c4:	2100      	movs	r1, #0
 80026c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80026ca:	6866      	ldr	r6, [r4, #4]
 80026cc:	2e00      	cmp	r6, #0
 80026ce:	60a6      	str	r6, [r4, #8]
 80026d0:	db05      	blt.n	80026de <_printf_i+0x10e>
 80026d2:	6821      	ldr	r1, [r4, #0]
 80026d4:	432e      	orrs	r6, r5
 80026d6:	f021 0104 	bic.w	r1, r1, #4
 80026da:	6021      	str	r1, [r4, #0]
 80026dc:	d04b      	beq.n	8002776 <_printf_i+0x1a6>
 80026de:	4616      	mov	r6, r2
 80026e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80026e4:	fb03 5711 	mls	r7, r3, r1, r5
 80026e8:	5dc7      	ldrb	r7, [r0, r7]
 80026ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80026ee:	462f      	mov	r7, r5
 80026f0:	42bb      	cmp	r3, r7
 80026f2:	460d      	mov	r5, r1
 80026f4:	d9f4      	bls.n	80026e0 <_printf_i+0x110>
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d10b      	bne.n	8002712 <_printf_i+0x142>
 80026fa:	6823      	ldr	r3, [r4, #0]
 80026fc:	07df      	lsls	r7, r3, #31
 80026fe:	d508      	bpl.n	8002712 <_printf_i+0x142>
 8002700:	6923      	ldr	r3, [r4, #16]
 8002702:	6861      	ldr	r1, [r4, #4]
 8002704:	4299      	cmp	r1, r3
 8002706:	bfde      	ittt	le
 8002708:	2330      	movle	r3, #48	@ 0x30
 800270a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800270e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002712:	1b92      	subs	r2, r2, r6
 8002714:	6122      	str	r2, [r4, #16]
 8002716:	464b      	mov	r3, r9
 8002718:	4621      	mov	r1, r4
 800271a:	4640      	mov	r0, r8
 800271c:	f8cd a000 	str.w	sl, [sp]
 8002720:	aa03      	add	r2, sp, #12
 8002722:	f7ff fee3 	bl	80024ec <_printf_common>
 8002726:	3001      	adds	r0, #1
 8002728:	d14a      	bne.n	80027c0 <_printf_i+0x1f0>
 800272a:	f04f 30ff 	mov.w	r0, #4294967295
 800272e:	b004      	add	sp, #16
 8002730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002734:	6823      	ldr	r3, [r4, #0]
 8002736:	f043 0320 	orr.w	r3, r3, #32
 800273a:	6023      	str	r3, [r4, #0]
 800273c:	2778      	movs	r7, #120	@ 0x78
 800273e:	4832      	ldr	r0, [pc, #200]	@ (8002808 <_printf_i+0x238>)
 8002740:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	6831      	ldr	r1, [r6, #0]
 8002748:	061f      	lsls	r7, r3, #24
 800274a:	f851 5b04 	ldr.w	r5, [r1], #4
 800274e:	d402      	bmi.n	8002756 <_printf_i+0x186>
 8002750:	065f      	lsls	r7, r3, #25
 8002752:	bf48      	it	mi
 8002754:	b2ad      	uxthmi	r5, r5
 8002756:	6031      	str	r1, [r6, #0]
 8002758:	07d9      	lsls	r1, r3, #31
 800275a:	bf44      	itt	mi
 800275c:	f043 0320 	orrmi.w	r3, r3, #32
 8002760:	6023      	strmi	r3, [r4, #0]
 8002762:	b11d      	cbz	r5, 800276c <_printf_i+0x19c>
 8002764:	2310      	movs	r3, #16
 8002766:	e7ad      	b.n	80026c4 <_printf_i+0xf4>
 8002768:	4826      	ldr	r0, [pc, #152]	@ (8002804 <_printf_i+0x234>)
 800276a:	e7e9      	b.n	8002740 <_printf_i+0x170>
 800276c:	6823      	ldr	r3, [r4, #0]
 800276e:	f023 0320 	bic.w	r3, r3, #32
 8002772:	6023      	str	r3, [r4, #0]
 8002774:	e7f6      	b.n	8002764 <_printf_i+0x194>
 8002776:	4616      	mov	r6, r2
 8002778:	e7bd      	b.n	80026f6 <_printf_i+0x126>
 800277a:	6833      	ldr	r3, [r6, #0]
 800277c:	6825      	ldr	r5, [r4, #0]
 800277e:	1d18      	adds	r0, r3, #4
 8002780:	6961      	ldr	r1, [r4, #20]
 8002782:	6030      	str	r0, [r6, #0]
 8002784:	062e      	lsls	r6, r5, #24
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	d501      	bpl.n	800278e <_printf_i+0x1be>
 800278a:	6019      	str	r1, [r3, #0]
 800278c:	e002      	b.n	8002794 <_printf_i+0x1c4>
 800278e:	0668      	lsls	r0, r5, #25
 8002790:	d5fb      	bpl.n	800278a <_printf_i+0x1ba>
 8002792:	8019      	strh	r1, [r3, #0]
 8002794:	2300      	movs	r3, #0
 8002796:	4616      	mov	r6, r2
 8002798:	6123      	str	r3, [r4, #16]
 800279a:	e7bc      	b.n	8002716 <_printf_i+0x146>
 800279c:	6833      	ldr	r3, [r6, #0]
 800279e:	2100      	movs	r1, #0
 80027a0:	1d1a      	adds	r2, r3, #4
 80027a2:	6032      	str	r2, [r6, #0]
 80027a4:	681e      	ldr	r6, [r3, #0]
 80027a6:	6862      	ldr	r2, [r4, #4]
 80027a8:	4630      	mov	r0, r6
 80027aa:	f000 f859 	bl	8002860 <memchr>
 80027ae:	b108      	cbz	r0, 80027b4 <_printf_i+0x1e4>
 80027b0:	1b80      	subs	r0, r0, r6
 80027b2:	6060      	str	r0, [r4, #4]
 80027b4:	6863      	ldr	r3, [r4, #4]
 80027b6:	6123      	str	r3, [r4, #16]
 80027b8:	2300      	movs	r3, #0
 80027ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027be:	e7aa      	b.n	8002716 <_printf_i+0x146>
 80027c0:	4632      	mov	r2, r6
 80027c2:	4649      	mov	r1, r9
 80027c4:	4640      	mov	r0, r8
 80027c6:	6923      	ldr	r3, [r4, #16]
 80027c8:	47d0      	blx	sl
 80027ca:	3001      	adds	r0, #1
 80027cc:	d0ad      	beq.n	800272a <_printf_i+0x15a>
 80027ce:	6823      	ldr	r3, [r4, #0]
 80027d0:	079b      	lsls	r3, r3, #30
 80027d2:	d413      	bmi.n	80027fc <_printf_i+0x22c>
 80027d4:	68e0      	ldr	r0, [r4, #12]
 80027d6:	9b03      	ldr	r3, [sp, #12]
 80027d8:	4298      	cmp	r0, r3
 80027da:	bfb8      	it	lt
 80027dc:	4618      	movlt	r0, r3
 80027de:	e7a6      	b.n	800272e <_printf_i+0x15e>
 80027e0:	2301      	movs	r3, #1
 80027e2:	4632      	mov	r2, r6
 80027e4:	4649      	mov	r1, r9
 80027e6:	4640      	mov	r0, r8
 80027e8:	47d0      	blx	sl
 80027ea:	3001      	adds	r0, #1
 80027ec:	d09d      	beq.n	800272a <_printf_i+0x15a>
 80027ee:	3501      	adds	r5, #1
 80027f0:	68e3      	ldr	r3, [r4, #12]
 80027f2:	9903      	ldr	r1, [sp, #12]
 80027f4:	1a5b      	subs	r3, r3, r1
 80027f6:	42ab      	cmp	r3, r5
 80027f8:	dcf2      	bgt.n	80027e0 <_printf_i+0x210>
 80027fa:	e7eb      	b.n	80027d4 <_printf_i+0x204>
 80027fc:	2500      	movs	r5, #0
 80027fe:	f104 0619 	add.w	r6, r4, #25
 8002802:	e7f5      	b.n	80027f0 <_printf_i+0x220>
 8002804:	08002b43 	.word	0x08002b43
 8002808:	08002b54 	.word	0x08002b54

0800280c <memmove>:
 800280c:	4288      	cmp	r0, r1
 800280e:	b510      	push	{r4, lr}
 8002810:	eb01 0402 	add.w	r4, r1, r2
 8002814:	d902      	bls.n	800281c <memmove+0x10>
 8002816:	4284      	cmp	r4, r0
 8002818:	4623      	mov	r3, r4
 800281a:	d807      	bhi.n	800282c <memmove+0x20>
 800281c:	1e43      	subs	r3, r0, #1
 800281e:	42a1      	cmp	r1, r4
 8002820:	d008      	beq.n	8002834 <memmove+0x28>
 8002822:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002826:	f803 2f01 	strb.w	r2, [r3, #1]!
 800282a:	e7f8      	b.n	800281e <memmove+0x12>
 800282c:	4601      	mov	r1, r0
 800282e:	4402      	add	r2, r0
 8002830:	428a      	cmp	r2, r1
 8002832:	d100      	bne.n	8002836 <memmove+0x2a>
 8002834:	bd10      	pop	{r4, pc}
 8002836:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800283a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800283e:	e7f7      	b.n	8002830 <memmove+0x24>

08002840 <_sbrk_r>:
 8002840:	b538      	push	{r3, r4, r5, lr}
 8002842:	2300      	movs	r3, #0
 8002844:	4d05      	ldr	r5, [pc, #20]	@ (800285c <_sbrk_r+0x1c>)
 8002846:	4604      	mov	r4, r0
 8002848:	4608      	mov	r0, r1
 800284a:	602b      	str	r3, [r5, #0]
 800284c:	f7fe f87c 	bl	8000948 <_sbrk>
 8002850:	1c43      	adds	r3, r0, #1
 8002852:	d102      	bne.n	800285a <_sbrk_r+0x1a>
 8002854:	682b      	ldr	r3, [r5, #0]
 8002856:	b103      	cbz	r3, 800285a <_sbrk_r+0x1a>
 8002858:	6023      	str	r3, [r4, #0]
 800285a:	bd38      	pop	{r3, r4, r5, pc}
 800285c:	20000200 	.word	0x20000200

08002860 <memchr>:
 8002860:	4603      	mov	r3, r0
 8002862:	b510      	push	{r4, lr}
 8002864:	b2c9      	uxtb	r1, r1
 8002866:	4402      	add	r2, r0
 8002868:	4293      	cmp	r3, r2
 800286a:	4618      	mov	r0, r3
 800286c:	d101      	bne.n	8002872 <memchr+0x12>
 800286e:	2000      	movs	r0, #0
 8002870:	e003      	b.n	800287a <memchr+0x1a>
 8002872:	7804      	ldrb	r4, [r0, #0]
 8002874:	3301      	adds	r3, #1
 8002876:	428c      	cmp	r4, r1
 8002878:	d1f6      	bne.n	8002868 <memchr+0x8>
 800287a:	bd10      	pop	{r4, pc}

0800287c <memcpy>:
 800287c:	440a      	add	r2, r1
 800287e:	4291      	cmp	r1, r2
 8002880:	f100 33ff 	add.w	r3, r0, #4294967295
 8002884:	d100      	bne.n	8002888 <memcpy+0xc>
 8002886:	4770      	bx	lr
 8002888:	b510      	push	{r4, lr}
 800288a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800288e:	4291      	cmp	r1, r2
 8002890:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002894:	d1f9      	bne.n	800288a <memcpy+0xe>
 8002896:	bd10      	pop	{r4, pc}

08002898 <_realloc_r>:
 8002898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800289c:	4607      	mov	r7, r0
 800289e:	4614      	mov	r4, r2
 80028a0:	460d      	mov	r5, r1
 80028a2:	b921      	cbnz	r1, 80028ae <_realloc_r+0x16>
 80028a4:	4611      	mov	r1, r2
 80028a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80028aa:	f7ff bc3b 	b.w	8002124 <_malloc_r>
 80028ae:	b92a      	cbnz	r2, 80028bc <_realloc_r+0x24>
 80028b0:	f7ff fbce 	bl	8002050 <_free_r>
 80028b4:	4625      	mov	r5, r4
 80028b6:	4628      	mov	r0, r5
 80028b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028bc:	f000 f81a 	bl	80028f4 <_malloc_usable_size_r>
 80028c0:	4284      	cmp	r4, r0
 80028c2:	4606      	mov	r6, r0
 80028c4:	d802      	bhi.n	80028cc <_realloc_r+0x34>
 80028c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80028ca:	d8f4      	bhi.n	80028b6 <_realloc_r+0x1e>
 80028cc:	4621      	mov	r1, r4
 80028ce:	4638      	mov	r0, r7
 80028d0:	f7ff fc28 	bl	8002124 <_malloc_r>
 80028d4:	4680      	mov	r8, r0
 80028d6:	b908      	cbnz	r0, 80028dc <_realloc_r+0x44>
 80028d8:	4645      	mov	r5, r8
 80028da:	e7ec      	b.n	80028b6 <_realloc_r+0x1e>
 80028dc:	42b4      	cmp	r4, r6
 80028de:	4622      	mov	r2, r4
 80028e0:	4629      	mov	r1, r5
 80028e2:	bf28      	it	cs
 80028e4:	4632      	movcs	r2, r6
 80028e6:	f7ff ffc9 	bl	800287c <memcpy>
 80028ea:	4629      	mov	r1, r5
 80028ec:	4638      	mov	r0, r7
 80028ee:	f7ff fbaf 	bl	8002050 <_free_r>
 80028f2:	e7f1      	b.n	80028d8 <_realloc_r+0x40>

080028f4 <_malloc_usable_size_r>:
 80028f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028f8:	1f18      	subs	r0, r3, #4
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	bfbc      	itt	lt
 80028fe:	580b      	ldrlt	r3, [r1, r0]
 8002900:	18c0      	addlt	r0, r0, r3
 8002902:	4770      	bx	lr

08002904 <_init>:
 8002904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002906:	bf00      	nop
 8002908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290a:	bc08      	pop	{r3}
 800290c:	469e      	mov	lr, r3
 800290e:	4770      	bx	lr

08002910 <_fini>:
 8002910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002912:	bf00      	nop
 8002914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002916:	bc08      	pop	{r3}
 8002918:	469e      	mov	lr, r3
 800291a:	4770      	bx	lr
