/*********************************************************************/
/* from regdef.v by regdef2h auto-generated C-header file            */
/* please see the regdef.html file for detailed register description */
/*********************************************************************/

#ifndef __NETIOL_REGDEF_S__
#define __NETIOL_REGDEF_S__


/* ===================================================================== */

/* Area of intlogic */

/* ===================================================================== */

#define Addr_NIOL_intlogic 0x00000000

/* ===================================================================== */

/* Area of sdm_adc */

/* ===================================================================== */

#define Addr_NIOL_sdm_adc 0x00000000

/* --------------------------------------------------------------------- */
/* Register sdm_adc_wait_mux */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_wait_mux     0x00000004
#define Adr_NIOL_sdm_adc_sdm_adc_wait_mux 0x00000004
#define Adr_NIOL_sdm_adc_wait_mux         0x00000004
#define DFLT_VAL_NIOL_sdm_adc_wait_mux    0x00000000

#define MSK_NIOL_sdm_adc_wait_mux_wait_mux         0x000000ff
#define SRT_NIOL_sdm_adc_wait_mux_wait_mux         0
#define DFLT_VAL_NIOL_sdm_adc_wait_mux_wait_mux    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_wait_mux_wait_mux 0x00000000

/* all used bits of 'NIOL_sdm_adc_wait_mux': */
#define MSK_USED_BITS_NIOL_sdm_adc_wait_mux 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_ac_low */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_ac_low     0x00000008
#define Adr_NIOL_sdm_adc_sdm_adc_ac_low 0x00000008
#define Adr_NIOL_sdm_adc_ac_low         0x00000008
#define DFLT_VAL_NIOL_sdm_adc_ac_low    0x00000010

#define MSK_NIOL_sdm_adc_ac_low_ac_low         0x0000fff0
#define SRT_NIOL_sdm_adc_ac_low_ac_low         4
#define DFLT_VAL_NIOL_sdm_adc_ac_low_ac_low    0x00000010
#define DFLT_BF_VAL_NIOL_sdm_adc_ac_low_ac_low 0x00000001

/* all used bits of 'NIOL_sdm_adc_ac_low': */
#define MSK_USED_BITS_NIOL_sdm_adc_ac_low 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register sdm_adc_ac_high */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_ac_high     0x0000000C
#define Adr_NIOL_sdm_adc_sdm_adc_ac_high 0x0000000C
#define Adr_NIOL_sdm_adc_ac_high         0x0000000C
#define DFLT_VAL_NIOL_sdm_adc_ac_high    0x00000000

#define MSK_NIOL_sdm_adc_ac_high_ac_high         0x0000fff0
#define SRT_NIOL_sdm_adc_ac_high_ac_high         4
#define DFLT_VAL_NIOL_sdm_adc_ac_high_ac_high    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_ac_high_ac_high 0x00000000

/* all used bits of 'NIOL_sdm_adc_ac_high': */
#define MSK_USED_BITS_NIOL_sdm_adc_ac_high 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register sdm_adc_sdm_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_sdm_cfg     0x00000010
#define Adr_NIOL_sdm_adc_sdm_adc_sdm_cfg 0x00000010
#define Adr_NIOL_sdm_adc_sdm_cfg         0x00000010
#define DFLT_VAL_NIOL_sdm_adc_sdm_cfg    0x00000003

#define MSK_NIOL_sdm_adc_sdm_cfg_clk_div             0x000000ff
#define SRT_NIOL_sdm_adc_sdm_cfg_clk_div             0
#define DFLT_VAL_NIOL_sdm_adc_sdm_cfg_clk_div        0x00000003
#define DFLT_BF_VAL_NIOL_sdm_adc_sdm_cfg_clk_div     0x00000003
#define MSK_NIOL_sdm_adc_sdm_cfg_spol                0x00000100
#define SRT_NIOL_sdm_adc_sdm_cfg_spol                8
#define DFLT_VAL_NIOL_sdm_adc_sdm_cfg_spol           0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_sdm_cfg_spol        0x00000000
#define MSK_NIOL_sdm_adc_sdm_cfg_clk_div_add         0x0000fe00
#define SRT_NIOL_sdm_adc_sdm_cfg_clk_div_add         9
#define DFLT_VAL_NIOL_sdm_adc_sdm_cfg_clk_div_add    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_sdm_cfg_clk_div_add 0x00000000

/* all used bits of 'NIOL_sdm_adc_sdm_cfg': */
#define MSK_USED_BITS_NIOL_sdm_adc_sdm_cfg 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_cic_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_cic_cfg     0x00000014
#define Adr_NIOL_sdm_adc_sdm_adc_cic_cfg 0x00000014
#define Adr_NIOL_sdm_adc_cic_cfg         0x00000014
#define DFLT_VAL_NIOL_sdm_adc_cic_cfg    0x00000000

#define MSK_NIOL_sdm_adc_cic_cfg_dr            0x00000007
#define SRT_NIOL_sdm_adc_cic_cfg_dr            0
#define DFLT_VAL_NIOL_sdm_adc_cic_cfg_dr       0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_cic_cfg_dr    0x00000000
#define MSK_NIOL_sdm_adc_cic_cfg_order         0x00000008
#define SRT_NIOL_sdm_adc_cic_cfg_order         3
#define DFLT_VAL_NIOL_sdm_adc_cic_cfg_order    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_cic_cfg_order 0x00000000

/* all used bits of 'NIOL_sdm_adc_cic_cfg': */
#define MSK_USED_BITS_NIOL_sdm_adc_cic_cfg 0x0000000f

/* --------------------------------------------------------------------- */
/* Register sdm_adc_sum_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_sum_cfg     0x00000018
#define Adr_NIOL_sdm_adc_sdm_adc_sum_cfg 0x00000018
#define Adr_NIOL_sdm_adc_sum_cfg         0x00000018
#define DFLT_VAL_NIOL_sdm_adc_sum_cfg    0x00000000

#define MSK_NIOL_sdm_adc_sum_cfg_no            0x000003ff
#define SRT_NIOL_sdm_adc_sum_cfg_no            0
#define DFLT_VAL_NIOL_sdm_adc_sum_cfg_no       0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_sum_cfg_no    0x00000000
#define MSK_NIOL_sdm_adc_sum_cfg_shift         0x00003c00
#define SRT_NIOL_sdm_adc_sum_cfg_shift         10
#define DFLT_VAL_NIOL_sdm_adc_sum_cfg_shift    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_sum_cfg_shift 0x00000000

/* all used bits of 'NIOL_sdm_adc_sum_cfg': */
#define MSK_USED_BITS_NIOL_sdm_adc_sum_cfg 0x00003fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_pc */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_pc     0x0000001C
#define Adr_NIOL_sdm_adc_sdm_adc_pc 0x0000001C
#define Adr_NIOL_sdm_adc_pc         0x0000001C
#define DFLT_VAL_NIOL_sdm_adc_pc    0x00000000

#define MSK_NIOL_sdm_adc_pc_pc         0x0000fffe
#define SRT_NIOL_sdm_adc_pc_pc         1
#define DFLT_VAL_NIOL_sdm_adc_pc_pc    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_pc_pc 0x00000000

/* all used bits of 'NIOL_sdm_adc_pc': */
#define MSK_USED_BITS_NIOL_sdm_adc_pc 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register sdm_adc_tadr */
/* => State (read only) */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_tadr     0x00000020
#define Adr_NIOL_sdm_adc_sdm_adc_tadr 0x00000020
#define Adr_NIOL_sdm_adc_tadr         0x00000020
#define DFLT_VAL_NIOL_sdm_adc_tadr    0x00000000

#define MSK_NIOL_sdm_adc_tadr_tadr         0x0000fffe
#define SRT_NIOL_sdm_adc_tadr_tadr         1
#define DFLT_VAL_NIOL_sdm_adc_tadr_tadr    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_tadr_tadr 0x00000000

/* all used bits of 'NIOL_sdm_adc_tadr': */
#define MSK_USED_BITS_NIOL_sdm_adc_tadr 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register sdm_adc_command */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_command     0x00000024
#define Adr_NIOL_sdm_adc_sdm_adc_command 0x00000024
#define Adr_NIOL_sdm_adc_command         0x00000024

#define MSK_NIOL_sdm_adc_command_command 0x0000ffff
#define SRT_NIOL_sdm_adc_command_command 0

/* all used bits of 'NIOL_sdm_adc_command': */
#define MSK_USED_BITS_NIOL_sdm_adc_command 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_cic */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_cic     0x00000028
#define Adr_NIOL_sdm_adc_sdm_adc_cic 0x00000028
#define Adr_NIOL_sdm_adc_cic         0x00000028

#define MSK_NIOL_sdm_adc_cic_cic 0x0000ffff
#define SRT_NIOL_sdm_adc_cic_cic 0

/* all used bits of 'NIOL_sdm_adc_cic': */
#define MSK_USED_BITS_NIOL_sdm_adc_cic 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_sum32_lw */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_sum32_lw     0x0000002C
#define Adr_NIOL_sdm_adc_sdm_adc_sum32_lw 0x0000002C
#define Adr_NIOL_sdm_adc_sum32_lw         0x0000002C

#define MSK_NIOL_sdm_adc_sum32_lw_sum32_lw 0x0000ffff
#define SRT_NIOL_sdm_adc_sum32_lw_sum32_lw 0

/* all used bits of 'NIOL_sdm_adc_sum32_lw': */
#define MSK_USED_BITS_NIOL_sdm_adc_sum32_lw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_sum32_hw */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_sum32_hw     0x00000030
#define Adr_NIOL_sdm_adc_sdm_adc_sum32_hw 0x00000030
#define Adr_NIOL_sdm_adc_sum32_hw         0x00000030

#define MSK_NIOL_sdm_adc_sum32_hw_sum32_hw   0x000003ff
#define SRT_NIOL_sdm_adc_sum32_hw_sum32_hw   0
#define MSK_NIOL_sdm_adc_sum32_hw_sum32_sign 0x0000fc00
#define SRT_NIOL_sdm_adc_sum32_hw_sum32_sign 10

/* all used bits of 'NIOL_sdm_adc_sum32_hw': */
#define MSK_USED_BITS_NIOL_sdm_adc_sum32_hw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_sum */
/* => IRQ */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_sum     0x00000034
#define Adr_NIOL_sdm_adc_sdm_adc_sum 0x00000034
#define Adr_NIOL_sdm_adc_sum         0x00000034

#define MSK_NIOL_sdm_adc_sum_sum 0x0000ffff
#define SRT_NIOL_sdm_adc_sum_sum 0

/* all used bits of 'NIOL_sdm_adc_sum': */
#define MSK_USED_BITS_NIOL_sdm_adc_sum 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_irq_raw */
/* => IRQ raw event register */
/*    Writing a '1' to a bit position with an event type IRQ will clear the event flag. */
/*    Writing to bit positions with a 'status' type IRQ has no effect. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_irq_raw     0x00000038
#define Adr_NIOL_sdm_adc_sdm_adc_irq_raw 0x00000038
#define Adr_NIOL_sdm_adc_irq_raw         0x00000038
#define DFLT_VAL_NIOL_sdm_adc_irq_raw    0x00000001

#define MSK_NIOL_sdm_adc_irq_raw_en                    0x00000001
#define SRT_NIOL_sdm_adc_irq_raw_en                    0
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_en               0x00000001
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_en            0x00000001
#define MSK_NIOL_sdm_adc_irq_raw_cic_evt               0x00000002
#define SRT_NIOL_sdm_adc_irq_raw_cic_evt               1
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_cic_evt          0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_cic_evt       0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq0_evt          0x00000004
#define SRT_NIOL_sdm_adc_irq_raw_set_irq0_evt          2
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq0_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq0_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq1_evt          0x00000008
#define SRT_NIOL_sdm_adc_irq_raw_set_irq1_evt          3
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq1_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq1_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq2_evt          0x00000010
#define SRT_NIOL_sdm_adc_irq_raw_set_irq2_evt          4
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq2_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq2_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq3_evt          0x00000020
#define SRT_NIOL_sdm_adc_irq_raw_set_irq3_evt          5
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq3_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq3_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq4_evt          0x00000040
#define SRT_NIOL_sdm_adc_irq_raw_set_irq4_evt          6
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq4_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq4_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq5_evt          0x00000080
#define SRT_NIOL_sdm_adc_irq_raw_set_irq5_evt          7
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq5_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq5_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq6_evt          0x00000100
#define SRT_NIOL_sdm_adc_irq_raw_set_irq6_evt          8
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq6_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq6_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_set_irq7_evt          0x00000200
#define SRT_NIOL_sdm_adc_irq_raw_set_irq7_evt          9
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_set_irq7_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_set_irq7_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_acc_err_evt           0x00000400
#define SRT_NIOL_sdm_adc_irq_raw_acc_err_evt           10
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_acc_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_acc_err_evt   0x00000000
#define MSK_NIOL_sdm_adc_irq_raw_instr_err_evt         0x00000800
#define SRT_NIOL_sdm_adc_irq_raw_instr_err_evt         11
#define DFLT_VAL_NIOL_sdm_adc_irq_raw_instr_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_raw_instr_err_evt 0x00000000

/* all used bits of 'NIOL_sdm_adc_irq_raw': */
#define MSK_USED_BITS_NIOL_sdm_adc_irq_raw 0x00000fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_irq_masked */
/* => Masked IRQ register */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_irq_masked     0x0000003C
#define Adr_NIOL_sdm_adc_sdm_adc_irq_masked 0x0000003C
#define Adr_NIOL_sdm_adc_irq_masked         0x0000003C

#define MSK_NIOL_sdm_adc_irq_masked_en            0x00000001
#define SRT_NIOL_sdm_adc_irq_masked_en            0
#define MSK_NIOL_sdm_adc_irq_masked_cic_evt       0x00000002
#define SRT_NIOL_sdm_adc_irq_masked_cic_evt       1
#define MSK_NIOL_sdm_adc_irq_masked_set_irq0_evt  0x00000004
#define SRT_NIOL_sdm_adc_irq_masked_set_irq0_evt  2
#define MSK_NIOL_sdm_adc_irq_masked_set_irq1_evt  0x00000008
#define SRT_NIOL_sdm_adc_irq_masked_set_irq1_evt  3
#define MSK_NIOL_sdm_adc_irq_masked_set_irq2_evt  0x00000010
#define SRT_NIOL_sdm_adc_irq_masked_set_irq2_evt  4
#define MSK_NIOL_sdm_adc_irq_masked_set_irq3_evt  0x00000020
#define SRT_NIOL_sdm_adc_irq_masked_set_irq3_evt  5
#define MSK_NIOL_sdm_adc_irq_masked_set_irq4_evt  0x00000040
#define SRT_NIOL_sdm_adc_irq_masked_set_irq4_evt  6
#define MSK_NIOL_sdm_adc_irq_masked_set_irq5_evt  0x00000080
#define SRT_NIOL_sdm_adc_irq_masked_set_irq5_evt  7
#define MSK_NIOL_sdm_adc_irq_masked_set_irq6_evt  0x00000100
#define SRT_NIOL_sdm_adc_irq_masked_set_irq6_evt  8
#define MSK_NIOL_sdm_adc_irq_masked_set_irq7_evt  0x00000200
#define SRT_NIOL_sdm_adc_irq_masked_set_irq7_evt  9
#define MSK_NIOL_sdm_adc_irq_masked_acc_err_evt   0x00000400
#define SRT_NIOL_sdm_adc_irq_masked_acc_err_evt   10
#define MSK_NIOL_sdm_adc_irq_masked_instr_err_evt 0x00000800
#define SRT_NIOL_sdm_adc_irq_masked_instr_err_evt 11

/* all used bits of 'NIOL_sdm_adc_irq_masked': */
#define MSK_USED_BITS_NIOL_sdm_adc_irq_masked 0x00000fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_irq_msk_set */
/* => IRQ mask set register */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_irq_msk_set     0x00000040
#define Adr_NIOL_sdm_adc_sdm_adc_irq_msk_set 0x00000040
#define Adr_NIOL_sdm_adc_irq_msk_set         0x00000040
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set    0x00000000

#define MSK_NIOL_sdm_adc_irq_msk_set_en                    0x00000001
#define SRT_NIOL_sdm_adc_irq_msk_set_en                    0
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_en               0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_en            0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_cic_evt               0x00000002
#define SRT_NIOL_sdm_adc_irq_msk_set_cic_evt               1
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_cic_evt          0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_cic_evt       0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq0_evt          0x00000004
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq0_evt          2
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq0_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq0_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq1_evt          0x00000008
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq1_evt          3
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq1_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq1_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq2_evt          0x00000010
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq2_evt          4
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq2_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq2_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq3_evt          0x00000020
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq3_evt          5
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq3_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq3_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq4_evt          0x00000040
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq4_evt          6
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq4_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq4_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq5_evt          0x00000080
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq5_evt          7
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq5_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq5_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq6_evt          0x00000100
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq6_evt          8
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq6_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq6_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_set_irq7_evt          0x00000200
#define SRT_NIOL_sdm_adc_irq_msk_set_set_irq7_evt          9
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_set_irq7_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_set_irq7_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_acc_err_evt           0x00000400
#define SRT_NIOL_sdm_adc_irq_msk_set_acc_err_evt           10
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_acc_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_acc_err_evt   0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_set_instr_err_evt         0x00000800
#define SRT_NIOL_sdm_adc_irq_msk_set_instr_err_evt         11
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_set_instr_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_set_instr_err_evt 0x00000000

/* all used bits of 'NIOL_sdm_adc_irq_msk_set': */
#define MSK_USED_BITS_NIOL_sdm_adc_irq_msk_set 0x00000fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_irq_msk_reset */
/* => IRQ mask reset register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_irq_msk_reset     0x00000044
#define Adr_NIOL_sdm_adc_sdm_adc_irq_msk_reset 0x00000044
#define Adr_NIOL_sdm_adc_irq_msk_reset         0x00000044
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset    0x00000000

#define MSK_NIOL_sdm_adc_irq_msk_reset_en                    0x00000001
#define SRT_NIOL_sdm_adc_irq_msk_reset_en                    0
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_en               0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_en            0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_cic_evt               0x00000002
#define SRT_NIOL_sdm_adc_irq_msk_reset_cic_evt               1
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_cic_evt          0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_cic_evt       0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq0_evt          0x00000004
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq0_evt          2
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq0_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq0_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq1_evt          0x00000008
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq1_evt          3
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq1_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq1_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq2_evt          0x00000010
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq2_evt          4
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq2_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq2_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq3_evt          0x00000020
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq3_evt          5
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq3_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq3_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq4_evt          0x00000040
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq4_evt          6
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq4_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq4_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq5_evt          0x00000080
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq5_evt          7
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq5_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq5_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq6_evt          0x00000100
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq6_evt          8
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq6_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq6_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_set_irq7_evt          0x00000200
#define SRT_NIOL_sdm_adc_irq_msk_reset_set_irq7_evt          9
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq7_evt     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_set_irq7_evt  0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_acc_err_evt           0x00000400
#define SRT_NIOL_sdm_adc_irq_msk_reset_acc_err_evt           10
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_acc_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_acc_err_evt   0x00000000
#define MSK_NIOL_sdm_adc_irq_msk_reset_instr_err_evt         0x00000800
#define SRT_NIOL_sdm_adc_irq_msk_reset_instr_err_evt         11
#define DFLT_VAL_NIOL_sdm_adc_irq_msk_reset_instr_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_irq_msk_reset_instr_err_evt 0x00000000

/* all used bits of 'NIOL_sdm_adc_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_sdm_adc_irq_msk_reset 0x00000fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_irq_no */
/* => IRQ number register */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_irq_no     0x00000048
#define Adr_NIOL_sdm_adc_sdm_adc_irq_no 0x00000048
#define Adr_NIOL_sdm_adc_irq_no         0x00000048

#define MSK_NIOL_sdm_adc_irq_no_irq_no 0x0000ffff
#define SRT_NIOL_sdm_adc_irq_no_irq_no 0

/* all used bits of 'NIOL_sdm_adc_irq_no': */
#define MSK_USED_BITS_NIOL_sdm_adc_irq_no 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_sdm_pga_vimux */
/* => Interface to analog part */
/*    These registers directly control (D2A) or sample (A2D) the signals to the analog part. When the module is enabled (CFG.en=1) some of these values are also written by the module. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_sdm_pga_vimux     0x0000004C
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_sdm_pga_vimux 0x0000004C
#define Adr_NIOL_sdm_adc_d2a_sdm_pga_vimux         0x0000004C
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux    0x00000000

#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_on           0x00000001
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_on           0
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_on      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_on   0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_clk          0x00000002
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_clk          1
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_clk     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_sdm_clk  0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_on           0x00000004
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_on           2
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_on      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_on   0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_sel          0x00000018
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_sel          3
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_sel     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_sel  0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_gain         0x00000060
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_gain         5
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_gain    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_pga_gain 0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_oe          0x00000080
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_oe          7
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_sel         0x00001f00
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_sel         8
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_vmux_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_oe          0x00002000
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_oe          13
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_sel         0x0000c000
#define SRT_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_sel         14
#define DFLT_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_sdm_pga_vimux_d_adc_imux_sel 0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_sdm_pga_vimux': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_sdm_pga_vimux 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_port_a */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_port_a     0x00000050
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_port_a 0x00000050
#define Adr_NIOL_sdm_adc_d2a_port_a         0x00000050
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a    0x00000000

#define MSK_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_oe           0x00000001
#define SRT_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_oe           0
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_oe      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_oe   0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_sel          0x00000006
#define SRT_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_sel          1
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_sel     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_a_d_iol_a_vsense_sel  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_oe          0x00000008
#define SRT_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_oe          3
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_sel         0x00000030
#define SRT_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_sel         4
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_isense_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_a_d_gate_a_sense_swap         0x000001c0
#define SRT_NIOL_sdm_adc_d2a_port_a_d_gate_a_sense_swap         6
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_sense_swap    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_a_d_gate_a_sense_swap 0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_port_a': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_port_a 0x000001ff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_port_b */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_port_b     0x00000054
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_port_b 0x00000054
#define Adr_NIOL_sdm_adc_d2a_port_b         0x00000054
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b    0x00000000

#define MSK_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_oe           0x00000001
#define SRT_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_oe           0
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_oe      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_oe   0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_sel          0x00000006
#define SRT_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_sel          1
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_sel     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_b_d_iol_b_vsense_sel  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_oe          0x00000008
#define SRT_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_oe          3
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_sel         0x00000030
#define SRT_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_sel         4
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_isense_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_b_d_gate_b_sense_swap         0x000001c0
#define SRT_NIOL_sdm_adc_d2a_port_b_d_gate_b_sense_swap         6
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_sense_swap    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_b_d_gate_b_sense_swap 0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_port_b': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_port_b 0x000001ff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_port_c */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_port_c     0x00000058
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_port_c 0x00000058
#define Adr_NIOL_sdm_adc_d2a_port_c         0x00000058
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c    0x00000000

#define MSK_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_oe           0x00000001
#define SRT_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_oe           0
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_oe      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_oe   0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_sel          0x00000006
#define SRT_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_sel          1
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_sel     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_c_d_iol_c_vsense_sel  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_oe          0x00000008
#define SRT_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_oe          3
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_sel         0x00000030
#define SRT_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_sel         4
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_isense_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_c_d_gate_c_sense_swap         0x000001c0
#define SRT_NIOL_sdm_adc_d2a_port_c_d_gate_c_sense_swap         6
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_sense_swap    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_c_d_gate_c_sense_swap 0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_port_c': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_port_c 0x000001ff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_port_d */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_port_d     0x0000005C
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_port_d 0x0000005C
#define Adr_NIOL_sdm_adc_d2a_port_d         0x0000005C
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d    0x00000000

#define MSK_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_oe           0x00000001
#define SRT_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_oe           0
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_oe      0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_oe   0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_sel          0x00000006
#define SRT_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_sel          1
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_sel     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_d_d_iol_d_vsense_sel  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_oe          0x00000008
#define SRT_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_oe          3
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_sel         0x00000030
#define SRT_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_sel         4
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_isense_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_port_d_d_gate_d_sense_swap         0x000001c0
#define SRT_NIOL_sdm_adc_d2a_port_d_d_gate_d_sense_swap         6
#define DFLT_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_sense_swap    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_port_d_d_gate_d_sense_swap 0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_port_d': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_port_d 0x000001ff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_d2a_di_x_tdio */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_d2a_di_x_tdio     0x00000060
#define Adr_NIOL_sdm_adc_sdm_adc_d2a_di_x_tdio 0x00000060
#define Adr_NIOL_sdm_adc_d2a_di_x_tdio         0x00000060
#define DFLT_VAL_NIOL_sdm_adc_d2a_di_x_tdio    0x00000000

#define MSK_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_oe          0x00000001
#define SRT_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_oe          0
#define DFLT_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_oe  0x00000000
#define MSK_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_sel         0x00000002
#define SRT_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_sel         1
#define DFLT_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_di_x_vsense_sel 0x00000000
#define MSK_NIOL_sdm_adc_d2a_di_x_tdio_d_adc_tdio_on             0x00000004
#define SRT_NIOL_sdm_adc_d2a_di_x_tdio_d_adc_tdio_on             2
#define DFLT_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_adc_tdio_on        0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_d2a_di_x_tdio_d_adc_tdio_on     0x00000000

/* all used bits of 'NIOL_sdm_adc_d2a_di_x_tdio': */
#define MSK_USED_BITS_NIOL_sdm_adc_d2a_di_x_tdio 0x00000007

/* --------------------------------------------------------------------- */
/* Register sdm_adc_iomux_ai_gpo */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_iomux_ai_gpo     0x00000064
#define Adr_NIOL_sdm_adc_sdm_adc_iomux_ai_gpo 0x00000064
#define Adr_NIOL_sdm_adc_iomux_ai_gpo         0x00000064
#define DFLT_VAL_NIOL_sdm_adc_iomux_ai_gpo    0x00000000

#define MSK_NIOL_sdm_adc_iomux_ai_gpo_gpz_out         0x0000000f
#define SRT_NIOL_sdm_adc_iomux_ai_gpo_gpz_out         0
#define DFLT_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpz_out    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpz_out 0x00000000
#define MSK_NIOL_sdm_adc_iomux_ai_gpo_gpz_oe          0x000000f0
#define SRT_NIOL_sdm_adc_iomux_ai_gpo_gpz_oe          4
#define DFLT_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpz_oe     0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpz_oe  0x00000000
#define MSK_NIOL_sdm_adc_iomux_ai_gpo_gpo             0x00000f00
#define SRT_NIOL_sdm_adc_iomux_ai_gpo_gpo             8
#define DFLT_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpo        0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_iomux_ai_gpo_gpo     0x00000000

/* all used bits of 'NIOL_sdm_adc_iomux_ai_gpo': */
#define MSK_USED_BITS_NIOL_sdm_adc_iomux_ai_gpo 0x00000fff

/* --------------------------------------------------------------------- */
/* Register sdm_adc_a2d_sdm */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_a2d_sdm     0x00000068
#define Adr_NIOL_sdm_adc_sdm_adc_a2d_sdm 0x00000068
#define Adr_NIOL_sdm_adc_a2d_sdm         0x00000068

#define MSK_NIOL_sdm_adc_a2d_sdm_d_adc_sdm_data 0x00000001
#define SRT_NIOL_sdm_adc_a2d_sdm_d_adc_sdm_data 0

/* all used bits of 'NIOL_sdm_adc_a2d_sdm': */
#define MSK_USED_BITS_NIOL_sdm_adc_a2d_sdm 0x00000001

/* --------------------------------------------------------------------- */
/* Register sdm_adc_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sdm_adc_cfg     0x00000070
#define Adr_NIOL_sdm_adc_sdm_adc_cfg 0x00000070
#define Adr_NIOL_sdm_adc_cfg         0x00000070
#define DFLT_VAL_NIOL_sdm_adc_cfg    0x00000000

#define MSK_NIOL_sdm_adc_cfg_en             0x00000001
#define SRT_NIOL_sdm_adc_cfg_en             0
#define DFLT_VAL_NIOL_sdm_adc_cfg_en        0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_cfg_en     0x00000000
#define MSK_NIOL_sdm_adc_cfg_sdm_en         0x00000002
#define SRT_NIOL_sdm_adc_cfg_sdm_en         1
#define DFLT_VAL_NIOL_sdm_adc_cfg_sdm_en    0x00000000
#define DFLT_BF_VAL_NIOL_sdm_adc_cfg_sdm_en 0x00000000

/* all used bits of 'NIOL_sdm_adc_cfg': */
#define MSK_USED_BITS_NIOL_sdm_adc_cfg 0x00000003


/* ===================================================================== */

/* Area of pio */

/* ===================================================================== */

#define Addr_NIOL_pio 0x00000080

/* --------------------------------------------------------------------- */
/* Register pio_out */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_out  0x00000000
#define Adr_NIOL_pio_pio_out  0x00000080
#define Adr_NIOL_pio_out      0x00000080
#define DFLT_VAL_NIOL_pio_out 0x00000000

#define MSK_NIOL_pio_out_val         0x00003fff
#define SRT_NIOL_pio_out_val         0
#define DFLT_VAL_NIOL_pio_out_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_out_val 0x00000000

/* all used bits of 'NIOL_pio_out': */
#define MSK_USED_BITS_NIOL_pio_out 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_out_set */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_out_set  0x00000004
#define Adr_NIOL_pio_pio_out_set  0x00000084
#define Adr_NIOL_pio_out_set      0x00000084
#define DFLT_VAL_NIOL_pio_out_set 0x00000000

#define MSK_NIOL_pio_out_set_val         0x00003fff
#define SRT_NIOL_pio_out_set_val         0
#define DFLT_VAL_NIOL_pio_out_set_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_out_set_val 0x00000000

/* all used bits of 'NIOL_pio_out_set': */
#define MSK_USED_BITS_NIOL_pio_out_set 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_out_clr */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_out_clr  0x00000008
#define Adr_NIOL_pio_pio_out_clr  0x00000088
#define Adr_NIOL_pio_out_clr      0x00000088
#define DFLT_VAL_NIOL_pio_out_clr 0x00000000

#define MSK_NIOL_pio_out_clr_val         0x00003fff
#define SRT_NIOL_pio_out_clr_val         0
#define DFLT_VAL_NIOL_pio_out_clr_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_out_clr_val 0x00000000

/* all used bits of 'NIOL_pio_out_clr': */
#define MSK_USED_BITS_NIOL_pio_out_clr 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_oe */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_oe  0x0000000C
#define Adr_NIOL_pio_pio_oe  0x0000008C
#define Adr_NIOL_pio_oe      0x0000008C
#define DFLT_VAL_NIOL_pio_oe 0x00000000

#define MSK_NIOL_pio_oe_val         0x00003fff
#define SRT_NIOL_pio_oe_val         0
#define DFLT_VAL_NIOL_pio_oe_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_oe_val 0x00000000

/* all used bits of 'NIOL_pio_oe': */
#define MSK_USED_BITS_NIOL_pio_oe 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_oe_set */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_oe_set  0x00000010
#define Adr_NIOL_pio_pio_oe_set  0x00000090
#define Adr_NIOL_pio_oe_set      0x00000090
#define DFLT_VAL_NIOL_pio_oe_set 0x00000000

#define MSK_NIOL_pio_oe_set_val         0x00003fff
#define SRT_NIOL_pio_oe_set_val         0
#define DFLT_VAL_NIOL_pio_oe_set_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_oe_set_val 0x00000000

/* all used bits of 'NIOL_pio_oe_set': */
#define MSK_USED_BITS_NIOL_pio_oe_set 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_oe_clr */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_oe_clr  0x00000014
#define Adr_NIOL_pio_pio_oe_clr  0x00000094
#define Adr_NIOL_pio_oe_clr      0x00000094
#define DFLT_VAL_NIOL_pio_oe_clr 0x00000000

#define MSK_NIOL_pio_oe_clr_val         0x00003fff
#define SRT_NIOL_pio_oe_clr_val         0
#define DFLT_VAL_NIOL_pio_oe_clr_val    0x00000000
#define DFLT_BF_VAL_NIOL_pio_oe_clr_val 0x00000000

/* all used bits of 'NIOL_pio_oe_clr': */
#define MSK_USED_BITS_NIOL_pio_oe_clr 0x00003fff

/* --------------------------------------------------------------------- */
/* Register pio_in */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pio_in 0x00000018
#define Adr_NIOL_pio_pio_in 0x00000098
#define Adr_NIOL_pio_in     0x00000098

#define MSK_NIOL_pio_in_val 0x00003fff
#define SRT_NIOL_pio_in_val 0

/* all used bits of 'NIOL_pio_in': */
#define MSK_USED_BITS_NIOL_pio_in 0x00003fff


/* ===================================================================== */

/* AREA hispi_reg_interface */
/* Area of hispi */

/* ===================================================================== */

#define Addr_NIOL_hispi 0x00000100

/* --------------------------------------------------------------------- */
/* Register hispi_reserved_sda0 */
/* => The adr_hispi_reserved_sda? registers are placeholders for addresses used to identify SDA frames. These addresses are not */
/*    accessible by HISPI and thus no hardware should be placed at them. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_reserved_sda0   0x00000000
#define Adr_NIOL_hispi_hispi_reserved_sda0 0x00000100
#define Adr_NIOL_hispi_reserved_sda0       0x00000100

#define MSK_NIOL_hispi_reserved_sda0_val 0x0000ffff
#define SRT_NIOL_hispi_reserved_sda0_val 0

/* all used bits of 'NIOL_hispi_reserved_sda0': */
#define MSK_USED_BITS_NIOL_hispi_reserved_sda0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_reserved_sda1 */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_reserved_sda1   0x00000004
#define Adr_NIOL_hispi_hispi_reserved_sda1 0x00000104
#define Adr_NIOL_hispi_reserved_sda1       0x00000104

#define MSK_NIOL_hispi_reserved_sda1_val 0x0000ffff
#define SRT_NIOL_hispi_reserved_sda1_val 0

/* all used bits of 'NIOL_hispi_reserved_sda1': */
#define MSK_USED_BITS_NIOL_hispi_reserved_sda1 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_reserved_sda2 */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_reserved_sda2   0x00000008
#define Adr_NIOL_hispi_hispi_reserved_sda2 0x00000108
#define Adr_NIOL_hispi_reserved_sda2       0x00000108

#define MSK_NIOL_hispi_reserved_sda2_val 0x0000ffff
#define SRT_NIOL_hispi_reserved_sda2_val 0

/* all used bits of 'NIOL_hispi_reserved_sda2': */
#define MSK_USED_BITS_NIOL_hispi_reserved_sda2 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_reserved_sda3 */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_reserved_sda3   0x0000000C
#define Adr_NIOL_hispi_hispi_reserved_sda3 0x0000010C
#define Adr_NIOL_hispi_reserved_sda3       0x0000010C

#define MSK_NIOL_hispi_reserved_sda3_val 0x0000ffff
#define SRT_NIOL_hispi_reserved_sda3_val 0

/* all used bits of 'NIOL_hispi_reserved_sda3': */
#define MSK_USED_BITS_NIOL_hispi_reserved_sda3 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_reserved_sda4 */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_reserved_sda4   0x00000010
#define Adr_NIOL_hispi_hispi_reserved_sda4 0x00000110
#define Adr_NIOL_hispi_reserved_sda4       0x00000110

#define MSK_NIOL_hispi_reserved_sda4_val 0x0000ffff
#define SRT_NIOL_hispi_reserved_sda4_val 0

/* all used bits of 'NIOL_hispi_reserved_sda4': */
#define MSK_USED_BITS_NIOL_hispi_reserved_sda4 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_cfg */
/* => CFG Register */
/*    The SCK domain samples these parameters from the CLK Domain just before they are used, no resynchronization is performed */
/*    Thus it is required to perform a reset, if these parameters are changed */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cfg   0x00000014
#define Adr_NIOL_hispi_hispi_cfg 0x00000114
#define Adr_NIOL_hispi_cfg       0x00000114
#define DFLT_VAL_NIOL_hispi_cfg  0x00000000

#define MSK_NIOL_hispi_cfg_irq_pos                 0x0000000f
#define SRT_NIOL_hispi_cfg_irq_pos                 0
#define DFLT_VAL_NIOL_hispi_cfg_irq_pos            0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_irq_pos         0x00000000
#define MSK_NIOL_hispi_cfg_sync_out_offset         0x00001ff0
#define SRT_NIOL_hispi_cfg_sync_out_offset         4
#define DFLT_VAL_NIOL_hispi_cfg_sync_out_offset    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_sync_out_offset 0x00000000

/* all used bits of 'NIOL_hispi_cfg': */
#define MSK_USED_BITS_NIOL_hispi_cfg 0x00001fff

/* --------------------------------------------------------------------- */
/* Register hispi_cfg_miso */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cfg_miso   0x00000018
#define Adr_NIOL_hispi_hispi_cfg_miso 0x00000118
#define Adr_NIOL_hispi_cfg_miso       0x00000118
#define DFLT_VAL_NIOL_hispi_cfg_miso  0x00000000

#define MSK_NIOL_hispi_cfg_miso_early          0x00000001
#define SRT_NIOL_hispi_cfg_miso_early          0
#define DFLT_VAL_NIOL_hispi_cfg_miso_early     0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_miso_early  0x00000000
#define MSK_NIOL_hispi_cfg_miso_on_irq         0x00000006
#define SRT_NIOL_hispi_cfg_miso_on_irq         1
#define DFLT_VAL_NIOL_hispi_cfg_miso_on_irq    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_miso_on_irq 0x00000000
#define MSK_NIOL_hispi_cfg_miso_delay          0x00000038
#define SRT_NIOL_hispi_cfg_miso_delay          3
#define DFLT_VAL_NIOL_hispi_cfg_miso_delay     0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_miso_delay  0x00000000

/* all used bits of 'NIOL_hispi_cfg_miso': */
#define MSK_USED_BITS_NIOL_hispi_cfg_miso 0x0000003f

/* --------------------------------------------------------------------- */
/* Register hispi_cfg_idle */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cfg_idle   0x0000001C
#define Adr_NIOL_hispi_hispi_cfg_idle 0x0000011C
#define Adr_NIOL_hispi_cfg_idle       0x0000011C
#define DFLT_VAL_NIOL_hispi_cfg_idle  0x000000c8

#define MSK_NIOL_hispi_cfg_idle_idle_time           0x000007ff
#define SRT_NIOL_hispi_cfg_idle_idle_time           0
#define DFLT_VAL_NIOL_hispi_cfg_idle_idle_time      0x000000c8
#define DFLT_BF_VAL_NIOL_hispi_cfg_idle_idle_time   0x000000c8
#define MSK_NIOL_hispi_cfg_idle_idle_action         0x00000800
#define SRT_NIOL_hispi_cfg_idle_idle_action         11
#define DFLT_VAL_NIOL_hispi_cfg_idle_idle_action    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_idle_idle_action 0x00000000

/* all used bits of 'NIOL_hispi_cfg_idle': */
#define MSK_USED_BITS_NIOL_hispi_cfg_idle 0x00000fff

/* --------------------------------------------------------------------- */
/* Register hispi_cfg_ac_high */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cfg_ac_high   0x00000020
#define Adr_NIOL_hispi_hispi_cfg_ac_high 0x00000120
#define Adr_NIOL_hispi_cfg_ac_high       0x00000120
#define DFLT_VAL_NIOL_hispi_cfg_ac_high  0x0000fff0

#define MSK_NIOL_hispi_cfg_ac_high_val         0x0000fff0
#define SRT_NIOL_hispi_cfg_ac_high_val         4
#define DFLT_VAL_NIOL_hispi_cfg_ac_high_val    0x0000fff0
#define DFLT_BF_VAL_NIOL_hispi_cfg_ac_high_val 0x00000fff

/* all used bits of 'NIOL_hispi_cfg_ac_high': */
#define MSK_USED_BITS_NIOL_hispi_cfg_ac_high 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register hispi_cfg_ac_low */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cfg_ac_low   0x00000024
#define Adr_NIOL_hispi_hispi_cfg_ac_low 0x00000124
#define Adr_NIOL_hispi_cfg_ac_low       0x00000124
#define DFLT_VAL_NIOL_hispi_cfg_ac_low  0x00000000

#define MSK_NIOL_hispi_cfg_ac_low_val         0x0000fff0
#define SRT_NIOL_hispi_cfg_ac_low_val         4
#define DFLT_VAL_NIOL_hispi_cfg_ac_low_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cfg_ac_low_val 0x00000000

/* all used bits of 'NIOL_hispi_cfg_ac_low': */
#define MSK_USED_BITS_NIOL_hispi_cfg_ac_low 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register hispi_cmd */
/* => CMD Register */
/*    Resets front end of HISPI or entire SoC. */
/*    This register can always be written via HISPI regardless of the state of its access control. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_cmd   0x00000028
#define Adr_NIOL_hispi_hispi_cmd 0x00000128
#define Adr_NIOL_hispi_cmd       0x00000128
#define DFLT_VAL_NIOL_hispi_cmd  0x00000000

#define MSK_NIOL_hispi_cmd_reset_sck         0x00000001
#define SRT_NIOL_hispi_cmd_reset_sck         0
#define DFLT_VAL_NIOL_hispi_cmd_reset_sck    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cmd_reset_sck 0x00000000
#define MSK_NIOL_hispi_cmd_reset_sys         0x00000002
#define SRT_NIOL_hispi_cmd_reset_sys         1
#define DFLT_VAL_NIOL_hispi_cmd_reset_sys    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cmd_reset_sys 0x00000000
#define MSK_NIOL_hispi_cmd_halt_cpu          0x00000004
#define SRT_NIOL_hispi_cmd_halt_cpu          2
#define DFLT_VAL_NIOL_hispi_cmd_halt_cpu     0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cmd_halt_cpu  0x00000000
#define MSK_NIOL_hispi_cmd_nmi               0x00000008
#define SRT_NIOL_hispi_cmd_nmi               3
#define DFLT_VAL_NIOL_hispi_cmd_nmi          0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cmd_nmi       0x00000000
#define MSK_NIOL_hispi_cmd_pwd               0x0000fff0
#define SRT_NIOL_hispi_cmd_pwd               4
#define DFLT_VAL_NIOL_hispi_cmd_pwd          0x00000000
#define DFLT_BF_VAL_NIOL_hispi_cmd_pwd       0x00000000

/* all used bits of 'NIOL_hispi_cmd': */
#define MSK_USED_BITS_NIOL_hispi_cmd 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_sda_ctrl */
/* => SDA Control Register */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda_ctrl   0x0000002C
#define Adr_NIOL_hispi_hispi_sda_ctrl 0x0000012C
#define Adr_NIOL_hispi_sda_ctrl       0x0000012C
#define DFLT_VAL_NIOL_hispi_sda_ctrl  0x00000000

#define MSK_NIOL_hispi_sda_ctrl_sda0_clr         0x00000001
#define SRT_NIOL_hispi_sda_ctrl_sda0_clr         0
#define DFLT_VAL_NIOL_hispi_sda_ctrl_sda0_clr    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda_ctrl_sda0_clr 0x00000000
#define MSK_NIOL_hispi_sda_ctrl_sda1_clr         0x00000002
#define SRT_NIOL_hispi_sda_ctrl_sda1_clr         1
#define DFLT_VAL_NIOL_hispi_sda_ctrl_sda1_clr    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda_ctrl_sda1_clr 0x00000000
#define MSK_NIOL_hispi_sda_ctrl_sda2_clr         0x00000004
#define SRT_NIOL_hispi_sda_ctrl_sda2_clr         2
#define DFLT_VAL_NIOL_hispi_sda_ctrl_sda2_clr    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda_ctrl_sda2_clr 0x00000000
#define MSK_NIOL_hispi_sda_ctrl_sda3_clr         0x00000008
#define SRT_NIOL_hispi_sda_ctrl_sda3_clr         3
#define DFLT_VAL_NIOL_hispi_sda_ctrl_sda3_clr    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda_ctrl_sda3_clr 0x00000000
#define MSK_NIOL_hispi_sda_ctrl_sda4_clr         0x00000010
#define SRT_NIOL_hispi_sda_ctrl_sda4_clr         4
#define DFLT_VAL_NIOL_hispi_sda_ctrl_sda4_clr    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda_ctrl_sda4_clr 0x00000000

/* all used bits of 'NIOL_hispi_sda_ctrl': */
#define MSK_USED_BITS_NIOL_hispi_sda_ctrl 0x0000001f

/* --------------------------------------------------------------------- */
/* Register hispi_sda0 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda0   0x00000030
#define Adr_NIOL_hispi_hispi_sda0 0x00000130
#define Adr_NIOL_hispi_sda0       0x00000130
#define DFLT_VAL_NIOL_hispi_sda0  0x00000000

#define MSK_NIOL_hispi_sda0_val         0x0000fffe
#define SRT_NIOL_hispi_sda0_val         1
#define DFLT_VAL_NIOL_hispi_sda0_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda0_val 0x00000000

/* all used bits of 'NIOL_hispi_sda0': */
#define MSK_USED_BITS_NIOL_hispi_sda0 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_sda1 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda1   0x00000034
#define Adr_NIOL_hispi_hispi_sda1 0x00000134
#define Adr_NIOL_hispi_sda1       0x00000134
#define DFLT_VAL_NIOL_hispi_sda1  0x00000000

#define MSK_NIOL_hispi_sda1_val         0x0000fffe
#define SRT_NIOL_hispi_sda1_val         1
#define DFLT_VAL_NIOL_hispi_sda1_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda1_val 0x00000000

/* all used bits of 'NIOL_hispi_sda1': */
#define MSK_USED_BITS_NIOL_hispi_sda1 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_sda2 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda2   0x00000038
#define Adr_NIOL_hispi_hispi_sda2 0x00000138
#define Adr_NIOL_hispi_sda2       0x00000138
#define DFLT_VAL_NIOL_hispi_sda2  0x00000000

#define MSK_NIOL_hispi_sda2_val         0x0000fffe
#define SRT_NIOL_hispi_sda2_val         1
#define DFLT_VAL_NIOL_hispi_sda2_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda2_val 0x00000000

/* all used bits of 'NIOL_hispi_sda2': */
#define MSK_USED_BITS_NIOL_hispi_sda2 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_sda3 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda3   0x0000003C
#define Adr_NIOL_hispi_hispi_sda3 0x0000013C
#define Adr_NIOL_hispi_sda3       0x0000013C
#define DFLT_VAL_NIOL_hispi_sda3  0x00000000

#define MSK_NIOL_hispi_sda3_val         0x0000fffe
#define SRT_NIOL_hispi_sda3_val         1
#define DFLT_VAL_NIOL_hispi_sda3_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda3_val 0x00000000

/* all used bits of 'NIOL_hispi_sda3': */
#define MSK_USED_BITS_NIOL_hispi_sda3 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_sda4 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda4   0x00000040
#define Adr_NIOL_hispi_hispi_sda4 0x00000140
#define Adr_NIOL_hispi_sda4       0x00000140
#define DFLT_VAL_NIOL_hispi_sda4  0x00000000

#define MSK_NIOL_hispi_sda4_val         0x0000fffe
#define SRT_NIOL_hispi_sda4_val         1
#define DFLT_VAL_NIOL_hispi_sda4_val    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_sda4_val 0x00000000

/* all used bits of 'NIOL_hispi_sda4': */
#define MSK_USED_BITS_NIOL_hispi_sda4 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_status */
/* => Debug use only. Write access to this register resets the crc4 error counter. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_status   0x00000044
#define Adr_NIOL_hispi_hispi_status 0x00000144
#define Adr_NIOL_hispi_status       0x00000144
#define DFLT_VAL_NIOL_hispi_status  0x00000000

#define MSK_NIOL_hispi_status_crc4_err_cnt          0x00000fff
#define SRT_NIOL_hispi_status_crc4_err_cnt          0
#define DFLT_VAL_NIOL_hispi_status_crc4_err_cnt     0x00000000
#define DFLT_BF_VAL_NIOL_hispi_status_crc4_err_cnt  0x00000000
#define MSK_NIOL_hispi_status_frontend_idle         0x00008000
#define SRT_NIOL_hispi_status_frontend_idle         15
#define DFLT_VAL_NIOL_hispi_status_frontend_idle    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_status_frontend_idle 0x00000000

/* all used bits of 'NIOL_hispi_status': */
#define MSK_USED_BITS_NIOL_hispi_status 0x00008fff

/* --------------------------------------------------------------------- */
/* Register hispi_frame_w0 */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_frame_w0   0x00000048
#define Adr_NIOL_hispi_hispi_frame_w0 0x00000148
#define Adr_NIOL_hispi_frame_w0       0x00000148

#define MSK_NIOL_hispi_frame_w0_adr   0x00007fff
#define SRT_NIOL_hispi_frame_w0_adr   0
#define MSK_NIOL_hispi_frame_w0_start 0x00008000
#define SRT_NIOL_hispi_frame_w0_start 15

/* all used bits of 'NIOL_hispi_frame_w0': */
#define MSK_USED_BITS_NIOL_hispi_frame_w0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_frame_w1 */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_frame_w1   0x0000004C
#define Adr_NIOL_hispi_hispi_frame_w1 0x0000014C
#define Adr_NIOL_hispi_frame_w1       0x0000014C

#define MSK_NIOL_hispi_frame_w1_len  0x000000ff
#define SRT_NIOL_hispi_frame_w1_len  0
#define MSK_NIOL_hispi_frame_w1_nadr 0x00007f00
#define SRT_NIOL_hispi_frame_w1_nadr 8
#define MSK_NIOL_hispi_frame_w1_nrw  0x00008000
#define SRT_NIOL_hispi_frame_w1_nrw  15

/* all used bits of 'NIOL_hispi_frame_w1': */
#define MSK_USED_BITS_NIOL_hispi_frame_w1 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_sda */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_sda   0x00000050
#define Adr_NIOL_hispi_hispi_sda 0x00000150
#define Adr_NIOL_hispi_sda       0x00000150

#define MSK_NIOL_hispi_sda_val 0x0000fffe
#define SRT_NIOL_hispi_sda_val 1

/* all used bits of 'NIOL_hispi_sda': */
#define MSK_USED_BITS_NIOL_hispi_sda 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_radr */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_radr   0x00000054
#define Adr_NIOL_hispi_hispi_radr 0x00000154
#define Adr_NIOL_hispi_radr       0x00000154

#define MSK_NIOL_hispi_radr_val 0x0000fffe
#define SRT_NIOL_hispi_radr_val 1

/* all used bits of 'NIOL_hispi_radr': */
#define MSK_USED_BITS_NIOL_hispi_radr 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_rd */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_rd   0x00000058
#define Adr_NIOL_hispi_hispi_rd 0x00000158
#define Adr_NIOL_hispi_rd       0x00000158

#define MSK_NIOL_hispi_rd_roff 0x000000ff
#define SRT_NIOL_hispi_rd_roff 0
#define MSK_NIOL_hispi_rd_rlen 0x0000ff00
#define SRT_NIOL_hispi_rd_rlen 8

/* all used bits of 'NIOL_hispi_rd': */
#define MSK_USED_BITS_NIOL_hispi_rd 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_wadr */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_wadr   0x0000005C
#define Adr_NIOL_hispi_hispi_wadr 0x0000015C
#define Adr_NIOL_hispi_wadr       0x0000015C

#define MSK_NIOL_hispi_wadr_val 0x0000fffe
#define SRT_NIOL_hispi_wadr_val 1

/* all used bits of 'NIOL_hispi_wadr': */
#define MSK_USED_BITS_NIOL_hispi_wadr 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register hispi_wr */
/* => Debug use only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_wr   0x00000060
#define Adr_NIOL_hispi_hispi_wr 0x00000160
#define Adr_NIOL_hispi_wr       0x00000160

#define MSK_NIOL_hispi_wr_woff 0x000000ff
#define SRT_NIOL_hispi_wr_woff 0
#define MSK_NIOL_hispi_wr_wlen 0x0000ff00
#define SRT_NIOL_hispi_wr_wlen 8

/* all used bits of 'NIOL_hispi_wr': */
#define MSK_USED_BITS_NIOL_hispi_wr 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_post */
/* => Debug use only. wlen is incremented as soon as the supplied word by frame is written via the AHBL bus. rlen is incremented as soon as the word that will be inserted in frame is read on the AHBL bus. Due to prefetching and synchronization latency the rlen field might be incremented even when the data is not inserted in frame (e.g. frame not long enough). Worst case: rlen is two words larger than inserted in frame. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_post   0x00000064
#define Adr_NIOL_hispi_hispi_post 0x00000164
#define Adr_NIOL_hispi_post       0x00000164

#define MSK_NIOL_hispi_post_wlen 0x000000ff
#define SRT_NIOL_hispi_post_wlen 0
#define MSK_NIOL_hispi_post_rlen 0x0000ff00
#define SRT_NIOL_hispi_post_rlen 8

/* all used bits of 'NIOL_hispi_post': */
#define MSK_USED_BITS_NIOL_hispi_post 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_irq_raw */
/* => Raw IRQs: */
/*    Read access shows status of unmasked IRQs. */
/*    IRQs are set automatically and reset by writing to this register: */
/*    Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source). */
/*    Write access with '0' does not influence this bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_irq_raw   0x0000006C
#define Adr_NIOL_hispi_hispi_irq_raw 0x0000016C
#define Adr_NIOL_hispi_irq_raw       0x0000016C
#define DFLT_VAL_NIOL_hispi_irq_raw  0x00000000

#define MSK_NIOL_hispi_irq_raw_da_valid_evt              0x00000001
#define SRT_NIOL_hispi_irq_raw_da_valid_evt              0
#define DFLT_VAL_NIOL_hispi_irq_raw_da_valid_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_da_valid_evt      0x00000000
#define MSK_NIOL_hispi_irq_raw_sda0_valid_evt            0x00000002
#define SRT_NIOL_hispi_irq_raw_sda0_valid_evt            1
#define DFLT_VAL_NIOL_hispi_irq_raw_sda0_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda0_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_raw_sda1_valid_evt            0x00000004
#define SRT_NIOL_hispi_irq_raw_sda1_valid_evt            2
#define DFLT_VAL_NIOL_hispi_irq_raw_sda1_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda1_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_raw_sda2_valid_evt            0x00000008
#define SRT_NIOL_hispi_irq_raw_sda2_valid_evt            3
#define DFLT_VAL_NIOL_hispi_irq_raw_sda2_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda2_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_raw_sda3_valid_evt            0x00000010
#define SRT_NIOL_hispi_irq_raw_sda3_valid_evt            4
#define DFLT_VAL_NIOL_hispi_irq_raw_sda3_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda3_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_raw_sda4_valid_evt            0x00000020
#define SRT_NIOL_hispi_irq_raw_sda4_valid_evt            5
#define DFLT_VAL_NIOL_hispi_irq_raw_sda4_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda4_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_raw_sda0_empty                0x00000040
#define SRT_NIOL_hispi_irq_raw_sda0_empty                6
#define DFLT_VAL_NIOL_hispi_irq_raw_sda0_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda0_empty        0x00000000
#define MSK_NIOL_hispi_irq_raw_sda1_empty                0x00000080
#define SRT_NIOL_hispi_irq_raw_sda1_empty                7
#define DFLT_VAL_NIOL_hispi_irq_raw_sda1_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda1_empty        0x00000000
#define MSK_NIOL_hispi_irq_raw_sda2_empty                0x00000100
#define SRT_NIOL_hispi_irq_raw_sda2_empty                8
#define DFLT_VAL_NIOL_hispi_irq_raw_sda2_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda2_empty        0x00000000
#define MSK_NIOL_hispi_irq_raw_sda3_empty                0x00000200
#define SRT_NIOL_hispi_irq_raw_sda3_empty                9
#define DFLT_VAL_NIOL_hispi_irq_raw_sda3_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda3_empty        0x00000000
#define MSK_NIOL_hispi_irq_raw_sda4_empty                0x00000400
#define SRT_NIOL_hispi_irq_raw_sda4_empty                10
#define DFLT_VAL_NIOL_hispi_irq_raw_sda4_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda4_empty        0x00000000
#define MSK_NIOL_hispi_irq_raw_crc4_err_evt              0x00000800
#define SRT_NIOL_hispi_irq_raw_crc4_err_evt              11
#define DFLT_VAL_NIOL_hispi_irq_raw_crc4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_crc4_err_evt      0x00000000
#define MSK_NIOL_hispi_irq_raw_crc12_err_evt             0x00001000
#define SRT_NIOL_hispi_irq_raw_crc12_err_evt             12
#define DFLT_VAL_NIOL_hispi_irq_raw_crc12_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_crc12_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_raw_sda_empty_err_evt         0x00002000
#define SRT_NIOL_hispi_irq_raw_sda_empty_err_evt         13
#define DFLT_VAL_NIOL_hispi_irq_raw_sda_empty_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_sda_empty_err_evt 0x00000000
#define MSK_NIOL_hispi_irq_raw_short_err_evt             0x00004000
#define SRT_NIOL_hispi_irq_raw_short_err_evt             14
#define DFLT_VAL_NIOL_hispi_irq_raw_short_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_short_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_raw_ac_err_evt                0x00008000
#define SRT_NIOL_hispi_irq_raw_ac_err_evt                15
#define DFLT_VAL_NIOL_hispi_irq_raw_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_raw_ac_err_evt        0x00000000

/* all used bits of 'NIOL_hispi_irq_raw': */
#define MSK_USED_BITS_NIOL_hispi_irq_raw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_irq_mask_set */
/* => IRQ enable mask: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/*    Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_hispi_irq_raw */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_irq_mask_set   0x00000070
#define Adr_NIOL_hispi_hispi_irq_mask_set 0x00000170
#define Adr_NIOL_hispi_irq_mask_set       0x00000170
#define DFLT_VAL_NIOL_hispi_irq_mask_set  0x00000000

#define MSK_NIOL_hispi_irq_mask_set_da_valid_evt              0x00000001
#define SRT_NIOL_hispi_irq_mask_set_da_valid_evt              0
#define DFLT_VAL_NIOL_hispi_irq_mask_set_da_valid_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_da_valid_evt      0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda0_valid_evt            0x00000002
#define SRT_NIOL_hispi_irq_mask_set_sda0_valid_evt            1
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda0_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda0_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda1_valid_evt            0x00000004
#define SRT_NIOL_hispi_irq_mask_set_sda1_valid_evt            2
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda1_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda1_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda2_valid_evt            0x00000008
#define SRT_NIOL_hispi_irq_mask_set_sda2_valid_evt            3
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda2_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda2_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda3_valid_evt            0x00000010
#define SRT_NIOL_hispi_irq_mask_set_sda3_valid_evt            4
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda3_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda3_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda4_valid_evt            0x00000020
#define SRT_NIOL_hispi_irq_mask_set_sda4_valid_evt            5
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda4_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda4_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda0_empty                0x00000040
#define SRT_NIOL_hispi_irq_mask_set_sda0_empty                6
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda0_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda0_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda1_empty                0x00000080
#define SRT_NIOL_hispi_irq_mask_set_sda1_empty                7
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda1_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda1_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda2_empty                0x00000100
#define SRT_NIOL_hispi_irq_mask_set_sda2_empty                8
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda2_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda2_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda3_empty                0x00000200
#define SRT_NIOL_hispi_irq_mask_set_sda3_empty                9
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda3_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda3_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda4_empty                0x00000400
#define SRT_NIOL_hispi_irq_mask_set_sda4_empty                10
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda4_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda4_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_set_crc4_err_evt              0x00000800
#define SRT_NIOL_hispi_irq_mask_set_crc4_err_evt              11
#define DFLT_VAL_NIOL_hispi_irq_mask_set_crc4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_crc4_err_evt      0x00000000
#define MSK_NIOL_hispi_irq_mask_set_crc12_err_evt             0x00001000
#define SRT_NIOL_hispi_irq_mask_set_crc12_err_evt             12
#define DFLT_VAL_NIOL_hispi_irq_mask_set_crc12_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_crc12_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_mask_set_sda_empty_err_evt         0x00002000
#define SRT_NIOL_hispi_irq_mask_set_sda_empty_err_evt         13
#define DFLT_VAL_NIOL_hispi_irq_mask_set_sda_empty_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_sda_empty_err_evt 0x00000000
#define MSK_NIOL_hispi_irq_mask_set_short_err_evt             0x00004000
#define SRT_NIOL_hispi_irq_mask_set_short_err_evt             14
#define DFLT_VAL_NIOL_hispi_irq_mask_set_short_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_short_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_mask_set_ac_err_evt                0x00008000
#define SRT_NIOL_hispi_irq_mask_set_ac_err_evt                15
#define DFLT_VAL_NIOL_hispi_irq_mask_set_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_set_ac_err_evt        0x00000000

/* all used bits of 'NIOL_hispi_irq_mask_set': */
#define MSK_USED_BITS_NIOL_hispi_irq_mask_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_irq_mask_reset */
/* => IRQ disable mask: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_irq_mask_reset   0x00000074
#define Adr_NIOL_hispi_hispi_irq_mask_reset 0x00000174
#define Adr_NIOL_hispi_irq_mask_reset       0x00000174
#define DFLT_VAL_NIOL_hispi_irq_mask_reset  0x00000000

#define MSK_NIOL_hispi_irq_mask_reset_da_valid_evt              0x00000001
#define SRT_NIOL_hispi_irq_mask_reset_da_valid_evt              0
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_da_valid_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_da_valid_evt      0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda0_valid_evt            0x00000002
#define SRT_NIOL_hispi_irq_mask_reset_sda0_valid_evt            1
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda0_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda0_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda1_valid_evt            0x00000004
#define SRT_NIOL_hispi_irq_mask_reset_sda1_valid_evt            2
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda1_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda1_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda2_valid_evt            0x00000008
#define SRT_NIOL_hispi_irq_mask_reset_sda2_valid_evt            3
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda2_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda2_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda3_valid_evt            0x00000010
#define SRT_NIOL_hispi_irq_mask_reset_sda3_valid_evt            4
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda3_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda3_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda4_valid_evt            0x00000020
#define SRT_NIOL_hispi_irq_mask_reset_sda4_valid_evt            5
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda4_valid_evt       0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda4_valid_evt    0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda0_empty                0x00000040
#define SRT_NIOL_hispi_irq_mask_reset_sda0_empty                6
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda0_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda0_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda1_empty                0x00000080
#define SRT_NIOL_hispi_irq_mask_reset_sda1_empty                7
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda1_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda1_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda2_empty                0x00000100
#define SRT_NIOL_hispi_irq_mask_reset_sda2_empty                8
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda2_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda2_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda3_empty                0x00000200
#define SRT_NIOL_hispi_irq_mask_reset_sda3_empty                9
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda3_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda3_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda4_empty                0x00000400
#define SRT_NIOL_hispi_irq_mask_reset_sda4_empty                10
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda4_empty           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda4_empty        0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_crc4_err_evt              0x00000800
#define SRT_NIOL_hispi_irq_mask_reset_crc4_err_evt              11
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_crc4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_crc4_err_evt      0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_crc12_err_evt             0x00001000
#define SRT_NIOL_hispi_irq_mask_reset_crc12_err_evt             12
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_crc12_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_crc12_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_sda_empty_err_evt         0x00002000
#define SRT_NIOL_hispi_irq_mask_reset_sda_empty_err_evt         13
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_sda_empty_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_sda_empty_err_evt 0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_short_err_evt             0x00004000
#define SRT_NIOL_hispi_irq_mask_reset_short_err_evt             14
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_short_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_short_err_evt     0x00000000
#define MSK_NIOL_hispi_irq_mask_reset_ac_err_evt                0x00008000
#define SRT_NIOL_hispi_irq_mask_reset_ac_err_evt                15
#define DFLT_VAL_NIOL_hispi_irq_mask_reset_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_hispi_irq_mask_reset_ac_err_evt        0x00000000

/* all used bits of 'NIOL_hispi_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_hispi_irq_mask_reset 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_irq_masked */
/* => Masked IRQs: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_irq_masked   0x00000078
#define Adr_NIOL_hispi_hispi_irq_masked 0x00000178
#define Adr_NIOL_hispi_irq_masked       0x00000178

#define MSK_NIOL_hispi_irq_masked_da_valid_evt      0x00000001
#define SRT_NIOL_hispi_irq_masked_da_valid_evt      0
#define MSK_NIOL_hispi_irq_masked_sda0_valid_evt    0x00000002
#define SRT_NIOL_hispi_irq_masked_sda0_valid_evt    1
#define MSK_NIOL_hispi_irq_masked_sda1_valid_evt    0x00000004
#define SRT_NIOL_hispi_irq_masked_sda1_valid_evt    2
#define MSK_NIOL_hispi_irq_masked_sda2_valid_evt    0x00000008
#define SRT_NIOL_hispi_irq_masked_sda2_valid_evt    3
#define MSK_NIOL_hispi_irq_masked_sda3_valid_evt    0x00000010
#define SRT_NIOL_hispi_irq_masked_sda3_valid_evt    4
#define MSK_NIOL_hispi_irq_masked_sda4_valid_evt    0x00000020
#define SRT_NIOL_hispi_irq_masked_sda4_valid_evt    5
#define MSK_NIOL_hispi_irq_masked_sda0_empty        0x00000040
#define SRT_NIOL_hispi_irq_masked_sda0_empty        6
#define MSK_NIOL_hispi_irq_masked_sda1_empty        0x00000080
#define SRT_NIOL_hispi_irq_masked_sda1_empty        7
#define MSK_NIOL_hispi_irq_masked_sda2_empty        0x00000100
#define SRT_NIOL_hispi_irq_masked_sda2_empty        8
#define MSK_NIOL_hispi_irq_masked_sda3_empty        0x00000200
#define SRT_NIOL_hispi_irq_masked_sda3_empty        9
#define MSK_NIOL_hispi_irq_masked_sda4_empty        0x00000400
#define SRT_NIOL_hispi_irq_masked_sda4_empty        10
#define MSK_NIOL_hispi_irq_masked_crc4_err_evt      0x00000800
#define SRT_NIOL_hispi_irq_masked_crc4_err_evt      11
#define MSK_NIOL_hispi_irq_masked_crc12_err_evt     0x00001000
#define SRT_NIOL_hispi_irq_masked_crc12_err_evt     12
#define MSK_NIOL_hispi_irq_masked_sda_empty_err_evt 0x00002000
#define SRT_NIOL_hispi_irq_masked_sda_empty_err_evt 13
#define MSK_NIOL_hispi_irq_masked_short_err_evt     0x00004000
#define SRT_NIOL_hispi_irq_masked_short_err_evt     14
#define MSK_NIOL_hispi_irq_masked_ac_err_evt        0x00008000
#define SRT_NIOL_hispi_irq_masked_ac_err_evt        15

/* all used bits of 'NIOL_hispi_irq_masked': */
#define MSK_USED_BITS_NIOL_hispi_irq_masked 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register hispi_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    When no IRQ is pending the number of the highest IRQ plus one is returned. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_hispi_irq_no   0x0000007C
#define Adr_NIOL_hispi_hispi_irq_no 0x0000017C
#define Adr_NIOL_hispi_irq_no       0x0000017C

#define MSK_NIOL_hispi_irq_no_val 0x0000001f
#define SRT_NIOL_hispi_irq_no_val 0

/* all used bits of 'NIOL_hispi_irq_no': */
#define MSK_USED_BITS_NIOL_hispi_irq_no 0x0000001f


/* ===================================================================== */

/* AREA riscv_irq */
/* Area of irq_ext, irq_int */

/* ===================================================================== */

#define Addr_NIOL_irq_ext 0x00000180
#define Addr_NIOL_irq_int 0x00000200

/* --------------------------------------------------------------------- */
/* Register riscv_irq_raw */
/* => Read: Status of raw IRQ */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_raw     0x00000000
#define Adr_NIOL_irq_ext_riscv_irq_raw 0x00000180
#define Adr_NIOL_irq_int_riscv_irq_raw 0x00000200

#define MSK_NIOL_riscv_irq_raw_val 0x0000ffff
#define SRT_NIOL_riscv_irq_raw_val 0

/* all used bits of 'NIOL_riscv_irq_raw': */
#define MSK_USED_BITS_NIOL_riscv_irq_raw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_masked */
/* => Read: Status of masked IRQ */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_masked     0x00000004
#define Adr_NIOL_irq_ext_riscv_irq_masked 0x00000184
#define Adr_NIOL_irq_int_riscv_irq_masked 0x00000204

#define MSK_NIOL_riscv_irq_masked_val 0x0000ffff
#define SRT_NIOL_riscv_irq_masked_val 0

/* all used bits of 'NIOL_riscv_irq_masked': */
#define MSK_USED_BITS_NIOL_riscv_irq_masked 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_msk_set */
/* => irq_msk_set # Write: 1: set the corresponding bit in the IRQ mask # default 0 */
/*    Read: returns IRQ mask */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_msk_set     0x00000008
#define Adr_NIOL_irq_ext_riscv_irq_msk_set 0x00000188
#define Adr_NIOL_irq_int_riscv_irq_msk_set 0x00000208
#define DFLT_VAL_NIOL_riscv_irq_msk_set    0x00000000

#define MSK_NIOL_riscv_irq_msk_set_val         0x0000ffff
#define SRT_NIOL_riscv_irq_msk_set_val         0
#define DFLT_VAL_NIOL_riscv_irq_msk_set_val    0x00000000
#define DFLT_BF_VAL_NIOL_riscv_irq_msk_set_val 0x00000000

/* all used bits of 'NIOL_riscv_irq_msk_set': */
#define MSK_USED_BITS_NIOL_riscv_irq_msk_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_msk_reset */
/* => irq_msk_reset # Write: 1: clear the corresponding bit in the IRQ mask # default 0 */
/*    Read: returns IRQ mask */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_msk_reset     0x0000000C
#define Adr_NIOL_irq_ext_riscv_irq_msk_reset 0x0000018C
#define Adr_NIOL_irq_int_riscv_irq_msk_reset 0x0000020C
#define DFLT_VAL_NIOL_riscv_irq_msk_reset    0x00000000

#define MSK_NIOL_riscv_irq_msk_reset_val         0x0000ffff
#define SRT_NIOL_riscv_irq_msk_reset_val         0
#define DFLT_VAL_NIOL_riscv_irq_msk_reset_val    0x00000000
#define DFLT_BF_VAL_NIOL_riscv_irq_msk_reset_val 0x00000000

/* all used bits of 'NIOL_riscv_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_riscv_irq_msk_reset 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_softint_set */
/* => Software interrupt set register: */
/*    Read status or set IRQ by writing '1' to the appropriate bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_softint_set     0x00000010
#define Adr_NIOL_irq_ext_riscv_irq_softint_set 0x00000190
#define Adr_NIOL_irq_int_riscv_irq_softint_set 0x00000210
#define DFLT_VAL_NIOL_riscv_irq_softint_set    0x00000000

#define MSK_NIOL_riscv_irq_softint_set_val         0x0000ffff
#define SRT_NIOL_riscv_irq_softint_set_val         0
#define DFLT_VAL_NIOL_riscv_irq_softint_set_val    0x00000000
#define DFLT_BF_VAL_NIOL_riscv_irq_softint_set_val 0x00000000

/* all used bits of 'NIOL_riscv_irq_softint_set': */
#define MSK_USED_BITS_NIOL_riscv_irq_softint_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_softint_reset */
/* => Software interrupt reset register: */
/*    Read status or reset IRQ by writing '1' to the appropriate bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_softint_reset     0x00000014
#define Adr_NIOL_irq_ext_riscv_irq_softint_reset 0x00000194
#define Adr_NIOL_irq_int_riscv_irq_softint_reset 0x00000214
#define DFLT_VAL_NIOL_riscv_irq_softint_reset    0x00000000

#define MSK_NIOL_riscv_irq_softint_reset_val         0x0000ffff
#define SRT_NIOL_riscv_irq_softint_reset_val         0
#define DFLT_VAL_NIOL_riscv_irq_softint_reset_val    0x00000000
#define DFLT_BF_VAL_NIOL_riscv_irq_softint_reset_val 0x00000000

/* all used bits of 'NIOL_riscv_irq_softint_reset': */
#define MSK_USED_BITS_NIOL_riscv_irq_softint_reset 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register riscv_irq_no */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_riscv_irq_no     0x00000018
#define Adr_NIOL_irq_ext_riscv_irq_no 0x00000198
#define Adr_NIOL_irq_int_riscv_irq_no 0x00000218

#define MSK_NIOL_riscv_irq_no_irq_no 0x0000001f
#define SRT_NIOL_riscv_irq_no_irq_no 0

/* all used bits of 'NIOL_riscv_irq_no': */
#define MSK_USED_BITS_NIOL_riscv_irq_no 0x0000001f


/* ===================================================================== */

/* Area of ledm */

/* ===================================================================== */

#define Addr_NIOL_ledm 0x00000280

/* --------------------------------------------------------------------- */
/* Register ledm_cfg */
/* => LED matrix control register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_cfg  0x00000000
#define Adr_NIOL_ledm_ledm_cfg 0x00000280
#define Adr_NIOL_ledm_cfg      0x00000280
#define DFLT_VAL_NIOL_ledm_cfg 0x00000826

#define MSK_NIOL_ledm_cfg_en                      0x00000001
#define SRT_NIOL_ledm_cfg_en                      0
#define DFLT_VAL_NIOL_ledm_cfg_en                 0x00000000
#define DFLT_BF_VAL_NIOL_ledm_cfg_en              0x00000000
#define MSK_NIOL_ledm_cfg_column_last             0x0000000e
#define SRT_NIOL_ledm_cfg_column_last             1
#define DFLT_VAL_NIOL_ledm_cfg_column_last        0x00000006
#define DFLT_BF_VAL_NIOL_ledm_cfg_column_last     0x00000003
#define MSK_NIOL_ledm_cfg_bipolar                 0x00000010
#define SRT_NIOL_ledm_cfg_bipolar                 4
#define DFLT_VAL_NIOL_ledm_cfg_bipolar            0x00000000
#define DFLT_BF_VAL_NIOL_ledm_cfg_bipolar         0x00000000
#define MSK_NIOL_ledm_cfg_column_adaptive         0x00000020
#define SRT_NIOL_ledm_cfg_column_adaptive         5
#define DFLT_VAL_NIOL_ledm_cfg_column_adaptive    0x00000020
#define DFLT_BF_VAL_NIOL_ledm_cfg_column_adaptive 0x00000001
#define MSK_NIOL_ledm_cfg_cycle                   0x000007c0
#define SRT_NIOL_ledm_cfg_cycle                   6
#define DFLT_VAL_NIOL_ledm_cfg_cycle              0x00000000
#define DFLT_BF_VAL_NIOL_ledm_cfg_cycle           0x00000000
#define MSK_NIOL_ledm_cfg_precharge_en            0x00000800
#define SRT_NIOL_ledm_cfg_precharge_en            11
#define DFLT_VAL_NIOL_ledm_cfg_precharge_en       0x00000800
#define DFLT_BF_VAL_NIOL_ledm_cfg_precharge_en    0x00000001

/* all used bits of 'NIOL_ledm_cfg': */
#define MSK_USED_BITS_NIOL_ledm_cfg 0x00000fff

/* --------------------------------------------------------------------- */
/* Register ledm_prescaler */
/* => LED matrix prescaler */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_prescaler  0x00000004
#define Adr_NIOL_ledm_ledm_prescaler 0x00000284
#define Adr_NIOL_ledm_prescaler      0x00000284
#define DFLT_VAL_NIOL_ledm_prescaler 0x00000000

#define MSK_NIOL_ledm_prescaler_prescaler         0x000000ff
#define SRT_NIOL_ledm_prescaler_prescaler         0
#define DFLT_VAL_NIOL_ledm_prescaler_prescaler    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_prescaler_prescaler 0x00000000

/* all used bits of 'NIOL_ledm_prescaler': */
#define MSK_USED_BITS_NIOL_ledm_prescaler 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_t0 */
/* => LED matrix time 0 */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_t0  0x00000008
#define Adr_NIOL_ledm_ledm_t0 0x00000288
#define Adr_NIOL_ledm_t0      0x00000288
#define DFLT_VAL_NIOL_ledm_t0 0x00000000

#define MSK_NIOL_ledm_t0_t0         0x00003fff
#define SRT_NIOL_ledm_t0_t0         0
#define DFLT_VAL_NIOL_ledm_t0_t0    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_t0_t0 0x00000000

/* all used bits of 'NIOL_ledm_t0': */
#define MSK_USED_BITS_NIOL_ledm_t0 0x00003fff

/* --------------------------------------------------------------------- */
/* Register ledm_t1 */
/* => LED matrix time 1 */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_t1  0x0000000C
#define Adr_NIOL_ledm_ledm_t1 0x0000028C
#define Adr_NIOL_ledm_t1      0x0000028C
#define DFLT_VAL_NIOL_ledm_t1 0x00000000

#define MSK_NIOL_ledm_t1_t1         0x000000ff
#define SRT_NIOL_ledm_t1_t1         0
#define DFLT_VAL_NIOL_ledm_t1_t1    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_t1_t1 0x00000000

/* all used bits of 'NIOL_ledm_t1': */
#define MSK_USED_BITS_NIOL_ledm_t1 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_t2 */
/* => LED matrix time 2 */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_t2  0x00000010
#define Adr_NIOL_ledm_ledm_t2 0x00000290
#define Adr_NIOL_ledm_t2      0x00000290
#define DFLT_VAL_NIOL_ledm_t2 0x00000000

#define MSK_NIOL_ledm_t2_t2         0x000000ff
#define SRT_NIOL_ledm_t2_t2         0
#define DFLT_VAL_NIOL_ledm_t2_t2    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_t2_t2 0x00000000

/* all used bits of 'NIOL_ledm_t2': */
#define MSK_USED_BITS_NIOL_ledm_t2 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_t3 */
/* => LED matrix time 3 */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_t3  0x00000014
#define Adr_NIOL_ledm_ledm_t3 0x00000294
#define Adr_NIOL_ledm_t3      0x00000294
#define DFLT_VAL_NIOL_ledm_t3 0x00000000

#define MSK_NIOL_ledm_t3_t3         0x0000ffff
#define SRT_NIOL_ledm_t3_t3         0
#define DFLT_VAL_NIOL_ledm_t3_t3    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_t3_t3 0x00000000

/* all used bits of 'NIOL_ledm_t3': */
#define MSK_USED_BITS_NIOL_ledm_t3 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_led15_0 */
/* => LED matrix LED values register */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led15_0  0x00000018
#define Adr_NIOL_ledm_ledm_led15_0 0x00000298
#define Adr_NIOL_ledm_led15_0      0x00000298

#define MSK_NIOL_ledm_led15_0_led15_0 0x0000ffff
#define SRT_NIOL_ledm_led15_0_led15_0 0

/* all used bits of 'NIOL_ledm_led15_0': */
#define MSK_USED_BITS_NIOL_ledm_led15_0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_led23_16 */
/* => LED matrix LED values register */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led23_16  0x0000001C
#define Adr_NIOL_ledm_ledm_led23_16 0x0000029C
#define Adr_NIOL_ledm_led23_16      0x0000029C

#define MSK_NIOL_ledm_led23_16_led23_16 0x000000ff
#define SRT_NIOL_ledm_led23_16_led23_16 0

/* all used bits of 'NIOL_ledm_led23_16': */
#define MSK_USED_BITS_NIOL_ledm_led23_16 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_led15_0_rld */
/* => LED matrix LED values reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led15_0_rld  0x00000020
#define Adr_NIOL_ledm_ledm_led15_0_rld 0x000002A0
#define Adr_NIOL_ledm_led15_0_rld      0x000002A0
#define DFLT_VAL_NIOL_ledm_led15_0_rld 0x00000000

#define MSK_NIOL_ledm_led15_0_rld_led15_0_rld         0x0000ffff
#define SRT_NIOL_ledm_led15_0_rld_led15_0_rld         0
#define DFLT_VAL_NIOL_ledm_led15_0_rld_led15_0_rld    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led15_0_rld_led15_0_rld 0x00000000

/* all used bits of 'NIOL_ledm_led15_0_rld': */
#define MSK_USED_BITS_NIOL_ledm_led15_0_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_led23_16_rld */
/* => LED matrix LED values reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led23_16_rld  0x00000024
#define Adr_NIOL_ledm_ledm_led23_16_rld 0x000002A4
#define Adr_NIOL_ledm_led23_16_rld      0x000002A4
#define DFLT_VAL_NIOL_ledm_led23_16_rld 0x00000000

#define MSK_NIOL_ledm_led23_16_rld_led23_16_rld         0x000000ff
#define SRT_NIOL_ledm_led23_16_rld_led23_16_rld         0
#define DFLT_VAL_NIOL_ledm_led23_16_rld_led23_16_rld    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led23_16_rld_led23_16_rld 0x00000000

/* all used bits of 'NIOL_ledm_led23_16_rld': */
#define MSK_USED_BITS_NIOL_ledm_led23_16_rld 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_led15_0_rld_set */
/* => LED matrix LED values reload set register */
/*     */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led15_0_rld_set  0x00000028
#define Adr_NIOL_ledm_ledm_led15_0_rld_set 0x000002A8
#define Adr_NIOL_ledm_led15_0_rld_set      0x000002A8
#define DFLT_VAL_NIOL_ledm_led15_0_rld_set 0x00000000

#define MSK_NIOL_ledm_led15_0_rld_set_led15_0_rld_set         0x0000ffff
#define SRT_NIOL_ledm_led15_0_rld_set_led15_0_rld_set         0
#define DFLT_VAL_NIOL_ledm_led15_0_rld_set_led15_0_rld_set    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led15_0_rld_set_led15_0_rld_set 0x00000000

/* all used bits of 'NIOL_ledm_led15_0_rld_set': */
#define MSK_USED_BITS_NIOL_ledm_led15_0_rld_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_led15_0_rld_reset */
/* => LED matrix LED values reload reset register */
/*     */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led15_0_rld_reset  0x0000002C
#define Adr_NIOL_ledm_ledm_led15_0_rld_reset 0x000002AC
#define Adr_NIOL_ledm_led15_0_rld_reset      0x000002AC
#define DFLT_VAL_NIOL_ledm_led15_0_rld_reset 0x00000000

#define MSK_NIOL_ledm_led15_0_rld_reset_led15_0_rld_reset         0x0000ffff
#define SRT_NIOL_ledm_led15_0_rld_reset_led15_0_rld_reset         0
#define DFLT_VAL_NIOL_ledm_led15_0_rld_reset_led15_0_rld_reset    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led15_0_rld_reset_led15_0_rld_reset 0x00000000

/* all used bits of 'NIOL_ledm_led15_0_rld_reset': */
#define MSK_USED_BITS_NIOL_ledm_led15_0_rld_reset 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_led23_16_rld_set */
/* => LED matrix LED values reload set register */
/*     */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led23_16_rld_set  0x00000030
#define Adr_NIOL_ledm_ledm_led23_16_rld_set 0x000002B0
#define Adr_NIOL_ledm_led23_16_rld_set      0x000002B0
#define DFLT_VAL_NIOL_ledm_led23_16_rld_set 0x00000000

#define MSK_NIOL_ledm_led23_16_rld_set_led23_16_rld_set         0x000000ff
#define SRT_NIOL_ledm_led23_16_rld_set_led23_16_rld_set         0
#define DFLT_VAL_NIOL_ledm_led23_16_rld_set_led23_16_rld_set    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led23_16_rld_set_led23_16_rld_set 0x00000000

/* all used bits of 'NIOL_ledm_led23_16_rld_set': */
#define MSK_USED_BITS_NIOL_ledm_led23_16_rld_set 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_led23_16_rld_reset */
/* => LED matrix LED values reload reset register */
/*     */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_led23_16_rld_reset  0x00000034
#define Adr_NIOL_ledm_ledm_led23_16_rld_reset 0x000002B4
#define Adr_NIOL_ledm_led23_16_rld_reset      0x000002B4
#define DFLT_VAL_NIOL_ledm_led23_16_rld_reset 0x00000000

#define MSK_NIOL_ledm_led23_16_rld_reset_led23_16_rld_reset         0x000000ff
#define SRT_NIOL_ledm_led23_16_rld_reset_led23_16_rld_reset         0
#define DFLT_VAL_NIOL_ledm_led23_16_rld_reset_led23_16_rld_reset    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_led23_16_rld_reset_led23_16_rld_reset 0x00000000

/* all used bits of 'NIOL_ledm_led23_16_rld_reset': */
#define MSK_USED_BITS_NIOL_ledm_led23_16_rld_reset 0x000000ff

/* --------------------------------------------------------------------- */
/* Register ledm_irq_raw */
/* => IRQ raw event register */
/*    Writing a '1' to a bit position with an event type IRQ will clear the event flag. */
/*    Writing to bit positions with a 'status' type IRQ has no effect. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_irq_raw  0x00000038
#define Adr_NIOL_ledm_ledm_irq_raw 0x000002B8
#define Adr_NIOL_ledm_irq_raw      0x000002B8
#define DFLT_VAL_NIOL_ledm_irq_raw 0x00000000

#define MSK_NIOL_ledm_irq_raw_cycle_evt         0x00000001
#define SRT_NIOL_ledm_irq_raw_cycle_evt         0
#define DFLT_VAL_NIOL_ledm_irq_raw_cycle_evt    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_irq_raw_cycle_evt 0x00000000

/* all used bits of 'NIOL_ledm_irq_raw': */
#define MSK_USED_BITS_NIOL_ledm_irq_raw 0x00000001

/* --------------------------------------------------------------------- */
/* Register ledm_irq_masked */
/* => Masked IRQ register */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_irq_masked  0x0000003C
#define Adr_NIOL_ledm_ledm_irq_masked 0x000002BC
#define Adr_NIOL_ledm_irq_masked      0x000002BC

#define MSK_NIOL_ledm_irq_masked_cycle_evt 0x00000001
#define SRT_NIOL_ledm_irq_masked_cycle_evt 0

/* all used bits of 'NIOL_ledm_irq_masked': */
#define MSK_USED_BITS_NIOL_ledm_irq_masked 0x00000001

/* --------------------------------------------------------------------- */
/* Register ledm_irq_msk_set */
/* => IRQ mask set register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_irq_msk_set  0x00000040
#define Adr_NIOL_ledm_ledm_irq_msk_set 0x000002C0
#define Adr_NIOL_ledm_irq_msk_set      0x000002C0
#define DFLT_VAL_NIOL_ledm_irq_msk_set 0x00000000

#define MSK_NIOL_ledm_irq_msk_set_cycle_evt         0x00000001
#define SRT_NIOL_ledm_irq_msk_set_cycle_evt         0
#define DFLT_VAL_NIOL_ledm_irq_msk_set_cycle_evt    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_irq_msk_set_cycle_evt 0x00000000

/* all used bits of 'NIOL_ledm_irq_msk_set': */
#define MSK_USED_BITS_NIOL_ledm_irq_msk_set 0x00000001

/* --------------------------------------------------------------------- */
/* Register ledm_irq_msk_reset */
/* => IRQ mask reset register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_irq_msk_reset  0x00000044
#define Adr_NIOL_ledm_ledm_irq_msk_reset 0x000002C4
#define Adr_NIOL_ledm_irq_msk_reset      0x000002C4
#define DFLT_VAL_NIOL_ledm_irq_msk_reset 0x00000000

#define MSK_NIOL_ledm_irq_msk_reset_cycle_evt         0x00000001
#define SRT_NIOL_ledm_irq_msk_reset_cycle_evt         0
#define DFLT_VAL_NIOL_ledm_irq_msk_reset_cycle_evt    0x00000000
#define DFLT_BF_VAL_NIOL_ledm_irq_msk_reset_cycle_evt 0x00000000

/* all used bits of 'NIOL_ledm_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_ledm_irq_msk_reset 0x00000001

/* --------------------------------------------------------------------- */
/* Register ledm_irq_no */
/* => IRQ number register */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_irq_no  0x00000048
#define Adr_NIOL_ledm_ledm_irq_no 0x000002C8
#define Adr_NIOL_ledm_irq_no      0x000002C8

#define MSK_NIOL_ledm_irq_no_irq_no 0x0000ffff
#define SRT_NIOL_ledm_irq_no_irq_no 0

/* all used bits of 'NIOL_ledm_irq_no': */
#define MSK_USED_BITS_NIOL_ledm_irq_no 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_d2a_col */
/* => LED matrix interface register to the analog part */
/*    These registers directly control (D2A) the LED drivers when the IOMUX assigns the LED drivers to this module. These D2A registers are also written by the led matrix controller when CFG.en=1. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_d2a_col  0x0000004C
#define Adr_NIOL_ledm_ledm_d2a_col 0x000002CC
#define Adr_NIOL_ledm_d2a_col      0x000002CC
#define DFLT_VAL_NIOL_ledm_d2a_col 0x00001ffe

#define MSK_NIOL_ledm_d2a_col_d_led_on                0x00000001
#define SRT_NIOL_ledm_d2a_col_d_led_on                0
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_on           0x00000000
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_on        0x00000000
#define MSK_NIOL_ledm_d2a_col_d_led_c_s0_oe_n         0x0000000e
#define SRT_NIOL_ledm_d2a_col_d_led_c_s0_oe_n         1
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_c_s0_oe_n    0x0000000e
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_c_s0_oe_n 0x00000007
#define MSK_NIOL_ledm_d2a_col_d_led_c_s1_oe_n         0x00000070
#define SRT_NIOL_ledm_d2a_col_d_led_c_s1_oe_n         4
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_c_s1_oe_n    0x00000070
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_c_s1_oe_n 0x00000007
#define MSK_NIOL_ledm_d2a_col_d_led_c_s2_oe_n         0x00000380
#define SRT_NIOL_ledm_d2a_col_d_led_c_s2_oe_n         7
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_c_s2_oe_n    0x00000380
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_c_s2_oe_n 0x00000007
#define MSK_NIOL_ledm_d2a_col_d_led_c_s3_oe_n         0x00001c00
#define SRT_NIOL_ledm_d2a_col_d_led_c_s3_oe_n         10
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_c_s3_oe_n    0x00001c00
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_c_s3_oe_n 0x00000007
#define MSK_NIOL_ledm_d2a_col_d_led_c_i               0x0000e000
#define SRT_NIOL_ledm_d2a_col_d_led_c_i               13
#define DFLT_VAL_NIOL_ledm_d2a_col_d_led_c_i          0x00000000
#define DFLT_BF_VAL_NIOL_ledm_d2a_col_d_led_c_i       0x00000000

/* all used bits of 'NIOL_ledm_d2a_col': */
#define MSK_USED_BITS_NIOL_ledm_d2a_col 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register ledm_d2a_row */
/* => LED matrix interface register to the analog part */
/*    These registers directly control (D2A) the LED drivers when the IOMUX assigns the LED drivers to this module. These D2A registers are also written by the led matrix controller when CFG.en=1. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_ledm_d2a_row  0x00000050
#define Adr_NIOL_ledm_ledm_d2a_row 0x000002D0
#define Adr_NIOL_ledm_d2a_row      0x000002D0
#define DFLT_VAL_NIOL_ledm_d2a_row 0x0000000f

#define MSK_NIOL_ledm_d2a_row_d_led_r_s0_oe_n         0x0000000f
#define SRT_NIOL_ledm_d2a_row_d_led_r_s0_oe_n         0
#define DFLT_VAL_NIOL_ledm_d2a_row_d_led_r_s0_oe_n    0x0000000f
#define DFLT_BF_VAL_NIOL_ledm_d2a_row_d_led_r_s0_oe_n 0x0000000f
#define MSK_NIOL_ledm_d2a_row_d_led_r_i               0x000000f0
#define SRT_NIOL_ledm_d2a_row_d_led_r_i               4
#define DFLT_VAL_NIOL_ledm_d2a_row_d_led_r_i          0x00000000
#define DFLT_BF_VAL_NIOL_ledm_d2a_row_d_led_r_i       0x00000000

/* all used bits of 'NIOL_ledm_d2a_row': */
#define MSK_USED_BITS_NIOL_ledm_d2a_row 0x000000ff


/* ===================================================================== */

/* AREA arm_timer */
/* Area of sw_timer */

/* ===================================================================== */

#define Addr_NIOL_sw_timer 0x00000300

/* --------------------------------------------------------------------- */
/* Register sw_timer_en_mode */
/* => Timers enable and mode register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_en_mode      0x00000000
#define Adr_NIOL_sw_timer_sw_timer_en_mode 0x00000300
#define Adr_NIOL_sw_timer_en_mode          0x00000300
#define DFLT_VAL_NIOL_sw_timer_en_mode     0x00000000

#define MSK_NIOL_sw_timer_en_mode_t0_en           0x00000001
#define SRT_NIOL_sw_timer_en_mode_t0_en           0
#define DFLT_VAL_NIOL_sw_timer_en_mode_t0_en      0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t0_en   0x00000000
#define MSK_NIOL_sw_timer_en_mode_t0_mode         0x00000002
#define SRT_NIOL_sw_timer_en_mode_t0_mode         1
#define DFLT_VAL_NIOL_sw_timer_en_mode_t0_mode    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t0_mode 0x00000000
#define MSK_NIOL_sw_timer_en_mode_t1_en           0x00000004
#define SRT_NIOL_sw_timer_en_mode_t1_en           2
#define DFLT_VAL_NIOL_sw_timer_en_mode_t1_en      0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t1_en   0x00000000
#define MSK_NIOL_sw_timer_en_mode_t1_mode         0x00000008
#define SRT_NIOL_sw_timer_en_mode_t1_mode         3
#define DFLT_VAL_NIOL_sw_timer_en_mode_t1_mode    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t1_mode 0x00000000
#define MSK_NIOL_sw_timer_en_mode_t2_en           0x00000010
#define SRT_NIOL_sw_timer_en_mode_t2_en           4
#define DFLT_VAL_NIOL_sw_timer_en_mode_t2_en      0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t2_en   0x00000000
#define MSK_NIOL_sw_timer_en_mode_t2_mode         0x00000020
#define SRT_NIOL_sw_timer_en_mode_t2_mode         5
#define DFLT_VAL_NIOL_sw_timer_en_mode_t2_mode    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_t2_mode 0x00000000

/* all used bits of 'NIOL_sw_timer_en_mode': */
#define MSK_USED_BITS_NIOL_sw_timer_en_mode 0x0000003f

/* --------------------------------------------------------------------- */
/* Register sw_timer_en_mode_set */
/* => Timers enable and mode set register */
/*    Read: timer_en_mode */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_en_mode_set      0x00000004
#define Adr_NIOL_sw_timer_sw_timer_en_mode_set 0x00000304
#define Adr_NIOL_sw_timer_en_mode_set          0x00000304
#define DFLT_VAL_NIOL_sw_timer_en_mode_set     0x00000000

#define MSK_NIOL_sw_timer_en_mode_set_val         0x000000ff
#define SRT_NIOL_sw_timer_en_mode_set_val         0
#define DFLT_VAL_NIOL_sw_timer_en_mode_set_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_set_val 0x00000000

/* all used bits of 'NIOL_sw_timer_en_mode_set': */
#define MSK_USED_BITS_NIOL_sw_timer_en_mode_set 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_en_mode_clr */
/* => Timers enable and mode clear register */
/*    Read: timer_en_mode */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_en_mode_clr      0x00000008
#define Adr_NIOL_sw_timer_sw_timer_en_mode_clr 0x00000308
#define Adr_NIOL_sw_timer_en_mode_clr          0x00000308
#define DFLT_VAL_NIOL_sw_timer_en_mode_clr     0x00000000

#define MSK_NIOL_sw_timer_en_mode_clr_val         0x000000ff
#define SRT_NIOL_sw_timer_en_mode_clr_val         0
#define DFLT_VAL_NIOL_sw_timer_en_mode_clr_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_en_mode_clr_val 0x00000000

/* all used bits of 'NIOL_sw_timer_en_mode_clr': */
#define MSK_USED_BITS_NIOL_sw_timer_en_mode_clr 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer0_upper */
/* => Timer 0 upper register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer0_upper      0x00000010
#define Adr_NIOL_sw_timer_sw_timer_timer0_upper 0x00000310
#define Adr_NIOL_sw_timer_timer0_upper          0x00000310
#define DFLT_VAL_NIOL_sw_timer_timer0_upper     0x00000000

#define MSK_NIOL_sw_timer_timer0_upper_val         0x000000ff
#define SRT_NIOL_sw_timer_timer0_upper_val         0
#define DFLT_VAL_NIOL_sw_timer_timer0_upper_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer0_upper_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer0_upper': */
#define MSK_USED_BITS_NIOL_sw_timer_timer0_upper 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer0_lower */
/* => Timer 0 lower register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer0_lower      0x00000014
#define Adr_NIOL_sw_timer_sw_timer_timer0_lower 0x00000314
#define Adr_NIOL_sw_timer_timer0_lower          0x00000314
#define DFLT_VAL_NIOL_sw_timer_timer0_lower     0x00000000

#define MSK_NIOL_sw_timer_timer0_lower_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer0_lower_val         0
#define DFLT_VAL_NIOL_sw_timer_timer0_lower_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer0_lower_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer0_lower': */
#define MSK_USED_BITS_NIOL_sw_timer_timer0_lower 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer0_upper_rld */
/* => Timer 0 upper reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer0_upper_rld      0x00000018
#define Adr_NIOL_sw_timer_sw_timer_timer0_upper_rld 0x00000318
#define Adr_NIOL_sw_timer_timer0_upper_rld          0x00000318
#define DFLT_VAL_NIOL_sw_timer_timer0_upper_rld     0x00000000

#define MSK_NIOL_sw_timer_timer0_upper_rld_val         0x000000ff
#define SRT_NIOL_sw_timer_timer0_upper_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer0_upper_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer0_upper_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer0_upper_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer0_upper_rld 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer0_lower_rld */
/* => Timer 0 lower reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer0_lower_rld      0x0000001C
#define Adr_NIOL_sw_timer_sw_timer_timer0_lower_rld 0x0000031C
#define Adr_NIOL_sw_timer_timer0_lower_rld          0x0000031C
#define DFLT_VAL_NIOL_sw_timer_timer0_lower_rld     0x00000000

#define MSK_NIOL_sw_timer_timer0_lower_rld_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer0_lower_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer0_lower_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer0_lower_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer0_lower_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer0_lower_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer1_upper */
/* => Timer 1 upper register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer1_upper      0x00000020
#define Adr_NIOL_sw_timer_sw_timer_timer1_upper 0x00000320
#define Adr_NIOL_sw_timer_timer1_upper          0x00000320
#define DFLT_VAL_NIOL_sw_timer_timer1_upper     0x00000000

#define MSK_NIOL_sw_timer_timer1_upper_val         0x000000ff
#define SRT_NIOL_sw_timer_timer1_upper_val         0
#define DFLT_VAL_NIOL_sw_timer_timer1_upper_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer1_upper_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer1_upper': */
#define MSK_USED_BITS_NIOL_sw_timer_timer1_upper 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer1_lower */
/* => Timer 1 lower register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer1_lower      0x00000024
#define Adr_NIOL_sw_timer_sw_timer_timer1_lower 0x00000324
#define Adr_NIOL_sw_timer_timer1_lower          0x00000324
#define DFLT_VAL_NIOL_sw_timer_timer1_lower     0x00000000

#define MSK_NIOL_sw_timer_timer1_lower_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer1_lower_val         0
#define DFLT_VAL_NIOL_sw_timer_timer1_lower_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer1_lower_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer1_lower': */
#define MSK_USED_BITS_NIOL_sw_timer_timer1_lower 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer1_upper_rld */
/* => Timer 1 upper reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer1_upper_rld      0x00000028
#define Adr_NIOL_sw_timer_sw_timer_timer1_upper_rld 0x00000328
#define Adr_NIOL_sw_timer_timer1_upper_rld          0x00000328
#define DFLT_VAL_NIOL_sw_timer_timer1_upper_rld     0x00000000

#define MSK_NIOL_sw_timer_timer1_upper_rld_val         0x000000ff
#define SRT_NIOL_sw_timer_timer1_upper_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer1_upper_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer1_upper_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer1_upper_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer1_upper_rld 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer1_lower_rld */
/* => Timer 1 lower reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer1_lower_rld      0x0000002C
#define Adr_NIOL_sw_timer_sw_timer_timer1_lower_rld 0x0000032C
#define Adr_NIOL_sw_timer_timer1_lower_rld          0x0000032C
#define DFLT_VAL_NIOL_sw_timer_timer1_lower_rld     0x00000000

#define MSK_NIOL_sw_timer_timer1_lower_rld_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer1_lower_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer1_lower_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer1_lower_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer1_lower_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer1_lower_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer2_upper */
/* => Timer 2 upper register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer2_upper      0x00000030
#define Adr_NIOL_sw_timer_sw_timer_timer2_upper 0x00000330
#define Adr_NIOL_sw_timer_timer2_upper          0x00000330
#define DFLT_VAL_NIOL_sw_timer_timer2_upper     0x00000000

#define MSK_NIOL_sw_timer_timer2_upper_val         0x000000ff
#define SRT_NIOL_sw_timer_timer2_upper_val         0
#define DFLT_VAL_NIOL_sw_timer_timer2_upper_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer2_upper_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer2_upper': */
#define MSK_USED_BITS_NIOL_sw_timer_timer2_upper 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer2_lower */
/* => Timer 2 lower register value */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer2_lower      0x00000034
#define Adr_NIOL_sw_timer_sw_timer_timer2_lower 0x00000334
#define Adr_NIOL_sw_timer_timer2_lower          0x00000334
#define DFLT_VAL_NIOL_sw_timer_timer2_lower     0x00000000

#define MSK_NIOL_sw_timer_timer2_lower_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer2_lower_val         0
#define DFLT_VAL_NIOL_sw_timer_timer2_lower_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer2_lower_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer2_lower': */
#define MSK_USED_BITS_NIOL_sw_timer_timer2_lower 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer2_upper_rld */
/* => Timer 2 upper reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer2_upper_rld      0x00000038
#define Adr_NIOL_sw_timer_sw_timer_timer2_upper_rld 0x00000338
#define Adr_NIOL_sw_timer_timer2_upper_rld          0x00000338
#define DFLT_VAL_NIOL_sw_timer_timer2_upper_rld     0x00000000

#define MSK_NIOL_sw_timer_timer2_upper_rld_val         0x000000ff
#define SRT_NIOL_sw_timer_timer2_upper_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer2_upper_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer2_upper_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer2_upper_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer2_upper_rld 0x000000ff

/* --------------------------------------------------------------------- */
/* Register sw_timer_timer2_lower_rld */
/* => Timer 2 lower reload register */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_timer2_lower_rld      0x0000003C
#define Adr_NIOL_sw_timer_sw_timer_timer2_lower_rld 0x0000033C
#define Adr_NIOL_sw_timer_timer2_lower_rld          0x0000033C
#define DFLT_VAL_NIOL_sw_timer_timer2_lower_rld     0x00000000

#define MSK_NIOL_sw_timer_timer2_lower_rld_val         0x0000ffff
#define SRT_NIOL_sw_timer_timer2_lower_rld_val         0
#define DFLT_VAL_NIOL_sw_timer_timer2_lower_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_timer2_lower_rld_val 0x00000000

/* all used bits of 'NIOL_sw_timer_timer2_lower_rld': */
#define MSK_USED_BITS_NIOL_sw_timer_timer2_lower_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sw_timer_irq_raw */
/* => Writing a '1' to a bit position with an event type IRQ will clear the event flag. */
/*    Writing to bit positions with a 'status' type IRQ has no effect. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_irq_raw      0x00000060
#define Adr_NIOL_sw_timer_sw_timer_irq_raw 0x00000360
#define Adr_NIOL_sw_timer_irq_raw          0x00000360
#define DFLT_VAL_NIOL_sw_timer_irq_raw     0x00000000

#define MSK_NIOL_sw_timer_irq_raw_t0_evt         0x00000001
#define SRT_NIOL_sw_timer_irq_raw_t0_evt         0
#define DFLT_VAL_NIOL_sw_timer_irq_raw_t0_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_raw_t0_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_raw_t1_evt         0x00000002
#define SRT_NIOL_sw_timer_irq_raw_t1_evt         1
#define DFLT_VAL_NIOL_sw_timer_irq_raw_t1_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_raw_t1_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_raw_t2_evt         0x00000004
#define SRT_NIOL_sw_timer_irq_raw_t2_evt         2
#define DFLT_VAL_NIOL_sw_timer_irq_raw_t2_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_raw_t2_evt 0x00000000

/* all used bits of 'NIOL_sw_timer_irq_raw': */
#define MSK_USED_BITS_NIOL_sw_timer_irq_raw 0x00000007

/* --------------------------------------------------------------------- */
/* Register sw_timer_irq_masked */
/* => Masked IRQ register */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_irq_masked      0x00000064
#define Adr_NIOL_sw_timer_sw_timer_irq_masked 0x00000364
#define Adr_NIOL_sw_timer_irq_masked          0x00000364

#define MSK_NIOL_sw_timer_irq_masked_t0_evt 0x00000001
#define SRT_NIOL_sw_timer_irq_masked_t0_evt 0
#define MSK_NIOL_sw_timer_irq_masked_t1_evt 0x00000002
#define SRT_NIOL_sw_timer_irq_masked_t1_evt 1
#define MSK_NIOL_sw_timer_irq_masked_t2_evt 0x00000004
#define SRT_NIOL_sw_timer_irq_masked_t2_evt 2

/* all used bits of 'NIOL_sw_timer_irq_masked': */
#define MSK_USED_BITS_NIOL_sw_timer_irq_masked 0x00000007

/* --------------------------------------------------------------------- */
/* Register sw_timer_irq_msk_set */
/* => IRQ mask set register */
/*    irq_msk_set Write: 1: set the corresponding bit in the IRQ mask # default 0 */
/*    Read: returns IRQ mask */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_irq_msk_set      0x0000006C
#define Adr_NIOL_sw_timer_sw_timer_irq_msk_set 0x0000036C
#define Adr_NIOL_sw_timer_irq_msk_set          0x0000036C
#define DFLT_VAL_NIOL_sw_timer_irq_msk_set     0x00000000

#define MSK_NIOL_sw_timer_irq_msk_set_t0_evt         0x00000001
#define SRT_NIOL_sw_timer_irq_msk_set_t0_evt         0
#define DFLT_VAL_NIOL_sw_timer_irq_msk_set_t0_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_set_t0_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_msk_set_t1_evt         0x00000002
#define SRT_NIOL_sw_timer_irq_msk_set_t1_evt         1
#define DFLT_VAL_NIOL_sw_timer_irq_msk_set_t1_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_set_t1_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_msk_set_t2_evt         0x00000004
#define SRT_NIOL_sw_timer_irq_msk_set_t2_evt         2
#define DFLT_VAL_NIOL_sw_timer_irq_msk_set_t2_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_set_t2_evt 0x00000000

/* all used bits of 'NIOL_sw_timer_irq_msk_set': */
#define MSK_USED_BITS_NIOL_sw_timer_irq_msk_set 0x00000007

/* --------------------------------------------------------------------- */
/* Register sw_timer_irq_msk_reset */
/* => IRQ mask reset register */
/*    irq_msk_reset Write: 1: clear the corresponding bit in the IRQ mask # default 0 */
/*    Read: returns IRQ mask */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_irq_msk_reset      0x00000070
#define Adr_NIOL_sw_timer_sw_timer_irq_msk_reset 0x00000370
#define Adr_NIOL_sw_timer_irq_msk_reset          0x00000370
#define DFLT_VAL_NIOL_sw_timer_irq_msk_reset     0x00000000

#define MSK_NIOL_sw_timer_irq_msk_reset_t0_evt         0x00000001
#define SRT_NIOL_sw_timer_irq_msk_reset_t0_evt         0
#define DFLT_VAL_NIOL_sw_timer_irq_msk_reset_t0_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_reset_t0_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_msk_reset_t1_evt         0x00000002
#define SRT_NIOL_sw_timer_irq_msk_reset_t1_evt         1
#define DFLT_VAL_NIOL_sw_timer_irq_msk_reset_t1_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_reset_t1_evt 0x00000000
#define MSK_NIOL_sw_timer_irq_msk_reset_t2_evt         0x00000004
#define SRT_NIOL_sw_timer_irq_msk_reset_t2_evt         2
#define DFLT_VAL_NIOL_sw_timer_irq_msk_reset_t2_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sw_timer_irq_msk_reset_t2_evt 0x00000000

/* all used bits of 'NIOL_sw_timer_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_sw_timer_irq_msk_reset 0x00000007

/* --------------------------------------------------------------------- */
/* Register sw_timer_irq_no */
/* => IRQ number register */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sw_timer_irq_no      0x00000074
#define Adr_NIOL_sw_timer_sw_timer_irq_no 0x00000374
#define Adr_NIOL_sw_timer_irq_no          0x00000374

#define MSK_NIOL_sw_timer_irq_no_irq_no 0x00000003
#define SRT_NIOL_sw_timer_irq_no_irq_no 0

/* all used bits of 'NIOL_sw_timer_irq_no': */
#define MSK_USED_BITS_NIOL_sw_timer_irq_no 0x00000003


/* ===================================================================== */

/* Area of asic_ctrl */

/* ===================================================================== */

#define Addr_NIOL_asic_ctrl 0x00000380

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_io_config0 */
/* => IO Config0 Register: */
/*    Selects of pin multiplexing. */
/*    See Excel pinning sheet for details. */
/*    Note: Some functions configured by this register are enabled by default/during reset. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_io_config0       0x00000000
#define Adr_NIOL_asic_ctrl_asic_ctrl_io_config0 0x00000380
#define Adr_NIOL_asic_ctrl_io_config0           0x00000380
#define DFLT_VAL_NIOL_asic_ctrl_io_config0      0x00000280
#define PW_VAL_NIOL_asic_ctrl_io_config0        0x00007000
#define PW_BF_VAL_NIOL_asic_ctrl_io_config0     0x0000001c

#define MSK_NIOL_asic_ctrl_io_config0_sel_uart_d         0x0000000f
#define SRT_NIOL_asic_ctrl_io_config0_sel_uart_d         0
#define DFLT_VAL_NIOL_asic_ctrl_io_config0_sel_uart_d    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config0_sel_uart_d 0x00000000
#define MSK_NIOL_asic_ctrl_io_config0_sel_spi            0x00000070
#define SRT_NIOL_asic_ctrl_io_config0_sel_spi            4
#define DFLT_VAL_NIOL_asic_ctrl_io_config0_sel_spi       0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config0_sel_spi    0x00000000
#define MSK_NIOL_asic_ctrl_io_config0_sel_hispi          0x00000080
#define SRT_NIOL_asic_ctrl_io_config0_sel_hispi          7
#define DFLT_VAL_NIOL_asic_ctrl_io_config0_sel_hispi     0x00000080
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config0_sel_hispi  0x00000001
#define MSK_NIOL_asic_ctrl_io_config0_sel_jtag           0x00000300
#define SRT_NIOL_asic_ctrl_io_config0_sel_jtag           8
#define DFLT_VAL_NIOL_asic_ctrl_io_config0_sel_jtag      0x00000200
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config0_sel_jtag   0x00000002
#define MSK_NIOL_asic_ctrl_io_config0_pw                 0x0000fc00
#define SRT_NIOL_asic_ctrl_io_config0_pw                 10
#define DFLT_VAL_NIOL_asic_ctrl_io_config0_pw            0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config0_pw         0x00000000

/* all used bits of 'NIOL_asic_ctrl_io_config0': */
#define MSK_USED_BITS_NIOL_asic_ctrl_io_config0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_io_config1 */
/* => IO Config1 Register: */
/*    Selects of pin multiplexing. */
/*    See Excel pinning sheet for details. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_io_config1       0x00000004
#define Adr_NIOL_asic_ctrl_asic_ctrl_io_config1 0x00000384
#define Adr_NIOL_asic_ctrl_io_config1           0x00000384
#define DFLT_VAL_NIOL_asic_ctrl_io_config1      0x00000000
#define PW_VAL_NIOL_asic_ctrl_io_config1        0x00005000
#define PW_BF_VAL_NIOL_asic_ctrl_io_config1     0x0000000a

#define MSK_NIOL_asic_ctrl_io_config1_sel_sync_out_p         0x0000000f
#define SRT_NIOL_asic_ctrl_io_config1_sel_sync_out_p         0
#define DFLT_VAL_NIOL_asic_ctrl_io_config1_sel_sync_out_p    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config1_sel_sync_out_p 0x00000000
#define MSK_NIOL_asic_ctrl_io_config1_sel_sync_in_p          0x000000f0
#define SRT_NIOL_asic_ctrl_io_config1_sel_sync_in_p          4
#define DFLT_VAL_NIOL_asic_ctrl_io_config1_sel_sync_in_p     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config1_sel_sync_in_p  0x00000000
#define MSK_NIOL_asic_ctrl_io_config1_sel_irq_ext_p          0x00000700
#define SRT_NIOL_asic_ctrl_io_config1_sel_irq_ext_p          8
#define DFLT_VAL_NIOL_asic_ctrl_io_config1_sel_irq_ext_p     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config1_sel_irq_ext_p  0x00000000
#define MSK_NIOL_asic_ctrl_io_config1_pw                     0x0000f800
#define SRT_NIOL_asic_ctrl_io_config1_pw                     11
#define DFLT_VAL_NIOL_asic_ctrl_io_config1_pw                0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config1_pw             0x00000000

/* all used bits of 'NIOL_asic_ctrl_io_config1': */
#define MSK_USED_BITS_NIOL_asic_ctrl_io_config1 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_io_config2 */
/* => IO Config2 Register: */
/*    Selects of pin multiplexing. */
/*    See Excel pinning sheet for details. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_io_config2       0x00000008
#define Adr_NIOL_asic_ctrl_asic_ctrl_io_config2 0x00000388
#define Adr_NIOL_asic_ctrl_io_config2           0x00000388
#define DFLT_VAL_NIOL_asic_ctrl_io_config2      0x00000000
#define PW_VAL_NIOL_asic_ctrl_io_config2        0x0000cc00
#define PW_BF_VAL_NIOL_asic_ctrl_io_config2     0x00000033

#define MSK_NIOL_asic_ctrl_io_config2_sel_led_c         0x00000007
#define SRT_NIOL_asic_ctrl_io_config2_sel_led_c         0
#define DFLT_VAL_NIOL_asic_ctrl_io_config2_sel_led_c    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config2_sel_led_c 0x00000000
#define MSK_NIOL_asic_ctrl_io_config2_sel_led_r         0x000000f0
#define SRT_NIOL_asic_ctrl_io_config2_sel_led_r         4
#define DFLT_VAL_NIOL_asic_ctrl_io_config2_sel_led_r    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config2_sel_led_r 0x00000000
#define MSK_NIOL_asic_ctrl_io_config2_pw                0x0000fc00
#define SRT_NIOL_asic_ctrl_io_config2_pw                10
#define DFLT_VAL_NIOL_asic_ctrl_io_config2_pw           0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config2_pw        0x00000000

/* all used bits of 'NIOL_asic_ctrl_io_config2': */
#define MSK_USED_BITS_NIOL_asic_ctrl_io_config2 0x0000fcf7

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_io_config3 */
/* => IO Config3 Register: */
/*    Selects of output pin multiplexing. */
/*    See Excel pinning sheet for details. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_io_config3       0x0000000C
#define Adr_NIOL_asic_ctrl_asic_ctrl_io_config3 0x0000038C
#define Adr_NIOL_asic_ctrl_io_config3           0x0000038C
#define DFLT_VAL_NIOL_asic_ctrl_io_config3      0x00000000
#define PW_VAL_NIOL_asic_ctrl_io_config3        0x00009800
#define PW_BF_VAL_NIOL_asic_ctrl_io_config3     0x00000026

#define MSK_NIOL_asic_ctrl_io_config3_sel_adc_gpz          0x00000003
#define SRT_NIOL_asic_ctrl_io_config3_sel_adc_gpz          0
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpz     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpz  0x00000000
#define MSK_NIOL_asic_ctrl_io_config3_sel_adc_gpo0         0x00000004
#define SRT_NIOL_asic_ctrl_io_config3_sel_adc_gpo0         2
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo0    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo0 0x00000000
#define MSK_NIOL_asic_ctrl_io_config3_sel_adc_gpo1         0x00000030
#define SRT_NIOL_asic_ctrl_io_config3_sel_adc_gpo1         4
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo1    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo1 0x00000000
#define MSK_NIOL_asic_ctrl_io_config3_sel_adc_gpo2         0x000000c0
#define SRT_NIOL_asic_ctrl_io_config3_sel_adc_gpo2         6
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo2    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo2 0x00000000
#define MSK_NIOL_asic_ctrl_io_config3_sel_adc_gpo3         0x00000300
#define SRT_NIOL_asic_ctrl_io_config3_sel_adc_gpo3         8
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo3    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_sel_adc_gpo3 0x00000000
#define MSK_NIOL_asic_ctrl_io_config3_pw                   0x0000fc00
#define SRT_NIOL_asic_ctrl_io_config3_pw                   10
#define DFLT_VAL_NIOL_asic_ctrl_io_config3_pw              0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_io_config3_pw           0x00000000

/* all used bits of 'NIOL_asic_ctrl_io_config3': */
#define MSK_USED_BITS_NIOL_asic_ctrl_io_config3 0x0000fff7

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_boot_addr */
/* => Boot address of system CPU (MTVEC) configuration register. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_boot_addr       0x00000014
#define Adr_NIOL_asic_ctrl_asic_ctrl_boot_addr 0x00000394
#define Adr_NIOL_asic_ctrl_boot_addr           0x00000394
#define DFLT_VAL_NIOL_asic_ctrl_boot_addr      0x00002000

#define MSK_NIOL_asic_ctrl_boot_addr_addr         0x0000ff00
#define SRT_NIOL_asic_ctrl_boot_addr_addr         8
#define DFLT_VAL_NIOL_asic_ctrl_boot_addr_addr    0x00002000
#define DFLT_BF_VAL_NIOL_asic_ctrl_boot_addr_addr 0x00000020

/* all used bits of 'NIOL_asic_ctrl_boot_addr': */
#define MSK_USED_BITS_NIOL_asic_ctrl_boot_addr 0x0000ff00

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_system_status */
/* => System Status Register. */
/*    This register provides information of special system events and system states. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_system_status       0x00000018
#define Adr_NIOL_asic_ctrl_asic_ctrl_system_status 0x00000398
#define Adr_NIOL_asic_ctrl_system_status           0x00000398

#define MSK_NIOL_asic_ctrl_system_status_d_vdd_iol_uv     0x00000001
#define SRT_NIOL_asic_ctrl_system_status_d_vdd_iol_uv     0
#define MSK_NIOL_asic_ctrl_system_status_d_vdd_iol_uv_fil 0x00000002
#define SRT_NIOL_asic_ctrl_system_status_d_vdd_iol_uv_fil 1
#define MSK_NIOL_asic_ctrl_system_status_testmode         0x00000004
#define SRT_NIOL_asic_ctrl_system_status_testmode         2

/* all used bits of 'NIOL_asic_ctrl_system_status': */
#define MSK_USED_BITS_NIOL_asic_ctrl_system_status 0x00000007

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_testmode_ctrl */
/* => Testmode Control Register */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_testmode_ctrl       0x0000001C
#define Adr_NIOL_asic_ctrl_asic_ctrl_testmode_ctrl 0x0000039C
#define Adr_NIOL_asic_ctrl_testmode_ctrl           0x0000039C
#define DFLT_VAL_NIOL_asic_ctrl_testmode_ctrl      0x00000000

#define MSK_NIOL_asic_ctrl_testmode_ctrl_scan_testmode         0x00000001
#define SRT_NIOL_asic_ctrl_testmode_ctrl_scan_testmode         0
#define DFLT_VAL_NIOL_asic_ctrl_testmode_ctrl_scan_testmode    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_testmode_ctrl_scan_testmode 0x00000000

/* all used bits of 'NIOL_asic_ctrl_testmode_ctrl': */
#define MSK_USED_BITS_NIOL_asic_ctrl_testmode_ctrl 0x00000001

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_bist_ctrl0 */
/* => RAM BIST control register 0: */
/*    2 bits bistmode per RAM to start BIST or RAM initialization: */
/*    00: disabled */
/*    01: initialize RAM */
/*    10: run BIST */
/*    Reset Value to 00 if status register shows that process is finished. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_bist_ctrl0       0x00000020
#define Adr_NIOL_asic_ctrl_asic_ctrl_bist_ctrl0 0x000003A0
#define Adr_NIOL_asic_ctrl_bist_ctrl0           0x000003A0
#define DFLT_VAL_NIOL_asic_ctrl_bist_ctrl0      0x00000000
#define PW_VAL_NIOL_asic_ctrl_bist_ctrl0        0x0000d000
#define PW_BF_VAL_NIOL_asic_ctrl_bist_ctrl0     0x0000000d

#define MSK_NIOL_asic_ctrl_bist_ctrl0_dram_bist_mode         0x00000003
#define SRT_NIOL_asic_ctrl_bist_ctrl0_dram_bist_mode         0
#define DFLT_VAL_NIOL_asic_ctrl_bist_ctrl0_dram_bist_mode    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_bist_ctrl0_dram_bist_mode 0x00000000
#define MSK_NIOL_asic_ctrl_bist_ctrl0_pram_bist_mode         0x0000000c
#define SRT_NIOL_asic_ctrl_bist_ctrl0_pram_bist_mode         2
#define DFLT_VAL_NIOL_asic_ctrl_bist_ctrl0_pram_bist_mode    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_bist_ctrl0_pram_bist_mode 0x00000000
#define MSK_NIOL_asic_ctrl_bist_ctrl0_pw                     0x0000f000
#define SRT_NIOL_asic_ctrl_bist_ctrl0_pw                     12
#define DFLT_VAL_NIOL_asic_ctrl_bist_ctrl0_pw                0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_bist_ctrl0_pw             0x00000000

/* all used bits of 'NIOL_asic_ctrl_bist_ctrl0': */
#define MSK_USED_BITS_NIOL_asic_ctrl_bist_ctrl0 0x0000f00f

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_bist_stat0 */
/* => RAM BIST status register 0: */
/*    2 bits bist_status per RAM: */
/*    00: OK */
/*    01: running */
/*    11: failure */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_bist_stat0       0x00000024
#define Adr_NIOL_asic_ctrl_asic_ctrl_bist_stat0 0x000003A4
#define Adr_NIOL_asic_ctrl_bist_stat0           0x000003A4

#define MSK_NIOL_asic_ctrl_bist_stat0_dram_bist_status 0x00000003
#define SRT_NIOL_asic_ctrl_bist_stat0_dram_bist_status 0
#define MSK_NIOL_asic_ctrl_bist_stat0_pram_bist_status 0x0000000c
#define SRT_NIOL_asic_ctrl_bist_stat0_pram_bist_status 2

/* all used bits of 'NIOL_asic_ctrl_bist_stat0': */
#define MSK_USED_BITS_NIOL_asic_ctrl_bist_stat0 0x0000000f

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_reset_ctrl */
/* => Reset Control Register: */
/*    This register controls the reset functions of the chip and indicates the reset state. The reset state */
/*    shows which resets have occurred, allowing the firmware to detect which resets were active. In order to */
/*    determine the source of the last reset, the firmware should evaluate and reset these bits during its start */
/*    sequence. After a power on reset, the RESET_CTRL register is cleared completely. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_reset_ctrl       0x00000028
#define Adr_NIOL_asic_ctrl_asic_ctrl_reset_ctrl 0x000003A8
#define Adr_NIOL_asic_ctrl_reset_ctrl           0x000003A8
#define DFLT_VAL_NIOL_asic_ctrl_reset_ctrl      0x00000000

#define MSK_NIOL_asic_ctrl_reset_ctrl_RES_WDOG          0x00000001
#define SRT_NIOL_asic_ctrl_reset_ctrl_RES_WDOG          0
#define DFLT_VAL_NIOL_asic_ctrl_reset_ctrl_RES_WDOG     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_reset_ctrl_RES_WDOG  0x00000000
#define MSK_NIOL_asic_ctrl_reset_ctrl_RES_HISPI         0x00000002
#define SRT_NIOL_asic_ctrl_reset_ctrl_RES_HISPI         1
#define DFLT_VAL_NIOL_asic_ctrl_reset_ctrl_RES_HISPI    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_reset_ctrl_RES_HISPI 0x00000000

/* all used bits of 'NIOL_asic_ctrl_reset_ctrl': */
#define MSK_USED_BITS_NIOL_asic_ctrl_reset_ctrl 0x00000003

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_pll_config0 */
/* => PLL Configuration Register 0 */
/*    The PLL is always powered down after power on reset. All clock-domains run directly on pin CLKREF. */
/*    To use the PLL: */
/*     1. set pll_config0 */
/*     2. set pll_config1 with pll_pd=1 */
/*     3. set pll_config1 with pll_pd=0 (power up PLL) */
/*     4. wait for PLL to stabilize */
/*     5. Use clk_sys_config to switch from CLKREF to PLL */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_pll_config0       0x0000002C
#define Adr_NIOL_asic_ctrl_asic_ctrl_pll_config0 0x000003AC
#define Adr_NIOL_asic_ctrl_pll_config0           0x000003AC
#define DFLT_VAL_NIOL_asic_ctrl_pll_config0      0x00000000
#define PW_VAL_NIOL_asic_ctrl_pll_config0        0x00006c00
#define PW_BF_VAL_NIOL_asic_ctrl_pll_config0     0x00000036

#define MSK_NIOL_asic_ctrl_pll_config0_pll_fd         0x000001ff
#define SRT_NIOL_asic_ctrl_pll_config0_pll_fd         0
#define DFLT_VAL_NIOL_asic_ctrl_pll_config0_pll_fd    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config0_pll_fd 0x00000000
#define MSK_NIOL_asic_ctrl_pll_config0_pw             0x0000fe00
#define SRT_NIOL_asic_ctrl_pll_config0_pw             9
#define DFLT_VAL_NIOL_asic_ctrl_pll_config0_pw        0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config0_pw     0x00000000

/* all used bits of 'NIOL_asic_ctrl_pll_config0': */
#define MSK_USED_BITS_NIOL_asic_ctrl_pll_config0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_pll_config1 */
/* => PLL Configuration Register 1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_pll_config1       0x00000030
#define Adr_NIOL_asic_ctrl_asic_ctrl_pll_config1 0x000003B0
#define Adr_NIOL_asic_ctrl_pll_config1           0x000003B0
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1      0x00000203
#define PW_VAL_NIOL_asic_ctrl_pll_config1        0x00006800
#define PW_BF_VAL_NIOL_asic_ctrl_pll_config1     0x0000001a

#define MSK_NIOL_asic_ctrl_pll_config1_pll_oe_n           0x00000001
#define SRT_NIOL_asic_ctrl_pll_config1_pll_oe_n           0
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pll_oe_n      0x00000001
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pll_oe_n   0x00000001
#define MSK_NIOL_asic_ctrl_pll_config1_pll_pd             0x00000002
#define SRT_NIOL_asic_ctrl_pll_config1_pll_pd             1
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pll_pd        0x00000002
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pll_pd     0x00000001
#define MSK_NIOL_asic_ctrl_pll_config1_pll_rd             0x0000007c
#define SRT_NIOL_asic_ctrl_pll_config1_pll_rd             2
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pll_rd        0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pll_rd     0x00000000
#define MSK_NIOL_asic_ctrl_pll_config1_pll_od             0x00000180
#define SRT_NIOL_asic_ctrl_pll_config1_pll_od             7
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pll_od        0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pll_od     0x00000000
#define MSK_NIOL_asic_ctrl_pll_config1_pll_bypass         0x00000200
#define SRT_NIOL_asic_ctrl_pll_config1_pll_bypass         9
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pll_bypass    0x00000200
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pll_bypass 0x00000001
#define MSK_NIOL_asic_ctrl_pll_config1_pw                 0x0000fc00
#define SRT_NIOL_asic_ctrl_pll_config1_pw                 10
#define DFLT_VAL_NIOL_asic_ctrl_pll_config1_pw            0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_pll_config1_pw         0x00000000

/* all used bits of 'NIOL_asic_ctrl_pll_config1': */
#define MSK_USED_BITS_NIOL_asic_ctrl_pll_config1 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_clk_sys_config */
/* => System clock divider configuration register */
/*    Procedure to program the system clock divider: Program the register step-by-step: */
/*      1. select XTAL as source (clear the src-bit) */
/*      2. program the desired div-value */
/*      3. select the PLL (set the src-bit) */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_clk_sys_config       0x00000034
#define Adr_NIOL_asic_ctrl_asic_ctrl_clk_sys_config 0x000003B4
#define Adr_NIOL_asic_ctrl_clk_sys_config           0x000003B4
#define DFLT_VAL_NIOL_asic_ctrl_clk_sys_config      0x00000002
#define PW_VAL_NIOL_asic_ctrl_clk_sys_config        0x0000ad80
#define PW_BF_VAL_NIOL_asic_ctrl_clk_sys_config     0x0000056c

#define MSK_NIOL_asic_ctrl_clk_sys_config_src         0x00000001
#define SRT_NIOL_asic_ctrl_clk_sys_config_src         0
#define DFLT_VAL_NIOL_asic_ctrl_clk_sys_config_src    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_sys_config_src 0x00000000
#define MSK_NIOL_asic_ctrl_clk_sys_config_div         0x0000000e
#define SRT_NIOL_asic_ctrl_clk_sys_config_div         1
#define DFLT_VAL_NIOL_asic_ctrl_clk_sys_config_div    0x00000002
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_sys_config_div 0x00000001
#define MSK_NIOL_asic_ctrl_clk_sys_config_pw          0x0000ffe0
#define SRT_NIOL_asic_ctrl_clk_sys_config_pw          5
#define DFLT_VAL_NIOL_asic_ctrl_clk_sys_config_pw     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_sys_config_pw  0x00000000

/* all used bits of 'NIOL_asic_ctrl_clk_sys_config': */
#define MSK_USED_BITS_NIOL_asic_ctrl_clk_sys_config 0x0000ffef

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_clk_uart_a_config */
/* => IOL_UART A clock divider configuration register */
/*    Procedure to program the UART clocks: Program the register step-by-step: */
/*      1. disable the clock if it is running (clear the en-bit but don't change the div-bits) */
/*      2. program the desired div-value */
/*      3. enable the clock (set the en-bit) */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_clk_uart_a_config       0x00000038
#define Adr_NIOL_asic_ctrl_asic_ctrl_clk_uart_a_config 0x000003B8
#define Adr_NIOL_asic_ctrl_clk_uart_a_config           0x000003B8
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_a_config      0x00000000
#define PW_VAL_NIOL_asic_ctrl_clk_uart_a_config        0x0000c1c0
#define PW_BF_VAL_NIOL_asic_ctrl_clk_uart_a_config     0x00000307

#define MSK_NIOL_asic_ctrl_clk_uart_a_config_en          0x00000001
#define SRT_NIOL_asic_ctrl_clk_uart_a_config_en          0
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_a_config_en     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_a_config_en  0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_a_config_div         0x0000003e
#define SRT_NIOL_asic_ctrl_clk_uart_a_config_div         1
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_a_config_div    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_a_config_div 0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_a_config_pw          0x0000ffc0
#define SRT_NIOL_asic_ctrl_clk_uart_a_config_pw          6
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_a_config_pw     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_a_config_pw  0x00000000

/* all used bits of 'NIOL_asic_ctrl_clk_uart_a_config': */
#define MSK_USED_BITS_NIOL_asic_ctrl_clk_uart_a_config 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_clk_uart_b_config */
/* => IOL_UART B clock divider configuration register */
/*    For details see the IOL_UART A clock divider configuration register. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_clk_uart_b_config       0x0000003C
#define Adr_NIOL_asic_ctrl_asic_ctrl_clk_uart_b_config 0x000003BC
#define Adr_NIOL_asic_ctrl_clk_uart_b_config           0x000003BC
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_b_config      0x00000000
#define PW_VAL_NIOL_asic_ctrl_clk_uart_b_config        0x00002f40
#define PW_BF_VAL_NIOL_asic_ctrl_clk_uart_b_config     0x000000bd

#define MSK_NIOL_asic_ctrl_clk_uart_b_config_en          0x00000001
#define SRT_NIOL_asic_ctrl_clk_uart_b_config_en          0
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_b_config_en     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_b_config_en  0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_b_config_div         0x0000003e
#define SRT_NIOL_asic_ctrl_clk_uart_b_config_div         1
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_b_config_div    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_b_config_div 0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_b_config_pw          0x0000ffc0
#define SRT_NIOL_asic_ctrl_clk_uart_b_config_pw          6
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_b_config_pw     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_b_config_pw  0x00000000

/* all used bits of 'NIOL_asic_ctrl_clk_uart_b_config': */
#define MSK_USED_BITS_NIOL_asic_ctrl_clk_uart_b_config 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_clk_uart_c_config */
/* => IOL_UART C clock divider configuration register */
/*    For details see the IOL_UART A clock divider configuration register. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_clk_uart_c_config       0x00000040
#define Adr_NIOL_asic_ctrl_asic_ctrl_clk_uart_c_config 0x000003C0
#define Adr_NIOL_asic_ctrl_clk_uart_c_config           0x000003C0
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_c_config      0x00000000
#define PW_VAL_NIOL_asic_ctrl_clk_uart_c_config        0x0000a240
#define PW_BF_VAL_NIOL_asic_ctrl_clk_uart_c_config     0x00000289

#define MSK_NIOL_asic_ctrl_clk_uart_c_config_en          0x00000001
#define SRT_NIOL_asic_ctrl_clk_uart_c_config_en          0
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_c_config_en     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_c_config_en  0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_c_config_div         0x0000003e
#define SRT_NIOL_asic_ctrl_clk_uart_c_config_div         1
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_c_config_div    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_c_config_div 0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_c_config_pw          0x0000ffc0
#define SRT_NIOL_asic_ctrl_clk_uart_c_config_pw          6
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_c_config_pw     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_c_config_pw  0x00000000

/* all used bits of 'NIOL_asic_ctrl_clk_uart_c_config': */
#define MSK_USED_BITS_NIOL_asic_ctrl_clk_uart_c_config 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_clk_uart_d_config */
/* => IOL_UART D clock divider configuration register */
/*    For details see the IOL_UART A clock divider configuration register. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_clk_uart_d_config       0x00000044
#define Adr_NIOL_asic_ctrl_asic_ctrl_clk_uart_d_config 0x000003C4
#define Adr_NIOL_asic_ctrl_clk_uart_d_config           0x000003C4
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_d_config      0x00000000
#define PW_VAL_NIOL_asic_ctrl_clk_uart_d_config        0x00008c40
#define PW_BF_VAL_NIOL_asic_ctrl_clk_uart_d_config     0x00000231

#define MSK_NIOL_asic_ctrl_clk_uart_d_config_en          0x00000001
#define SRT_NIOL_asic_ctrl_clk_uart_d_config_en          0
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_d_config_en     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_d_config_en  0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_d_config_div         0x0000003e
#define SRT_NIOL_asic_ctrl_clk_uart_d_config_div         1
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_d_config_div    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_d_config_div 0x00000000
#define MSK_NIOL_asic_ctrl_clk_uart_d_config_pw          0x0000ffc0
#define SRT_NIOL_asic_ctrl_clk_uart_d_config_pw          6
#define DFLT_VAL_NIOL_asic_ctrl_clk_uart_d_config_pw     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_clk_uart_d_config_pw  0x00000000

/* all used bits of 'NIOL_asic_ctrl_clk_uart_d_config': */
#define MSK_USED_BITS_NIOL_asic_ctrl_clk_uart_d_config 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_system_calibration0 */
/* => System calibration register 0 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_system_calibration0       0x00000048
#define Adr_NIOL_asic_ctrl_asic_ctrl_system_calibration0 0x000003C8
#define Adr_NIOL_asic_ctrl_system_calibration0           0x000003C8
#define DFLT_VAL_NIOL_asic_ctrl_system_calibration0      0x00008080

#define MSK_NIOL_asic_ctrl_system_calibration0_cal_bg           0x000000ff
#define SRT_NIOL_asic_ctrl_system_calibration0_cal_bg           0
#define DFLT_VAL_NIOL_asic_ctrl_system_calibration0_cal_bg      0x00000080
#define DFLT_BF_VAL_NIOL_asic_ctrl_system_calibration0_cal_bg   0x00000080
#define MSK_NIOL_asic_ctrl_system_calibration0_cal_vref         0x0000ff00
#define SRT_NIOL_asic_ctrl_system_calibration0_cal_vref         8
#define DFLT_VAL_NIOL_asic_ctrl_system_calibration0_cal_vref    0x00008000
#define DFLT_BF_VAL_NIOL_asic_ctrl_system_calibration0_cal_vref 0x00000080

/* all used bits of 'NIOL_asic_ctrl_system_calibration0': */
#define MSK_USED_BITS_NIOL_asic_ctrl_system_calibration0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_system_calibration1 */
/* => System calibration register 1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_system_calibration1       0x0000004C
#define Adr_NIOL_asic_ctrl_asic_ctrl_system_calibration1 0x000003CC
#define Adr_NIOL_asic_ctrl_system_calibration1           0x000003CC
#define DFLT_VAL_NIOL_asic_ctrl_system_calibration1      0x00000008

#define MSK_NIOL_asic_ctrl_system_calibration1_cal_iref         0x0000000f
#define SRT_NIOL_asic_ctrl_system_calibration1_cal_iref         0
#define DFLT_VAL_NIOL_asic_ctrl_system_calibration1_cal_iref    0x00000008
#define DFLT_BF_VAL_NIOL_asic_ctrl_system_calibration1_cal_iref 0x00000008

/* all used bits of 'NIOL_asic_ctrl_system_calibration1': */
#define MSK_USED_BITS_NIOL_asic_ctrl_system_calibration1 0x0000000f

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_vdd_iol_uv_prescaler */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_vdd_iol_uv_prescaler       0x00000050
#define Adr_NIOL_asic_ctrl_asic_ctrl_vdd_iol_uv_prescaler 0x000003D0
#define Adr_NIOL_asic_ctrl_vdd_iol_uv_prescaler           0x000003D0
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_prescaler      0x00000000

#define MSK_NIOL_asic_ctrl_vdd_iol_uv_prescaler_ifilter         0x00003fff
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_prescaler_ifilter         0
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_prescaler_ifilter    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_prescaler_ifilter 0x00000000

/* all used bits of 'NIOL_asic_ctrl_vdd_iol_uv_prescaler': */
#define MSK_USED_BITS_NIOL_asic_ctrl_vdd_iol_uv_prescaler 0x00003fff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_vdd_iol_uv_ctrl */
/* => D2A signals for vdd_io_uv receiver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_vdd_iol_uv_ctrl       0x00000054
#define Adr_NIOL_asic_ctrl_asic_ctrl_vdd_iol_uv_ctrl 0x000003D4
#define Adr_NIOL_asic_ctrl_vdd_iol_uv_ctrl           0x000003D4
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl      0x00000000

#define MSK_NIOL_asic_ctrl_vdd_iol_uv_ctrl_on           0x00000001
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_ctrl_on           0
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_on      0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_on   0x00000000
#define MSK_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_h         0x0000007e
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_h         1
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_h    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_h 0x00000000
#define MSK_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_l         0x00001f80
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_l         7
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_l    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_ctrl_vt_l 0x00000000

/* all used bits of 'NIOL_asic_ctrl_vdd_iol_uv_ctrl': */
#define MSK_USED_BITS_NIOL_asic_ctrl_vdd_iol_uv_ctrl 0x00001fff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_vdd_iol_uv */
/* => The analog A2D signal d_vdd_io_uv is filtered and evaluated to generate the IRQ signal vdd_iol_uv. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_vdd_iol_uv       0x00000058
#define Adr_NIOL_asic_ctrl_asic_ctrl_vdd_iol_uv 0x000003D8
#define Adr_NIOL_asic_ctrl_vdd_iol_uv           0x000003D8
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv      0x00000000

#define MSK_NIOL_asic_ctrl_vdd_iol_uv_ifilter_threshold         0x000000ff
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_ifilter_threshold         0
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_ifilter_threshold 0x00000000
#define MSK_NIOL_asic_ctrl_vdd_iol_uv_irq_mode                  0x00000700
#define SRT_NIOL_asic_ctrl_vdd_iol_uv_irq_mode                  8
#define DFLT_VAL_NIOL_asic_ctrl_vdd_iol_uv_irq_mode             0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_vdd_iol_uv_irq_mode          0x00000000

/* all used bits of 'NIOL_asic_ctrl_vdd_iol_uv': */
#define MSK_USED_BITS_NIOL_asic_ctrl_vdd_iol_uv 0x000007ff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_d2a_ofc_ovg */
/* => D2A signals for OFC and OVG */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_d2a_ofc_ovg       0x0000005C
#define Adr_NIOL_asic_ctrl_asic_ctrl_d2a_ofc_ovg 0x000003DC
#define Adr_NIOL_asic_ctrl_d2a_ofc_ovg           0x000003DC
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg      0x00000000

#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_bg           0x00000001
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_bg           0
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_bg      0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_bg   0x00000000
#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_vref         0x00000002
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_vref         1
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_vref    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ofc_clk_vref 0x00000000
#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_on           0x00000004
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_on           2
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_on      0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_on   0x00000000
#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_clk          0x00000008
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_clk          3
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_clk     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_iol_clk  0x00000000
#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_on           0x00000010
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_on           4
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_on      0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_on   0x00000000
#define MSK_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_clk          0x00000020
#define SRT_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_clk          5
#define DFLT_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_clk     0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_d2a_ofc_ovg_d_ovg_act_clk  0x00000000

/* all used bits of 'NIOL_asic_ctrl_d2a_ofc_ovg': */
#define MSK_USED_BITS_NIOL_asic_ctrl_d2a_ofc_ovg 0x0000003f

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_ofc_clk */
/* => Offset compensation clocks for bandgap reference (d_ofc_clk_bg) and voltage reference buffer (d_ofc_clk_vref) */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_ofc_clk       0x00000060
#define Adr_NIOL_asic_ctrl_asic_ctrl_ofc_clk 0x000003E0
#define Adr_NIOL_asic_ctrl_ofc_clk           0x000003E0
#define DFLT_VAL_NIOL_asic_ctrl_ofc_clk      0x00000000

#define MSK_NIOL_asic_ctrl_ofc_clk_bg_div_rld           0x000000ff
#define SRT_NIOL_asic_ctrl_ofc_clk_bg_div_rld           0
#define DFLT_VAL_NIOL_asic_ctrl_ofc_clk_bg_div_rld      0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_ofc_clk_bg_div_rld   0x00000000
#define MSK_NIOL_asic_ctrl_ofc_clk_vref_div_rld         0x0000ff00
#define SRT_NIOL_asic_ctrl_ofc_clk_vref_div_rld         8
#define DFLT_VAL_NIOL_asic_ctrl_ofc_clk_vref_div_rld    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_ofc_clk_vref_div_rld 0x00000000

/* all used bits of 'NIOL_asic_ctrl_ofc_clk': */
#define MSK_USED_BITS_NIOL_asic_ctrl_ofc_clk 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_ovg_clk */
/* => Charge pump clocks for overvoltage gate protection for vdd_iol (d_ovg_iol_clk) and vdd_act (d_ovg_act_clk). */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_ovg_clk       0x00000064
#define Adr_NIOL_asic_ctrl_asic_ctrl_ovg_clk 0x000003E4
#define Adr_NIOL_asic_ctrl_ovg_clk           0x000003E4
#define DFLT_VAL_NIOL_asic_ctrl_ovg_clk      0x00000000

#define MSK_NIOL_asic_ctrl_ovg_clk_iol_div_rld         0x000000ff
#define SRT_NIOL_asic_ctrl_ovg_clk_iol_div_rld         0
#define DFLT_VAL_NIOL_asic_ctrl_ovg_clk_iol_div_rld    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_ovg_clk_iol_div_rld 0x00000000
#define MSK_NIOL_asic_ctrl_ovg_clk_act_div_rld         0x0000ff00
#define SRT_NIOL_asic_ctrl_ovg_clk_act_div_rld         8
#define DFLT_VAL_NIOL_asic_ctrl_ovg_clk_act_div_rld    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_ovg_clk_act_div_rld 0x00000000

/* all used bits of 'NIOL_asic_ctrl_ovg_clk': */
#define MSK_USED_BITS_NIOL_asic_ctrl_ovg_clk 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_irq_raw */
/* => Raw IRQs: */
/*    Read access shows status of unmasked IRQs. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_irq_raw       0x00000068
#define Adr_NIOL_asic_ctrl_asic_ctrl_irq_raw 0x000003E8
#define Adr_NIOL_asic_ctrl_irq_raw           0x000003E8

#define MSK_NIOL_asic_ctrl_irq_raw_vdd_iol_uv 0x00000001
#define SRT_NIOL_asic_ctrl_irq_raw_vdd_iol_uv 0

/* all used bits of 'NIOL_asic_ctrl_irq_raw': */
#define MSK_USED_BITS_NIOL_asic_ctrl_irq_raw 0x00000001

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_irq_mask_set */
/* => IRQ enable mask: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_irq_mask_set       0x0000006C
#define Adr_NIOL_asic_ctrl_asic_ctrl_irq_mask_set 0x000003EC
#define Adr_NIOL_asic_ctrl_irq_mask_set           0x000003EC
#define DFLT_VAL_NIOL_asic_ctrl_irq_mask_set      0x00000000

#define MSK_NIOL_asic_ctrl_irq_mask_set_vdd_iol_uv         0x00000001
#define SRT_NIOL_asic_ctrl_irq_mask_set_vdd_iol_uv         0
#define DFLT_VAL_NIOL_asic_ctrl_irq_mask_set_vdd_iol_uv    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_irq_mask_set_vdd_iol_uv 0x00000000

/* all used bits of 'NIOL_asic_ctrl_irq_mask_set': */
#define MSK_USED_BITS_NIOL_asic_ctrl_irq_mask_set 0x00000001

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_irq_mask_reset */
/* => IRQ disable mask: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_irq_mask_reset       0x00000070
#define Adr_NIOL_asic_ctrl_asic_ctrl_irq_mask_reset 0x000003F0
#define Adr_NIOL_asic_ctrl_irq_mask_reset           0x000003F0
#define DFLT_VAL_NIOL_asic_ctrl_irq_mask_reset      0x00000000

#define MSK_NIOL_asic_ctrl_irq_mask_reset_vdd_iol_uv         0x00000001
#define SRT_NIOL_asic_ctrl_irq_mask_reset_vdd_iol_uv         0
#define DFLT_VAL_NIOL_asic_ctrl_irq_mask_reset_vdd_iol_uv    0x00000000
#define DFLT_BF_VAL_NIOL_asic_ctrl_irq_mask_reset_vdd_iol_uv 0x00000000

/* all used bits of 'NIOL_asic_ctrl_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_asic_ctrl_irq_mask_reset 0x00000001

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_irq_masked */
/* => Masked IRQs: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_irq_masked       0x00000074
#define Adr_NIOL_asic_ctrl_asic_ctrl_irq_masked 0x000003F4
#define Adr_NIOL_asic_ctrl_irq_masked           0x000003F4

#define MSK_NIOL_asic_ctrl_irq_masked_vdd_iol_uv 0x00000001
#define SRT_NIOL_asic_ctrl_irq_masked_vdd_iol_uv 0

/* all used bits of 'NIOL_asic_ctrl_irq_masked': */
#define MSK_USED_BITS_NIOL_asic_ctrl_irq_masked 0x00000001

/* --------------------------------------------------------------------- */
/* Register asic_ctrl_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    When no IRQ is pending the number of the highest IRQ plus one is returned. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_asic_ctrl_irq_no       0x00000078
#define Adr_NIOL_asic_ctrl_asic_ctrl_irq_no 0x000003F8
#define Adr_NIOL_asic_ctrl_irq_no           0x000003F8

#define MSK_NIOL_asic_ctrl_irq_no_val 0x00000001
#define SRT_NIOL_asic_ctrl_irq_no_val 0

/* all used bits of 'NIOL_asic_ctrl_irq_no': */
#define MSK_USED_BITS_NIOL_asic_ctrl_irq_no 0x00000001


/* ===================================================================== */

/* Area of pad_ctrl */

/* ===================================================================== */

#define Addr_NIOL_pad_ctrl 0x00000400

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_ai_a */
/* => Pad configuration register of port ai_a (password protected). */
/*    Pad type: DIO_AI */
/*    Programmable pad functions are: */
/*       ds:   Driving strength: 0: low driving strength (default), 1: high driving strength. */
/*       pe:   Pull enable: 0: No resistor is applied, 1: resistor is enabled. */
/*             The pull-direction (up or down) is determined by the pad-type or by the ps-function. */
/*       ps:   Pull select: 0: select pull-down, 1: select pull-up (only for pads supporting both */
/*             pull-directions in combination with pe). */
/*       ie:   Input enable: 0: Digital pad input function disabled, 1: input is enabled. */
/*    Note: */
/*       Not all functions are available for all pads, it depends on the pad type. */
/*       Functions not found as programmable bit in the register of a pad are not supported by the pad. */
/*    Note: */
/*       The default states are already applied during reset. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_ai_a      0x00000000
#define Adr_NIOL_pad_ctrl_pad_ctrl_ai_a 0x00000400
#define Adr_NIOL_pad_ctrl_ai_a          0x00000400
#define DFLT_VAL_NIOL_pad_ctrl_ai_a     0x00000040
#define PW_VAL_NIOL_pad_ctrl_ai_a       0x0000fc00
#define PW_BF_VAL_NIOL_pad_ctrl_ai_a    0x000000fc

#define MSK_NIOL_pad_ctrl_ai_a_ds         0x00000001
#define SRT_NIOL_pad_ctrl_ai_a_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_ai_a_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_a_ds 0x00000000
#define MSK_NIOL_pad_ctrl_ai_a_pe         0x00000010
#define SRT_NIOL_pad_ctrl_ai_a_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_ai_a_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_a_pe 0x00000000
#define MSK_NIOL_pad_ctrl_ai_a_ps         0x00000020
#define SRT_NIOL_pad_ctrl_ai_a_ps         5
#define DFLT_VAL_NIOL_pad_ctrl_ai_a_ps    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_a_ps 0x00000000
#define MSK_NIOL_pad_ctrl_ai_a_ie         0x00000040
#define SRT_NIOL_pad_ctrl_ai_a_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_ai_a_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_a_ie 0x00000001
#define MSK_NIOL_pad_ctrl_ai_a_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_ai_a_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_ai_a_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_a_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_ai_a': */
#define MSK_USED_BITS_NIOL_pad_ctrl_ai_a 0x0000ff71

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_ai_b */
/* => Pad configuration register of port ai_b (password protected). */
/*    Pad type: DIO_AI */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_ai_b      0x00000004
#define Adr_NIOL_pad_ctrl_pad_ctrl_ai_b 0x00000404
#define Adr_NIOL_pad_ctrl_ai_b          0x00000404
#define DFLT_VAL_NIOL_pad_ctrl_ai_b     0x00000040
#define PW_VAL_NIOL_pad_ctrl_ai_b       0x0000e700
#define PW_BF_VAL_NIOL_pad_ctrl_ai_b    0x000000e7

#define MSK_NIOL_pad_ctrl_ai_b_ds         0x00000001
#define SRT_NIOL_pad_ctrl_ai_b_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_ai_b_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_b_ds 0x00000000
#define MSK_NIOL_pad_ctrl_ai_b_pe         0x00000010
#define SRT_NIOL_pad_ctrl_ai_b_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_ai_b_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_b_pe 0x00000000
#define MSK_NIOL_pad_ctrl_ai_b_ps         0x00000020
#define SRT_NIOL_pad_ctrl_ai_b_ps         5
#define DFLT_VAL_NIOL_pad_ctrl_ai_b_ps    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_b_ps 0x00000000
#define MSK_NIOL_pad_ctrl_ai_b_ie         0x00000040
#define SRT_NIOL_pad_ctrl_ai_b_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_ai_b_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_b_ie 0x00000001
#define MSK_NIOL_pad_ctrl_ai_b_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_ai_b_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_ai_b_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_b_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_ai_b': */
#define MSK_USED_BITS_NIOL_pad_ctrl_ai_b 0x0000ff71

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_ai_c */
/* => Pad configuration register of port ai_c (password protected). */
/*    Pad type: DIO_AI */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_ai_c      0x00000008
#define Adr_NIOL_pad_ctrl_pad_ctrl_ai_c 0x00000408
#define Adr_NIOL_pad_ctrl_ai_c          0x00000408
#define DFLT_VAL_NIOL_pad_ctrl_ai_c     0x00000040
#define PW_VAL_NIOL_pad_ctrl_ai_c       0x0000ee00
#define PW_BF_VAL_NIOL_pad_ctrl_ai_c    0x000000ee

#define MSK_NIOL_pad_ctrl_ai_c_ds         0x00000001
#define SRT_NIOL_pad_ctrl_ai_c_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_ai_c_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_c_ds 0x00000000
#define MSK_NIOL_pad_ctrl_ai_c_pe         0x00000010
#define SRT_NIOL_pad_ctrl_ai_c_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_ai_c_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_c_pe 0x00000000
#define MSK_NIOL_pad_ctrl_ai_c_ps         0x00000020
#define SRT_NIOL_pad_ctrl_ai_c_ps         5
#define DFLT_VAL_NIOL_pad_ctrl_ai_c_ps    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_c_ps 0x00000000
#define MSK_NIOL_pad_ctrl_ai_c_ie         0x00000040
#define SRT_NIOL_pad_ctrl_ai_c_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_ai_c_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_c_ie 0x00000001
#define MSK_NIOL_pad_ctrl_ai_c_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_ai_c_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_ai_c_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_c_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_ai_c': */
#define MSK_USED_BITS_NIOL_pad_ctrl_ai_c 0x0000ff71

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_ai_d */
/* => Pad configuration register of port ai_d (password protected). */
/*    Pad type: DIO_AI */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_ai_d      0x0000000C
#define Adr_NIOL_pad_ctrl_pad_ctrl_ai_d 0x0000040C
#define Adr_NIOL_pad_ctrl_ai_d          0x0000040C
#define DFLT_VAL_NIOL_pad_ctrl_ai_d     0x00000040
#define PW_VAL_NIOL_pad_ctrl_ai_d       0x0000d100
#define PW_BF_VAL_NIOL_pad_ctrl_ai_d    0x000000d1

#define MSK_NIOL_pad_ctrl_ai_d_ds         0x00000001
#define SRT_NIOL_pad_ctrl_ai_d_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_ai_d_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_d_ds 0x00000000
#define MSK_NIOL_pad_ctrl_ai_d_pe         0x00000010
#define SRT_NIOL_pad_ctrl_ai_d_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_ai_d_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_d_pe 0x00000000
#define MSK_NIOL_pad_ctrl_ai_d_ps         0x00000020
#define SRT_NIOL_pad_ctrl_ai_d_ps         5
#define DFLT_VAL_NIOL_pad_ctrl_ai_d_ps    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_d_ps 0x00000000
#define MSK_NIOL_pad_ctrl_ai_d_ie         0x00000040
#define SRT_NIOL_pad_ctrl_ai_d_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_ai_d_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_d_ie 0x00000001
#define MSK_NIOL_pad_ctrl_ai_d_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_ai_d_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_ai_d_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_ai_d_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_ai_d': */
#define MSK_USED_BITS_NIOL_pad_ctrl_ai_d 0x0000ff71

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_r0 */
/* => Pad configuration register of port led_r0 (password protected). */
/*    Pad type: DIO_R */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_r0      0x00000010
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_r0 0x00000410
#define Adr_NIOL_pad_ctrl_led_r0          0x00000410
#define DFLT_VAL_NIOL_pad_ctrl_led_r0     0x00000050
#define PW_VAL_NIOL_pad_ctrl_led_r0       0x00001f00
#define PW_BF_VAL_NIOL_pad_ctrl_led_r0    0x0000001f

#define MSK_NIOL_pad_ctrl_led_r0_pe         0x00000010
#define SRT_NIOL_pad_ctrl_led_r0_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_led_r0_pe    0x00000010
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r0_pe 0x00000001
#define MSK_NIOL_pad_ctrl_led_r0_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_r0_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_r0_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r0_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_r0_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_r0_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_r0_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r0_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_r0': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_r0 0x0000ff50

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_r1 */
/* => Pad configuration register of port led_r1 (password protected). */
/*    Pad type: DIO_R */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_r1      0x00000014
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_r1 0x00000414
#define Adr_NIOL_pad_ctrl_led_r1          0x00000414
#define DFLT_VAL_NIOL_pad_ctrl_led_r1     0x00000050
#define PW_VAL_NIOL_pad_ctrl_led_r1       0x00006b00
#define PW_BF_VAL_NIOL_pad_ctrl_led_r1    0x0000006b

#define MSK_NIOL_pad_ctrl_led_r1_pe         0x00000010
#define SRT_NIOL_pad_ctrl_led_r1_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_led_r1_pe    0x00000010
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r1_pe 0x00000001
#define MSK_NIOL_pad_ctrl_led_r1_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_r1_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_r1_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r1_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_r1_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_r1_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_r1_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r1_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_r1': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_r1 0x0000ff50

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_r2 */
/* => Pad configuration register of port led_r2 (password protected). */
/*    Pad type: DIO_R */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_r2      0x00000018
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_r2 0x00000418
#define Adr_NIOL_pad_ctrl_led_r2          0x00000418
#define DFLT_VAL_NIOL_pad_ctrl_led_r2     0x00000050
#define PW_VAL_NIOL_pad_ctrl_led_r2       0x0000f700
#define PW_BF_VAL_NIOL_pad_ctrl_led_r2    0x000000f7

#define MSK_NIOL_pad_ctrl_led_r2_pe         0x00000010
#define SRT_NIOL_pad_ctrl_led_r2_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_led_r2_pe    0x00000010
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r2_pe 0x00000001
#define MSK_NIOL_pad_ctrl_led_r2_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_r2_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_r2_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r2_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_r2_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_r2_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_r2_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r2_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_r2': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_r2 0x0000ff50

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_r3 */
/* => Pad configuration register of port led_r3 (password protected). */
/*    Pad type: DIO_R */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_r3      0x0000001C
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_r3 0x0000041C
#define Adr_NIOL_pad_ctrl_led_r3          0x0000041C
#define DFLT_VAL_NIOL_pad_ctrl_led_r3     0x00000050
#define PW_VAL_NIOL_pad_ctrl_led_r3       0x00008300
#define PW_BF_VAL_NIOL_pad_ctrl_led_r3    0x00000083

#define MSK_NIOL_pad_ctrl_led_r3_pe         0x00000010
#define SRT_NIOL_pad_ctrl_led_r3_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_led_r3_pe    0x00000010
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r3_pe 0x00000001
#define MSK_NIOL_pad_ctrl_led_r3_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_r3_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_r3_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r3_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_r3_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_r3_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_r3_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_r3_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_r3': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_r3 0x0000ff50

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_c0 */
/* => Pad configuration register of port led_c0 (password protected). */
/*    Pad type: DIO_C */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_c0      0x00000020
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_c0 0x00000420
#define Adr_NIOL_pad_ctrl_led_c0          0x00000420
#define DFLT_VAL_NIOL_pad_ctrl_led_c0     0x00000040
#define PW_VAL_NIOL_pad_ctrl_led_c0       0x00000f00
#define PW_BF_VAL_NIOL_pad_ctrl_led_c0    0x0000000f

#define MSK_NIOL_pad_ctrl_led_c0_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_c0_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_c0_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c0_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_c0_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_c0_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_c0_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c0_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_c0': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_c0 0x0000ff40

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_c1 */
/* => Pad configuration register of port led_c1 (password protected). */
/*    Pad type: DIO_C */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_c1      0x00000024
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_c1 0x00000424
#define Adr_NIOL_pad_ctrl_led_c1          0x00000424
#define DFLT_VAL_NIOL_pad_ctrl_led_c1     0x00000040
#define PW_VAL_NIOL_pad_ctrl_led_c1       0x00007b00
#define PW_BF_VAL_NIOL_pad_ctrl_led_c1    0x0000007b

#define MSK_NIOL_pad_ctrl_led_c1_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_c1_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_c1_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c1_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_c1_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_c1_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_c1_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c1_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_c1': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_c1 0x0000ff40

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_led_c2 */
/* => Pad configuration register of port led_c2 (password protected). */
/*    Pad type: DIO_C */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_led_c2      0x00000028
#define Adr_NIOL_pad_ctrl_pad_ctrl_led_c2 0x00000428
#define Adr_NIOL_pad_ctrl_led_c2          0x00000428
#define DFLT_VAL_NIOL_pad_ctrl_led_c2     0x00000040
#define PW_VAL_NIOL_pad_ctrl_led_c2       0x0000e700
#define PW_BF_VAL_NIOL_pad_ctrl_led_c2    0x000000e7

#define MSK_NIOL_pad_ctrl_led_c2_ie         0x00000040
#define SRT_NIOL_pad_ctrl_led_c2_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_led_c2_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c2_ie 0x00000001
#define MSK_NIOL_pad_ctrl_led_c2_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_led_c2_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_led_c2_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_led_c2_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_led_c2': */
#define MSK_USED_BITS_NIOL_pad_ctrl_led_c2 0x0000ff40

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_sck */
/* => Pad configuration register of port sck (password protected). */
/*    Pad type: DIO */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_sck      0x0000002C
#define Adr_NIOL_pad_ctrl_pad_ctrl_sck 0x0000042C
#define Adr_NIOL_pad_ctrl_sck          0x0000042C
#define DFLT_VAL_NIOL_pad_ctrl_sck     0x00000040
#define PW_VAL_NIOL_pad_ctrl_sck       0x00000b00
#define PW_BF_VAL_NIOL_pad_ctrl_sck    0x0000000b

#define MSK_NIOL_pad_ctrl_sck_ds         0x00000001
#define SRT_NIOL_pad_ctrl_sck_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_sck_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_sck_ds 0x00000000
#define MSK_NIOL_pad_ctrl_sck_pe         0x00000010
#define SRT_NIOL_pad_ctrl_sck_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_sck_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_sck_pe 0x00000000
#define MSK_NIOL_pad_ctrl_sck_ie         0x00000040
#define SRT_NIOL_pad_ctrl_sck_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_sck_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_sck_ie 0x00000001
#define MSK_NIOL_pad_ctrl_sck_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_sck_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_sck_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_sck_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_sck': */
#define MSK_USED_BITS_NIOL_pad_ctrl_sck 0x0000ff51

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_miso */
/* => Pad configuration register of port miso (password protected). */
/*    Pad type: DIO_8_16 */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_miso      0x00000030
#define Adr_NIOL_pad_ctrl_pad_ctrl_miso 0x00000430
#define Adr_NIOL_pad_ctrl_miso          0x00000430
#define DFLT_VAL_NIOL_pad_ctrl_miso     0x00000040
#define PW_VAL_NIOL_pad_ctrl_miso       0x00000700
#define PW_BF_VAL_NIOL_pad_ctrl_miso    0x00000007

#define MSK_NIOL_pad_ctrl_miso_ds         0x00000001
#define SRT_NIOL_pad_ctrl_miso_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_miso_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_miso_ds 0x00000000
#define MSK_NIOL_pad_ctrl_miso_pe         0x00000010
#define SRT_NIOL_pad_ctrl_miso_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_miso_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_miso_pe 0x00000000
#define MSK_NIOL_pad_ctrl_miso_ie         0x00000040
#define SRT_NIOL_pad_ctrl_miso_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_miso_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_miso_ie 0x00000001
#define MSK_NIOL_pad_ctrl_miso_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_miso_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_miso_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_miso_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_miso': */
#define MSK_USED_BITS_NIOL_pad_ctrl_miso 0x0000ff51

/* --------------------------------------------------------------------- */
/* Register pad_ctrl_mosi */
/* => Pad configuration register of port mosi (password protected). */
/*    Pad type: DIO */
/*    For details refer to description of register pad_ctrl_ai_a. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pad_ctrl_mosi      0x00000034
#define Adr_NIOL_pad_ctrl_pad_ctrl_mosi 0x00000434
#define Adr_NIOL_pad_ctrl_mosi          0x00000434
#define DFLT_VAL_NIOL_pad_ctrl_mosi     0x00000040
#define PW_VAL_NIOL_pad_ctrl_mosi       0x00002500
#define PW_BF_VAL_NIOL_pad_ctrl_mosi    0x00000025

#define MSK_NIOL_pad_ctrl_mosi_ds         0x00000001
#define SRT_NIOL_pad_ctrl_mosi_ds         0
#define DFLT_VAL_NIOL_pad_ctrl_mosi_ds    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_mosi_ds 0x00000000
#define MSK_NIOL_pad_ctrl_mosi_pe         0x00000010
#define SRT_NIOL_pad_ctrl_mosi_pe         4
#define DFLT_VAL_NIOL_pad_ctrl_mosi_pe    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_mosi_pe 0x00000000
#define MSK_NIOL_pad_ctrl_mosi_ie         0x00000040
#define SRT_NIOL_pad_ctrl_mosi_ie         6
#define DFLT_VAL_NIOL_pad_ctrl_mosi_ie    0x00000040
#define DFLT_BF_VAL_NIOL_pad_ctrl_mosi_ie 0x00000001
#define MSK_NIOL_pad_ctrl_mosi_pw         0x0000ff00
#define SRT_NIOL_pad_ctrl_mosi_pw         8
#define DFLT_VAL_NIOL_pad_ctrl_mosi_pw    0x00000000
#define DFLT_BF_VAL_NIOL_pad_ctrl_mosi_pw 0x00000000

/* all used bits of 'NIOL_pad_ctrl_mosi': */
#define MSK_USED_BITS_NIOL_pad_ctrl_mosi 0x0000ff51


/* ===================================================================== */

/* Area of spi */

/* ===================================================================== */

#define Addr_NIOL_spi 0x00000440

/* --------------------------------------------------------------------- */
/* Register spi_cr0 */
/* => SPI control register 0 */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_cr0  0x00000000
#define Adr_NIOL_spi_spi_cr0  0x00000440
#define Adr_NIOL_spi_cr0      0x00000440
#define DFLT_VAL_NIOL_spi_cr0 0x80080007

#define MSK_NIOL_spi_cr0_datasize                0x0000000f
#define SRT_NIOL_spi_cr0_datasize                0
#define DFLT_VAL_NIOL_spi_cr0_datasize           0x00000007
#define DFLT_BF_VAL_NIOL_spi_cr0_datasize        0x00000007
#define MSK_NIOL_spi_cr0_SPO                     0x00000040
#define SRT_NIOL_spi_cr0_SPO                     6
#define DFLT_VAL_NIOL_spi_cr0_SPO                0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr0_SPO             0x00000000
#define MSK_NIOL_spi_cr0_SPH                     0x00000080
#define SRT_NIOL_spi_cr0_SPH                     7
#define DFLT_VAL_NIOL_spi_cr0_SPH                0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr0_SPH             0x00000000
#define MSK_NIOL_spi_cr0_sck_muladd              0x000fff00
#define SRT_NIOL_spi_cr0_sck_muladd              8
#define DFLT_VAL_NIOL_spi_cr0_sck_muladd         0x00080000
#define DFLT_BF_VAL_NIOL_spi_cr0_sck_muladd      0x00000800
#define MSK_NIOL_spi_cr0_format                  0x03000000
#define SRT_NIOL_spi_cr0_format                  24
#define DFLT_VAL_NIOL_spi_cr0_format             0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr0_format          0x00000000
#define MSK_NIOL_spi_cr0_filter_in               0x08000000
#define SRT_NIOL_spi_cr0_filter_in               27
#define DFLT_VAL_NIOL_spi_cr0_filter_in          0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr0_filter_in       0x00000000
#define MSK_NIOL_spi_cr0_slave_sig_early         0x10000000
#define SRT_NIOL_spi_cr0_slave_sig_early         28
#define DFLT_VAL_NIOL_spi_cr0_slave_sig_early    0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr0_slave_sig_early 0x00000000
#define MSK_NIOL_spi_cr0_netx100_comp            0x80000000
#define SRT_NIOL_spi_cr0_netx100_comp            31
#define DFLT_VAL_NIOL_spi_cr0_netx100_comp       0x80000000
#define DFLT_BF_VAL_NIOL_spi_cr0_netx100_comp    0x00000001

/* all used bits of 'NIOL_spi_cr0': */
#define MSK_USED_BITS_NIOL_spi_cr0 0x9b0fffcf

/* --------------------------------------------------------------------- */
/* Register spi_cr1 */
/* => SPI control register 1 */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_cr1  0x00000004
#define Adr_NIOL_spi_spi_cr1  0x00000444
#define Adr_NIOL_spi_cr1      0x00000444
#define DFLT_VAL_NIOL_spi_cr1 0x08080000

#define MSK_NIOL_spi_cr1_LBM                 0x00000001
#define SRT_NIOL_spi_cr1_LBM                 0
#define DFLT_VAL_NIOL_spi_cr1_LBM            0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_LBM         0x00000000
#define MSK_NIOL_spi_cr1_SSE                 0x00000002
#define SRT_NIOL_spi_cr1_SSE                 1
#define DFLT_VAL_NIOL_spi_cr1_SSE            0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_SSE         0x00000000
#define MSK_NIOL_spi_cr1_MS                  0x00000004
#define SRT_NIOL_spi_cr1_MS                  2
#define DFLT_VAL_NIOL_spi_cr1_MS             0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_MS          0x00000000
#define MSK_NIOL_spi_cr1_SOD                 0x00000008
#define SRT_NIOL_spi_cr1_SOD                 3
#define DFLT_VAL_NIOL_spi_cr1_SOD            0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_SOD         0x00000000
#define MSK_NIOL_spi_cr1_fss                 0x00000700
#define SRT_NIOL_spi_cr1_fss                 8
#define DFLT_VAL_NIOL_spi_cr1_fss            0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_fss         0x00000000
#define MSK_NIOL_spi_cr1_fss_static          0x00000800
#define SRT_NIOL_spi_cr1_fss_static          11
#define DFLT_VAL_NIOL_spi_cr1_fss_static     0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_fss_static  0x00000000
#define MSK_NIOL_spi_cr1_tx_fifo_wm          0x000f0000
#define SRT_NIOL_spi_cr1_tx_fifo_wm          16
#define DFLT_VAL_NIOL_spi_cr1_tx_fifo_wm     0x00080000
#define DFLT_BF_VAL_NIOL_spi_cr1_tx_fifo_wm  0x00000008
#define MSK_NIOL_spi_cr1_tx_fifo_clr         0x00100000
#define SRT_NIOL_spi_cr1_tx_fifo_clr         20
#define DFLT_VAL_NIOL_spi_cr1_tx_fifo_clr    0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_tx_fifo_clr 0x00000000
#define MSK_NIOL_spi_cr1_rx_fifo_wm          0x0f000000
#define SRT_NIOL_spi_cr1_rx_fifo_wm          24
#define DFLT_VAL_NIOL_spi_cr1_rx_fifo_wm     0x08000000
#define DFLT_BF_VAL_NIOL_spi_cr1_rx_fifo_wm  0x00000008
#define MSK_NIOL_spi_cr1_rx_fifo_clr         0x10000000
#define SRT_NIOL_spi_cr1_rx_fifo_clr         28
#define DFLT_VAL_NIOL_spi_cr1_rx_fifo_clr    0x00000000
#define DFLT_BF_VAL_NIOL_spi_cr1_rx_fifo_clr 0x00000000

/* all used bits of 'NIOL_spi_cr1': */
#define MSK_USED_BITS_NIOL_spi_cr1 0x1f1f0f0f

/* --------------------------------------------------------------------- */
/* Register spi_dr */
/* => SPI data register */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    The SPI module has 2 FIFOs: One for transmit data and one for receive data. */
/*    Read access: Received data byte is delivered from receive FIFO. */
/*    Write access: Transmit data byte is written to send FIFO. */
/*    Both FIFOs (receive and transmit) have a depth of 16. */
/*    SPI master mode: MISO input data will be stored in the receive FIFO; transmit FIFO generates MOSI output data. */
/*    SPI slave mode: MOSI input data will be stored in the receive FIFO; transmit FIFO generates MISO output data. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_dr  0x00000008
#define Adr_NIOL_spi_spi_dr  0x00000448
#define Adr_NIOL_spi_dr      0x00000448
#define DFLT_VAL_NIOL_spi_dr 0x00000000

#define MSK_NIOL_spi_dr_data         0x0001ffff
#define SRT_NIOL_spi_dr_data         0
#define DFLT_VAL_NIOL_spi_dr_data    0x00000000
#define DFLT_BF_VAL_NIOL_spi_dr_data 0x00000000

/* all used bits of 'NIOL_spi_dr': */
#define MSK_USED_BITS_NIOL_spi_dr 0x0001ffff

/* --------------------------------------------------------------------- */
/* Register spi_sr */
/* => SPI status register */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    Note: Both FIFOs (receive and transmit) have a depth of 16. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_sr 0x0000000C
#define Adr_NIOL_spi_spi_sr 0x0000044C
#define Adr_NIOL_spi_sr     0x0000044C

#define MSK_NIOL_spi_sr_TFE              0x00000001
#define SRT_NIOL_spi_sr_TFE              0
#define MSK_NIOL_spi_sr_TNF              0x00000002
#define SRT_NIOL_spi_sr_TNF              1
#define MSK_NIOL_spi_sr_RNE              0x00000004
#define SRT_NIOL_spi_sr_RNE              2
#define MSK_NIOL_spi_sr_RFF              0x00000008
#define SRT_NIOL_spi_sr_RFF              3
#define MSK_NIOL_spi_sr_BSY              0x00000010
#define SRT_NIOL_spi_sr_BSY              4
#define MSK_NIOL_spi_sr_tx_fifo_level    0x001f0000
#define SRT_NIOL_spi_sr_tx_fifo_level    16
#define MSK_NIOL_spi_sr_tx_fifo_err_ovfl 0x00400000
#define SRT_NIOL_spi_sr_tx_fifo_err_ovfl 22
#define MSK_NIOL_spi_sr_tx_fifo_err_undr 0x00800000
#define SRT_NIOL_spi_sr_tx_fifo_err_undr 23
#define MSK_NIOL_spi_sr_rx_fifo_level    0x1f000000
#define SRT_NIOL_spi_sr_rx_fifo_level    24
#define MSK_NIOL_spi_sr_rx_fifo_err_ovfl 0x40000000
#define SRT_NIOL_spi_sr_rx_fifo_err_ovfl 30
#define MSK_NIOL_spi_sr_rx_fifo_err_undr 0x80000000
#define SRT_NIOL_spi_sr_rx_fifo_err_undr 31

/* all used bits of 'NIOL_spi_sr': */
#define MSK_USED_BITS_NIOL_spi_sr 0xdfdf001f

/* --------------------------------------------------------------------- */
/* Register spi_imsc */
/* => SPI Interrupt Mask Set and Clear register: */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    IRQ mask is an AND-mask: only raw interrupts with mask bit set can generate a module IRQ. */
/*    When writing this register, the corresponding interrupt is cleared similar to writing the register spi_icr. */
/*     */
/*    Note: The functionality of this register is similar to the corresponding SQI register sqi_irq_mask. */
/*          However, in contrast to this register, setting bits in sqi_irq_mask does not clear the corresponding interrupts. */
/*     */
/*    Note: Both FIFOs (receive and transmit) have a depth of 16. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_imsc  0x00000014
#define Adr_NIOL_spi_spi_imsc  0x00000454
#define Adr_NIOL_spi_imsc      0x00000454
#define DFLT_VAL_NIOL_spi_imsc 0x00000000

#define MSK_NIOL_spi_imsc_RORIM          0x00000001
#define SRT_NIOL_spi_imsc_RORIM          0
#define DFLT_VAL_NIOL_spi_imsc_RORIM     0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_RORIM  0x00000000
#define MSK_NIOL_spi_imsc_RTIM           0x00000002
#define SRT_NIOL_spi_imsc_RTIM           1
#define DFLT_VAL_NIOL_spi_imsc_RTIM      0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_RTIM   0x00000000
#define MSK_NIOL_spi_imsc_RXIM           0x00000004
#define SRT_NIOL_spi_imsc_RXIM           2
#define DFLT_VAL_NIOL_spi_imsc_RXIM      0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_RXIM   0x00000000
#define MSK_NIOL_spi_imsc_TXIM           0x00000008
#define SRT_NIOL_spi_imsc_TXIM           3
#define DFLT_VAL_NIOL_spi_imsc_TXIM      0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_TXIM   0x00000000
#define MSK_NIOL_spi_imsc_rxneim         0x00000010
#define SRT_NIOL_spi_imsc_rxneim         4
#define DFLT_VAL_NIOL_spi_imsc_rxneim    0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_rxneim 0x00000000
#define MSK_NIOL_spi_imsc_rxfim          0x00000020
#define SRT_NIOL_spi_imsc_rxfim          5
#define DFLT_VAL_NIOL_spi_imsc_rxfim     0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_rxfim  0x00000000
#define MSK_NIOL_spi_imsc_txeim          0x00000040
#define SRT_NIOL_spi_imsc_txeim          6
#define DFLT_VAL_NIOL_spi_imsc_txeim     0x00000000
#define DFLT_BF_VAL_NIOL_spi_imsc_txeim  0x00000000

/* all used bits of 'NIOL_spi_imsc': */
#define MSK_USED_BITS_NIOL_spi_imsc 0x0000007f

/* --------------------------------------------------------------------- */
/* Register spi_ris */
/* => SPI interrupt state before masking register (raw interrupt) */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    Note: Both FIFOs (receive and transmit) have a depth of 16. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_ris 0x00000018
#define Adr_NIOL_spi_spi_ris 0x00000458
#define Adr_NIOL_spi_ris     0x00000458

#define MSK_NIOL_spi_ris_RORRIS  0x00000001
#define SRT_NIOL_spi_ris_RORRIS  0
#define MSK_NIOL_spi_ris_RTRIS   0x00000002
#define SRT_NIOL_spi_ris_RTRIS   1
#define MSK_NIOL_spi_ris_RXRIS   0x00000004
#define SRT_NIOL_spi_ris_RXRIS   2
#define MSK_NIOL_spi_ris_TXRIS   0x00000008
#define SRT_NIOL_spi_ris_TXRIS   3
#define MSK_NIOL_spi_ris_rxneris 0x00000010
#define SRT_NIOL_spi_ris_rxneris 4
#define MSK_NIOL_spi_ris_rxfris  0x00000020
#define SRT_NIOL_spi_ris_rxfris  5
#define MSK_NIOL_spi_ris_txeris  0x00000040
#define SRT_NIOL_spi_ris_txeris  6

/* all used bits of 'NIOL_spi_ris': */
#define MSK_USED_BITS_NIOL_spi_ris 0x0000007f

/* --------------------------------------------------------------------- */
/* Register spi_mis */
/* => SPI interrupt status register */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    Note: Both FIFOs (receive and transmit) have a depth of 16. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_mis 0x0000001C
#define Adr_NIOL_spi_spi_mis 0x0000045C
#define Adr_NIOL_spi_mis     0x0000045C

#define MSK_NIOL_spi_mis_RORMIS  0x00000001
#define SRT_NIOL_spi_mis_RORMIS  0
#define MSK_NIOL_spi_mis_RTMIS   0x00000002
#define SRT_NIOL_spi_mis_RTMIS   1
#define MSK_NIOL_spi_mis_RXMIS   0x00000004
#define SRT_NIOL_spi_mis_RXMIS   2
#define MSK_NIOL_spi_mis_TXMIS   0x00000008
#define SRT_NIOL_spi_mis_TXMIS   3
#define MSK_NIOL_spi_mis_rxnemis 0x00000010
#define SRT_NIOL_spi_mis_rxnemis 4
#define MSK_NIOL_spi_mis_rxfmis  0x00000020
#define SRT_NIOL_spi_mis_rxfmis  5
#define MSK_NIOL_spi_mis_txemis  0x00000040
#define SRT_NIOL_spi_mis_txemis  6

/* all used bits of 'NIOL_spi_mis': */
#define MSK_USED_BITS_NIOL_spi_mis 0x0000007f

/* --------------------------------------------------------------------- */
/* Register spi_icr */
/* => SPI interrupt clear register */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    An interrupt is cleared by writing "1" to the according bit. */
/*    Note: Both FIFOs (receive and transmit) have a depth of 16. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_icr  0x00000020
#define Adr_NIOL_spi_spi_icr  0x00000460
#define Adr_NIOL_spi_icr      0x00000460
#define DFLT_VAL_NIOL_spi_icr 0x00000000

#define MSK_NIOL_spi_icr_RORIC          0x00000001
#define SRT_NIOL_spi_icr_RORIC          0
#define DFLT_VAL_NIOL_spi_icr_RORIC     0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_RORIC  0x00000000
#define MSK_NIOL_spi_icr_RTIC           0x00000002
#define SRT_NIOL_spi_icr_RTIC           1
#define DFLT_VAL_NIOL_spi_icr_RTIC      0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_RTIC   0x00000000
#define MSK_NIOL_spi_icr_RXIC           0x00000004
#define SRT_NIOL_spi_icr_RXIC           2
#define DFLT_VAL_NIOL_spi_icr_RXIC      0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_RXIC   0x00000000
#define MSK_NIOL_spi_icr_TXIC           0x00000008
#define SRT_NIOL_spi_icr_TXIC           3
#define DFLT_VAL_NIOL_spi_icr_TXIC      0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_TXIC   0x00000000
#define MSK_NIOL_spi_icr_rxneic         0x00000010
#define SRT_NIOL_spi_icr_rxneic         4
#define DFLT_VAL_NIOL_spi_icr_rxneic    0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_rxneic 0x00000000
#define MSK_NIOL_spi_icr_rxfic          0x00000020
#define SRT_NIOL_spi_icr_rxfic          5
#define DFLT_VAL_NIOL_spi_icr_rxfic     0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_rxfic  0x00000000
#define MSK_NIOL_spi_icr_txeic          0x00000040
#define SRT_NIOL_spi_icr_txeic          6
#define DFLT_VAL_NIOL_spi_icr_txeic     0x00000000
#define DFLT_BF_VAL_NIOL_spi_icr_txeic  0x00000000

/* all used bits of 'NIOL_spi_icr': */
#define MSK_USED_BITS_NIOL_spi_icr 0x0000007f

/* --------------------------------------------------------------------- */
/* Register spi_dmacr */
/* => SPI DMA control register */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_dmacr  0x00000028
#define Adr_NIOL_spi_spi_dmacr  0x00000468
#define Adr_NIOL_spi_dmacr      0x00000468
#define DFLT_VAL_NIOL_spi_dmacr 0x00000000

#define MSK_NIOL_spi_dmacr_RXDMAE         0x00000001
#define SRT_NIOL_spi_dmacr_RXDMAE         0
#define DFLT_VAL_NIOL_spi_dmacr_RXDMAE    0x00000000
#define DFLT_BF_VAL_NIOL_spi_dmacr_RXDMAE 0x00000000
#define MSK_NIOL_spi_dmacr_TXDMAE         0x00000002
#define SRT_NIOL_spi_dmacr_TXDMAE         1
#define DFLT_VAL_NIOL_spi_dmacr_TXDMAE    0x00000000
#define DFLT_BF_VAL_NIOL_spi_dmacr_TXDMAE 0x00000000

/* all used bits of 'NIOL_spi_dmacr': */
#define MSK_USED_BITS_NIOL_spi_dmacr 0x00000003

/* --------------------------------------------------------------------- */
/* Register spi_data_register */
/* => netx100/500 compliant SPI data register (DR) */
/*    Registers 0x30..0x3C can be used instead of registers 0x00...0x24 to keep netx50 software compliant to netx100/500. */
/*    2 data bytes with valid bits. */
/*    During a write access data_byte_1 and dr_valid1 must not be used. dr_valid0 must be set. */
/*    In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software */
/*    compatible, not more than 8 bytes should be in netx100/500 FIFOs. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_data_register  0x00000030
#define Adr_NIOL_spi_spi_data_register  0x00000470
#define Adr_NIOL_spi_data_register      0x00000470
#define DFLT_VAL_NIOL_spi_data_register 0x00000000

#define MSK_NIOL_spi_data_register_data_byte_0         0x000000ff
#define SRT_NIOL_spi_data_register_data_byte_0         0
#define DFLT_VAL_NIOL_spi_data_register_data_byte_0    0x00000000
#define DFLT_BF_VAL_NIOL_spi_data_register_data_byte_0 0x00000000
#define MSK_NIOL_spi_data_register_data_byte_1         0x0000ff00
#define SRT_NIOL_spi_data_register_data_byte_1         8
#define DFLT_VAL_NIOL_spi_data_register_data_byte_1    0x00000000
#define DFLT_BF_VAL_NIOL_spi_data_register_data_byte_1 0x00000000
#define MSK_NIOL_spi_data_register_dr_valid0           0x00010000
#define SRT_NIOL_spi_data_register_dr_valid0           16
#define DFLT_VAL_NIOL_spi_data_register_dr_valid0      0x00000000
#define DFLT_BF_VAL_NIOL_spi_data_register_dr_valid0   0x00000000
#define MSK_NIOL_spi_data_register_dr_valid1           0x00020000
#define SRT_NIOL_spi_data_register_dr_valid1           17
#define DFLT_VAL_NIOL_spi_data_register_dr_valid1      0x00000000
#define DFLT_BF_VAL_NIOL_spi_data_register_dr_valid1   0x00000000

/* all used bits of 'NIOL_spi_data_register': */
#define MSK_USED_BITS_NIOL_spi_data_register 0x0003ffff

/* --------------------------------------------------------------------- */
/* Register spi_status_register */
/* => netx100/500 compliant SPI status register (SR): */
/*    Shows the actual status of the SPI interface. */
/*    Bits 24..18 show occurred interrupts; writing ones into these bits clears the interrupts. */
/*    Writing into other bits has no effect. */
/*    In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software */
/*    compatible, not more than 8 bytes should be in netx100/500 FIFOs. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_status_register 0x00000034
#define Adr_NIOL_spi_spi_status_register 0x00000474
#define Adr_NIOL_spi_status_register     0x00000474

#define MSK_NIOL_spi_status_register_SR_in_fuel_val  0x000001ff
#define SRT_NIOL_spi_status_register_SR_in_fuel_val  0
#define MSK_NIOL_spi_status_register_SR_out_fuel_val 0x0003fe00
#define SRT_NIOL_spi_status_register_SR_out_fuel_val 9
#define MSK_NIOL_spi_status_register_SR_in_fuel      0x00040000
#define SRT_NIOL_spi_status_register_SR_in_fuel      18
#define MSK_NIOL_spi_status_register_SR_in_recdata   0x00080000
#define SRT_NIOL_spi_status_register_SR_in_recdata   19
#define MSK_NIOL_spi_status_register_SR_in_full      0x00100000
#define SRT_NIOL_spi_status_register_SR_in_full      20
#define MSK_NIOL_spi_status_register_SR_out_fuel     0x00200000
#define SRT_NIOL_spi_status_register_SR_out_fuel     21
#define MSK_NIOL_spi_status_register_SR_out_fw       0x00400000
#define SRT_NIOL_spi_status_register_SR_out_fw       22
#define MSK_NIOL_spi_status_register_SR_out_empty    0x00800000
#define SRT_NIOL_spi_status_register_SR_out_empty    23
#define MSK_NIOL_spi_status_register_SR_out_full     0x01000000
#define SRT_NIOL_spi_status_register_SR_out_full     24
#define MSK_NIOL_spi_status_register_SR_selected     0x02000000
#define SRT_NIOL_spi_status_register_SR_selected     25

/* all used bits of 'NIOL_spi_status_register': */
#define MSK_USED_BITS_NIOL_spi_status_register 0x03ffffff

/* --------------------------------------------------------------------- */
/* Register spi_control_register */
/* => netx100/500 compliant SPI control register (CR) */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_control_register  0x00000038
#define Adr_NIOL_spi_spi_control_register  0x00000478
#define Adr_NIOL_spi_control_register      0x00000478
#define DFLT_VAL_NIOL_spi_control_register 0x00000000

#define MSK_NIOL_spi_control_register_CR_softreset           0x00000001
#define SRT_NIOL_spi_control_register_CR_softreset           0
#define DFLT_VAL_NIOL_spi_control_register_CR_softreset      0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_softreset   0x00000000
#define MSK_NIOL_spi_control_register_CR_speed               0x0000001e
#define SRT_NIOL_spi_control_register_CR_speed               1
#define DFLT_VAL_NIOL_spi_control_register_CR_speed          0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_speed       0x00000000
#define MSK_NIOL_spi_control_register_CR_read                0x00000040
#define SRT_NIOL_spi_control_register_CR_read                6
#define DFLT_VAL_NIOL_spi_control_register_CR_read           0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_read        0x00000000
#define MSK_NIOL_spi_control_register_CR_write               0x00000080
#define SRT_NIOL_spi_control_register_CR_write               7
#define DFLT_VAL_NIOL_spi_control_register_CR_write          0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_write       0x00000000
#define MSK_NIOL_spi_control_register_CR_ss                  0x00000700
#define SRT_NIOL_spi_control_register_CR_ss                  8
#define DFLT_VAL_NIOL_spi_control_register_CR_ss             0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_ss          0x00000000
#define MSK_NIOL_spi_control_register_CS_mode                0x00000800
#define SRT_NIOL_spi_control_register_CS_mode                11
#define DFLT_VAL_NIOL_spi_control_register_CS_mode           0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CS_mode        0x00000000
#define MSK_NIOL_spi_control_register_CR_clr_infifo          0x00100000
#define SRT_NIOL_spi_control_register_CR_clr_infifo          20
#define DFLT_VAL_NIOL_spi_control_register_CR_clr_infifo     0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_clr_infifo  0x00000000
#define MSK_NIOL_spi_control_register_CR_clr_outfifo         0x00200000
#define SRT_NIOL_spi_control_register_CR_clr_outfifo         21
#define DFLT_VAL_NIOL_spi_control_register_CR_clr_outfifo    0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_clr_outfifo 0x00000000
#define MSK_NIOL_spi_control_register_CR_burstdelay          0x01c00000
#define SRT_NIOL_spi_control_register_CR_burstdelay          22
#define DFLT_VAL_NIOL_spi_control_register_CR_burstdelay     0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_burstdelay  0x00000000
#define MSK_NIOL_spi_control_register_CR_burst               0x0e000000
#define SRT_NIOL_spi_control_register_CR_burst               25
#define DFLT_VAL_NIOL_spi_control_register_CR_burst          0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_burst       0x00000000
#define MSK_NIOL_spi_control_register_CR_ncpha               0x10000000
#define SRT_NIOL_spi_control_register_CR_ncpha               28
#define DFLT_VAL_NIOL_spi_control_register_CR_ncpha          0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_ncpha       0x00000000
#define MSK_NIOL_spi_control_register_CR_cpol                0x20000000
#define SRT_NIOL_spi_control_register_CR_cpol                29
#define DFLT_VAL_NIOL_spi_control_register_CR_cpol           0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_cpol        0x00000000
#define MSK_NIOL_spi_control_register_CR_ms                  0x40000000
#define SRT_NIOL_spi_control_register_CR_ms                  30
#define DFLT_VAL_NIOL_spi_control_register_CR_ms             0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_ms          0x00000000
#define MSK_NIOL_spi_control_register_CR_en                  0x80000000
#define SRT_NIOL_spi_control_register_CR_en                  31
#define DFLT_VAL_NIOL_spi_control_register_CR_en             0x00000000
#define DFLT_BF_VAL_NIOL_spi_control_register_CR_en          0x00000000

/* all used bits of 'NIOL_spi_control_register': */
#define MSK_USED_BITS_NIOL_spi_control_register 0xfff00fdf

/* --------------------------------------------------------------------- */
/* Register spi_interrupt_control_register */
/* => netx100/500 compliant SPI interrupt control register (IR) */
/*    In netx50 and later versions both FIFOs (receive and transmit) have a depth of 16, fill values are fixed to 4. To keep software */
/*    compatible, not more than 8 bytes should be in netx100/500 FIFOs. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_spi_interrupt_control_register  0x0000003C
#define Adr_NIOL_spi_spi_interrupt_control_register  0x0000047C
#define Adr_NIOL_spi_interrupt_control_register      0x0000047C
#define DFLT_VAL_NIOL_spi_interrupt_control_register 0x00000000

#define MSK_NIOL_spi_interrupt_control_register_IR_in_fuel               0x000001ff
#define SRT_NIOL_spi_interrupt_control_register_IR_in_fuel               0
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_in_fuel          0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_in_fuel       0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_out_fuel              0x0003fe00
#define SRT_NIOL_spi_interrupt_control_register_IR_out_fuel              9
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_out_fuel         0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_out_fuel      0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_in_fuel_en            0x00040000
#define SRT_NIOL_spi_interrupt_control_register_IR_in_fuel_en            18
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_in_fuel_en       0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_in_fuel_en    0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_in_recdata_en         0x00080000
#define SRT_NIOL_spi_interrupt_control_register_IR_in_recdata_en         19
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_in_recdata_en    0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_in_recdata_en 0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_in_full_en            0x00100000
#define SRT_NIOL_spi_interrupt_control_register_IR_in_full_en            20
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_in_full_en       0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_in_full_en    0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_out_fuel_en           0x00200000
#define SRT_NIOL_spi_interrupt_control_register_IR_out_fuel_en           21
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_out_fuel_en      0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_out_fuel_en   0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_out_fw_en             0x00400000
#define SRT_NIOL_spi_interrupt_control_register_IR_out_fw_en             22
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_out_fw_en        0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_out_fw_en     0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_out_empty_en          0x00800000
#define SRT_NIOL_spi_interrupt_control_register_IR_out_empty_en          23
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_out_empty_en     0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_out_empty_en  0x00000000
#define MSK_NIOL_spi_interrupt_control_register_IR_out_full_en           0x01000000
#define SRT_NIOL_spi_interrupt_control_register_IR_out_full_en           24
#define DFLT_VAL_NIOL_spi_interrupt_control_register_IR_out_full_en      0x00000000
#define DFLT_BF_VAL_NIOL_spi_interrupt_control_register_IR_out_full_en   0x00000000

/* all used bits of 'NIOL_spi_interrupt_control_register': */
#define MSK_USED_BITS_NIOL_spi_interrupt_control_register 0x01ffffff


/* ===================================================================== */

/* Area of test_ctrl */

/* ===================================================================== */

#define Addr_NIOL_test_ctrl 0x00000480

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_iol_a */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_iol_a       0x00000000
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_iol_a 0x00000480
#define Adr_NIOL_test_ctrl_tmr_iol_a           0x00000480
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a      0x00000000

#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vdac         0x00000001
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vdac         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vfb          0x00000002
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vfb          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_hs_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vdac         0x00000004
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vdac         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vfb          0x00000008
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vfb          3
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_ls_vshunt_sense          0x00000010
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_ls_vshunt_sense          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_vshunt_sense     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_vshunt_sense  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_ls_vrm_sense             0x00000020
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_ls_vrm_sense             5
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_vrm_sense        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_ls_vrm_sense     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vin            0x00000040
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vin            6
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vt             0x00000080
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vt             7
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_cq_cmp_vt     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vin            0x00000100
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vin            8
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vt             0x00000200
#define SRT_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vt             9
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_a_iol_rx_di_cmp_vt     0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_iol_a': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_iol_a 0x000003ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_iol_b */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_iol_b       0x00000004
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_iol_b 0x00000484
#define Adr_NIOL_test_ctrl_tmr_iol_b           0x00000484
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b      0x00000000

#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vdac         0x00000001
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vdac         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vfb          0x00000002
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vfb          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_hs_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vdac         0x00000004
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vdac         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vfb          0x00000008
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vfb          3
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_ls_vshunt_sense          0x00000010
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_ls_vshunt_sense          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_vshunt_sense     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_vshunt_sense  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_ls_vrm_sense             0x00000020
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_ls_vrm_sense             5
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_vrm_sense        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_ls_vrm_sense     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vin            0x00000040
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vin            6
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vt             0x00000080
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vt             7
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_cq_cmp_vt     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vin            0x00000100
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vin            8
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vt             0x00000200
#define SRT_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vt             9
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_b_iol_rx_di_cmp_vt     0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_iol_b': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_iol_b 0x000003ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_iol_c */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_iol_c       0x00000008
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_iol_c 0x00000488
#define Adr_NIOL_test_ctrl_tmr_iol_c           0x00000488
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c      0x00000000

#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vdac         0x00000001
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vdac         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vfb          0x00000002
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vfb          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_hs_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vdac         0x00000004
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vdac         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vfb          0x00000008
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vfb          3
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_ls_vshunt_sense          0x00000010
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_ls_vshunt_sense          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_vshunt_sense     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_vshunt_sense  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_ls_vrm_sense             0x00000020
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_ls_vrm_sense             5
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_vrm_sense        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_ls_vrm_sense     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vin            0x00000040
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vin            6
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vt             0x00000080
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vt             7
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_cq_cmp_vt     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vin            0x00000100
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vin            8
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vt             0x00000200
#define SRT_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vt             9
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_c_iol_rx_di_cmp_vt     0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_iol_c': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_iol_c 0x000003ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_iol_d */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_iol_d       0x0000000C
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_iol_d 0x0000048C
#define Adr_NIOL_test_ctrl_tmr_iol_d           0x0000048C
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d      0x00000000

#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vdac         0x00000001
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vdac         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vfb          0x00000002
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vfb          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_hs_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vdac         0x00000004
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vdac         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vdac    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vdac 0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vfb          0x00000008
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vfb          3
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vfb     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_idac_u2i_vfb  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_ls_vshunt_sense          0x00000010
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_ls_vshunt_sense          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_vshunt_sense     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_vshunt_sense  0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_ls_vrm_sense             0x00000020
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_ls_vrm_sense             5
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_vrm_sense        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_ls_vrm_sense     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vin            0x00000040
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vin            6
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vt             0x00000080
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vt             7
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_cq_cmp_vt     0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vin            0x00000100
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vin            8
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vin       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vin    0x00000000
#define MSK_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vt             0x00000200
#define SRT_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vt             9
#define DFLT_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vt        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_iol_d_iol_rx_di_cmp_vt     0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_iol_d': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_iol_d 0x000003ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_gate_a */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_gate_a       0x00000010
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_gate_a 0x00000490
#define Adr_NIOL_test_ctrl_tmr_gate_a           0x00000490
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a      0x00000000

#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vfb           0x00000001
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vfb           0
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vdac          0x00000002
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vdac          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_0_reg_itest         0x00000004
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_0_reg_itest         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_0_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vfb           0x00000008
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vfb           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vdac          0x00000010
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vdac          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_1_reg_itest         0x00000020
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_1_reg_itest         5
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_1_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vfb           0x00000040
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vfb           6
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vdac          0x00000080
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vdac          7
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_a_gate_2_reg_itest         0x00000100
#define SRT_NIOL_test_ctrl_tmr_gate_a_gate_2_reg_itest         8
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_a_gate_2_reg_itest 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_gate_a': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_gate_a 0x000001ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_gate_b */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_gate_b       0x00000014
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_gate_b 0x00000494
#define Adr_NIOL_test_ctrl_tmr_gate_b           0x00000494
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b      0x00000000

#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vfb           0x00000001
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vfb           0
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vdac          0x00000002
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vdac          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_0_reg_itest         0x00000004
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_0_reg_itest         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_0_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vfb           0x00000008
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vfb           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vdac          0x00000010
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vdac          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_1_reg_itest         0x00000020
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_1_reg_itest         5
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_1_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vfb           0x00000040
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vfb           6
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vdac          0x00000080
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vdac          7
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_b_gate_2_reg_itest         0x00000100
#define SRT_NIOL_test_ctrl_tmr_gate_b_gate_2_reg_itest         8
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_b_gate_2_reg_itest 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_gate_b': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_gate_b 0x000001ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_gate_c */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_gate_c       0x00000018
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_gate_c 0x00000498
#define Adr_NIOL_test_ctrl_tmr_gate_c           0x00000498
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c      0x00000000

#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vfb           0x00000001
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vfb           0
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vdac          0x00000002
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vdac          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_0_reg_itest         0x00000004
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_0_reg_itest         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_0_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vfb           0x00000008
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vfb           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vdac          0x00000010
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vdac          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_1_reg_itest         0x00000020
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_1_reg_itest         5
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_1_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vfb           0x00000040
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vfb           6
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vdac          0x00000080
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vdac          7
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_c_gate_2_reg_itest         0x00000100
#define SRT_NIOL_test_ctrl_tmr_gate_c_gate_2_reg_itest         8
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_c_gate_2_reg_itest 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_gate_c': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_gate_c 0x000001ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_gate_d */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_gate_d       0x0000001C
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_gate_d 0x0000049C
#define Adr_NIOL_test_ctrl_tmr_gate_d           0x0000049C
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d      0x00000000

#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vfb           0x00000001
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vfb           0
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vdac          0x00000002
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vdac          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_0_reg_itest         0x00000004
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_0_reg_itest         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_0_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vfb           0x00000008
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vfb           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vdac          0x00000010
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vdac          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_1_reg_itest         0x00000020
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_1_reg_itest         5
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_1_reg_itest 0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vfb           0x00000040
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vfb           6
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vfb      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vfb   0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vdac          0x00000080
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vdac          7
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vdac     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_u2i_vdac  0x00000000
#define MSK_NIOL_test_ctrl_tmr_gate_d_gate_2_reg_itest         0x00000100
#define SRT_NIOL_test_ctrl_tmr_gate_d_gate_2_reg_itest         8
#define DFLT_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_reg_itest    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_gate_d_gate_2_reg_itest 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_gate_d': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_gate_d 0x000001ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_adc_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_adc_lw       0x00000020
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_adc_lw 0x000004A0
#define Adr_NIOL_test_ctrl_tmr_adc_lw           0x000004A0
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw      0x00000000

#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp_buf          0x00000001
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp_buf          0
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp_buf     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp_buf  0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp              0x00000002
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp              1
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinp      0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefp_buf         0x00000004
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefp_buf         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefp_buf    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefp_buf 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_flt           0x00000008
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_flt           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_flt      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_flt   0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn_buf          0x00000010
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn_buf          4
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn_buf     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn_buf  0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn              0x00000020
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn              5
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vinn      0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefn_buf         0x00000040
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefn_buf         6
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefn_buf    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vrefn_buf 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_buf           0x00000080
#define SRT_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_buf           7
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_buf      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_lw_adc_sdm_vcm_buf   0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_adc_lw': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_adc_lw 0x000000ff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_adc_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_adc_hw       0x00000024
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_adc_hw 0x000004A4
#define Adr_NIOL_test_ctrl_tmr_adc_hw           0x000004A4
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw      0x00000000

#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopn             0x00000001
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopn             0
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopn        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopn     0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n               0x00000002
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n               1
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n       0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_0         0x00000004
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_0         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_0    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_0 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_0         0x00000008
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_0         3
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_0    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_0 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopp             0x00000010
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopp             4
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopp        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_pga_vopp     0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_p               0x00000020
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_p               5
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_p          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_p       0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_1         0x00000040
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_1         6
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_1    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinn_1 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_1         0x00000080
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_1         7
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_1    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_instr_vinp_1 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n_unbuf         0x00000100
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n_unbuf         8
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n_unbuf    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_vmid_n_unbuf 0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_pga_debug                0x00000200
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_pga_debug                9
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_debug           0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_pga_debug        0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_vmux_disable_pd          0x00000400
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_vmux_disable_pd          10
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vmux_disable_pd     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vmux_disable_pd  0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vin          0x00000800
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vin          11
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vin     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vin  0x00000000
#define MSK_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vt           0x00001000
#define SRT_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vt           12
#define DFLT_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vt      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_adc_hw_adc_vdd_iol_cmp_vt   0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_adc_hw': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_adc_hw 0x00001fff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_ref_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_ref_lw       0x00000028
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_ref_lw 0x000004A8
#define Adr_NIOL_test_ctrl_tmr_ref_lw           0x000004A8
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw      0x00000000

#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg                 0x00000001
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg                 0
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg            0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg         0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg_unfilt          0x00000002
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg_unfilt          1
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg_unfilt     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbg_unfilt  0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vout_op             0x00000004
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vout_op             2
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vout_op        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vout_op     0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_iptat_test          0x00000008
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_iptat_test          3
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_iptat_test     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_iptat_test  0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vcomp               0x00000010
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vcomp               4
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vcomp          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vcomp       0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vptat               0x00000020
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vptat               5
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vptat          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vptat       0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_1               0x00000040
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_1               6
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_1          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_1       0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n               0x00000080
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n               7
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n       0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n_ptat          0x00000100
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n_ptat          8
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n_ptat     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_bg_vbe_n_ptat  0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_iref_vrsense           0x00000200
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_iref_vrsense           9
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_iref_vrsense      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_iref_vrsense   0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_iref_itest             0x00000400
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_iref_itest             10
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_iref_itest        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_iref_itest     0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vtop              0x00000800
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vtop              11
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vtop         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vtop      0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_1         0x00001000
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_1         12
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_1    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_1 0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_0         0x00002000
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_0         13
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_0    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vss_ref_0 0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vfb               0x00004000
#define SRT_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vfb               14
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vfb          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_lw_ref_vref_vfb       0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_ref_lw': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_ref_lw 0x00007fff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_ref_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_ref_hw       0x0000002C
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_ref_hw 0x000004AC
#define Adr_NIOL_test_ctrl_tmr_ref_hw           0x000004AC
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_hw      0x00000000

#define MSK_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_start         0x00000001
#define SRT_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_start         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_start    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_start 0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_pre           0x00000002
#define SRT_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_pre           1
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_pre      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_maxref_vref_pre   0x00000000
#define MSK_NIOL_test_ctrl_tmr_ref_hw_ref_irefdac_vfb               0x00000004
#define SRT_NIOL_test_ctrl_tmr_ref_hw_ref_irefdac_vfb               2
#define DFLT_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_irefdac_vfb          0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_ref_hw_ref_irefdac_vfb       0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_ref_hw': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_ref_hw 0x00000007

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_atbmux */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_atbmux       0x00000030
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_atbmux 0x000004B0
#define Adr_NIOL_test_ctrl_tmr_atbmux           0x000004B0
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux      0x00000000

#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_disable_pd          0x00000001
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_disable_pd          0
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_disable_pd     0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_disable_pd  0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_5_disable_pd            0x00000002
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_5_disable_pd            1
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_disable_pd       0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_disable_pd    0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_0         0x00000004
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_0         2
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_0    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_0 0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_1         0x00000008
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_1         3
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_1    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_connect_5_1v8_1 0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_a              0x00000010
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_a              4
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_a         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_a      0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_a              0x00000020
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_a              5
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_a         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_a      0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_a                0x00000040
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_a                6
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_a           0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_a        0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_a                0x00000080
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_a                7
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_a           0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_a        0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_b              0x00000100
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_b              8
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_b         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_0_ai_b      0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_b              0x00000200
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_b              9
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_b         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_1v8_1_ai_b      0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_b                0x00000400
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_b                10
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_b           0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_0_ai_b        0x00000000
#define MSK_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_b                0x00000800
#define SRT_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_b                11
#define DFLT_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_b           0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_atbmux_atbmux_5_1_ai_b        0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_atbmux': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_atbmux 0x00000fff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_various */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_various       0x00000034
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_various 0x000004B4
#define Adr_NIOL_test_ctrl_tmr_various           0x000004B4
#define DFLT_VAL_NIOL_test_ctrl_tmr_various      0x00000000

#define MSK_NIOL_test_ctrl_tmr_various_di_x_vin             0x00000001
#define SRT_NIOL_test_ctrl_tmr_various_di_x_vin             0
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_di_x_vin        0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_di_x_vin     0x00000000
#define MSK_NIOL_test_ctrl_tmr_various_di_x_vt              0x00000002
#define SRT_NIOL_test_ctrl_tmr_various_di_x_vt              1
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_di_x_vt         0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_di_x_vt      0x00000000
#define MSK_NIOL_test_ctrl_tmr_various_pll                  0x00000004
#define SRT_NIOL_test_ctrl_tmr_various_pll                  2
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_pll             0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_pll          0x00000000
#define MSK_NIOL_test_ctrl_tmr_various_res_unlock           0x00000008
#define SRT_NIOL_test_ctrl_tmr_various_res_unlock           3
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_res_unlock      0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_res_unlock   0x00000000
#define MSK_NIOL_test_ctrl_tmr_various_d_tmr_iddq_0         0x00000010
#define SRT_NIOL_test_ctrl_tmr_various_d_tmr_iddq_0         4
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_d_tmr_iddq_0    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_d_tmr_iddq_0 0x00000000
#define MSK_NIOL_test_ctrl_tmr_various_d_tmr_iddq_1         0x00000020
#define SRT_NIOL_test_ctrl_tmr_various_d_tmr_iddq_1         5
#define DFLT_VAL_NIOL_test_ctrl_tmr_various_d_tmr_iddq_1    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_various_d_tmr_iddq_1 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_various': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_various 0x0000003f

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_spare */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_spare       0x00000038
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_spare 0x000004B8
#define Adr_NIOL_test_ctrl_tmr_spare           0x000004B8
#define DFLT_VAL_NIOL_test_ctrl_tmr_spare      0x00000000

#define MSK_NIOL_test_ctrl_tmr_spare_spare         0x0000ffff
#define SRT_NIOL_test_ctrl_tmr_spare_spare         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_spare_spare    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_spare_spare 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_spare': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_spare 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_extra_0 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_extra_0       0x0000003C
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_extra_0 0x000004BC
#define Adr_NIOL_test_ctrl_tmr_extra_0           0x000004BC
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_0      0x00000000

#define MSK_NIOL_test_ctrl_tmr_extra_0_extra         0x0000ffff
#define SRT_NIOL_test_ctrl_tmr_extra_0_extra         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_0_extra    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_extra_0_extra 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_extra_0': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_extra_0 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_extra_1 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_extra_1       0x00000040
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_extra_1 0x000004C0
#define Adr_NIOL_test_ctrl_tmr_extra_1           0x000004C0
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_1      0x00000000

#define MSK_NIOL_test_ctrl_tmr_extra_1_extra         0x0000ffff
#define SRT_NIOL_test_ctrl_tmr_extra_1_extra         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_1_extra    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_extra_1_extra 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_extra_1': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_extra_1 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_extra_2 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_extra_2       0x00000044
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_extra_2 0x000004C4
#define Adr_NIOL_test_ctrl_tmr_extra_2           0x000004C4
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_2      0x00000000

#define MSK_NIOL_test_ctrl_tmr_extra_2_extra         0x0000ffff
#define SRT_NIOL_test_ctrl_tmr_extra_2_extra         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_2_extra    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_extra_2_extra 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_extra_2': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_extra_2 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register test_ctrl_tmr_extra_3 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_test_ctrl_tmr_extra_3       0x00000048
#define Adr_NIOL_test_ctrl_test_ctrl_tmr_extra_3 0x000004C8
#define Adr_NIOL_test_ctrl_tmr_extra_3           0x000004C8
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_3      0x00000000

#define MSK_NIOL_test_ctrl_tmr_extra_3_extra         0x0000ffff
#define SRT_NIOL_test_ctrl_tmr_extra_3_extra         0
#define DFLT_VAL_NIOL_test_ctrl_tmr_extra_3_extra    0x00000000
#define DFLT_BF_VAL_NIOL_test_ctrl_tmr_extra_3_extra 0x00000000

/* all used bits of 'NIOL_test_ctrl_tmr_extra_3': */
#define MSK_USED_BITS_NIOL_test_ctrl_tmr_extra_3 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register padtest_ctrl */
/* => PAD test I2O control register */
/*     */
/*    Running PADTEST: */
/*    If the global TESTMODE works fine (normal behavior: TESTMODE can be enabled and disabled): */
/*    1. Disable TESTMODE. */
/*    2. Setup pad configuration and mode in this register as required for your test.. */
/*    3. Enable PADTEST for all IOs: I.e. set bits en_tm and en_ntm. The Design switches to PADTEST with the internal system */
/*    4. Perform the PADTEST. */
/*    5. Activate the TESTMODE. The IOs of the PADTEST-group 'ntm' are released and available for other functions. */
/*    6. Run a power-on-reset by the bypass provided in TESTMODE (por_n_testmode function on LED_C0, drive it low). */
/*    7. The design is reset and PADTEST is deactivated. */
/*     */
/*    If global TESTMODE does not works fine and the DESIGN is permanently in TESTMODE: */
/*    Test procedure like above, however the IOs of the group 'ntm' cannot be tested. The por_n_testmode function must */
/*    be held inactive (high) during PADTEST. */
/*     */
/*    If global TESTMODE does not works fine and the DESIGN cannot enter TESTMODE: */
/*    Test procedure like above, however the IOs of the group 'ntm' either must be skipped (do not set the 'en_ntm' bit and the */
/*    por_n_testmode function must be held inactive (high) during PADTEST. Or all IOs can be tested and a power-cycle is required */
/*    to leave the PADTEST. */
/*     */
/*    Additionally documentation: */
/*    file padtest_i2o.info: IO-buffer properties and testability */
/*    file padtest_i2o.dat:  IO-buffer pairing for each mode */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_padtest_ctrl       0x0000004C
#define Adr_NIOL_test_ctrl_padtest_ctrl 0x000004CC
#define Adr_NIOL_padtest_ctrl           0x000004CC
#define DFLT_VAL_NIOL_padtest_ctrl      0x00000000

#define MSK_NIOL_padtest_ctrl_oe             0x00000001
#define SRT_NIOL_padtest_ctrl_oe             0
#define DFLT_VAL_NIOL_padtest_ctrl_oe        0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_oe     0x00000000
#define MSK_NIOL_padtest_ctrl_ie             0x00000002
#define SRT_NIOL_padtest_ctrl_ie             1
#define DFLT_VAL_NIOL_padtest_ctrl_ie        0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_ie     0x00000000
#define MSK_NIOL_padtest_ctrl_pue            0x00000004
#define SRT_NIOL_padtest_ctrl_pue            2
#define DFLT_VAL_NIOL_padtest_ctrl_pue       0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_pue    0x00000000
#define MSK_NIOL_padtest_ctrl_pde            0x00000008
#define SRT_NIOL_padtest_ctrl_pde            3
#define DFLT_VAL_NIOL_padtest_ctrl_pde       0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_pde    0x00000000
#define MSK_NIOL_padtest_ctrl_ds             0x00000010
#define SRT_NIOL_padtest_ctrl_ds             4
#define DFLT_VAL_NIOL_padtest_ctrl_ds        0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_ds     0x00000000
#define MSK_NIOL_padtest_ctrl_mode           0x00000060
#define SRT_NIOL_padtest_ctrl_mode           5
#define DFLT_VAL_NIOL_padtest_ctrl_mode      0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_mode   0x00000000
#define MSK_NIOL_padtest_ctrl_en_tm          0x00000080
#define SRT_NIOL_padtest_ctrl_en_tm          7
#define DFLT_VAL_NIOL_padtest_ctrl_en_tm     0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_en_tm  0x00000000
#define MSK_NIOL_padtest_ctrl_en_ntm         0x00000100
#define SRT_NIOL_padtest_ctrl_en_ntm         8
#define DFLT_VAL_NIOL_padtest_ctrl_en_ntm    0x00000000
#define DFLT_BF_VAL_NIOL_padtest_ctrl_en_ntm 0x00000000

/* all used bits of 'NIOL_padtest_ctrl': */
#define MSK_USED_BITS_NIOL_padtest_ctrl 0x000001ff

/* --------------------------------------------------------------------- */
/* Register clk_test_ctrl */
/* => Clock test control register: The UART_A TX-clock can be divided mapped to an output (view pinning sheet). */
/*    The UART_A TX-clock can be driven by the XTAL or the divided or undivided PLL (view asic_ctrl_clk_uart_a_config). */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_clk_test_ctrl       0x00000050
#define Adr_NIOL_test_ctrl_clk_test_ctrl 0x000004D0
#define Adr_NIOL_clk_test_ctrl           0x000004D0
#define DFLT_VAL_NIOL_clk_test_ctrl      0x00000000

#define MSK_NIOL_clk_test_ctrl_div         0x000000ff
#define SRT_NIOL_clk_test_ctrl_div         0
#define DFLT_VAL_NIOL_clk_test_ctrl_div    0x00000000
#define DFLT_BF_VAL_NIOL_clk_test_ctrl_div 0x00000000
#define MSK_NIOL_clk_test_ctrl_en          0x00000100
#define SRT_NIOL_clk_test_ctrl_en          8
#define DFLT_VAL_NIOL_clk_test_ctrl_en     0x00000000
#define DFLT_BF_VAL_NIOL_clk_test_ctrl_en  0x00000000

/* all used bits of 'NIOL_clk_test_ctrl': */
#define MSK_USED_BITS_NIOL_clk_test_ctrl 0x000001ff

/* --------------------------------------------------------------------- */
/* Register d_testbus_ctrl */
/* => d_testbus control register */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_d_testbus_ctrl       0x00000054
#define Adr_NIOL_test_ctrl_d_testbus_ctrl 0x000004D4
#define Adr_NIOL_d_testbus_ctrl           0x000004D4
#define DFLT_VAL_NIOL_d_testbus_ctrl      0x00000001

#define MSK_NIOL_d_testbus_ctrl_force_func         0x00000001
#define SRT_NIOL_d_testbus_ctrl_force_func         0
#define DFLT_VAL_NIOL_d_testbus_ctrl_force_func    0x00000001
#define DFLT_BF_VAL_NIOL_d_testbus_ctrl_force_func 0x00000001

/* all used bits of 'NIOL_d_testbus_ctrl': */
#define MSK_USED_BITS_NIOL_d_testbus_ctrl 0x00000001

/* --------------------------------------------------------------------- */
/* Register d_testbus0_cfg */
/* => d_testbus configuration register, cookie protected. */
/*    Use C header file './top_testlogic_consts.h' for signal selection. */
/*        {      |                      | border=1 */
/*        Coding d_-top-signal          d_testbus[0] */
/*        0x00   non                    d_testbus[0] disabled */
/*        0x01   d_adc_sdm_clk          output */
/*        0x02   d_gate_a_oe[0]         output */
/*        0x03   d_gate_a_oe[1]         output */
/*        0x04   d_gate_a_oe[2]         output */
/*        0x05   d_gate_b_oe[0]         output */
/*        0x06   d_gate_b_oe[1]         output */
/*        0x07   d_gate_b_oe[2]         output */
/*        0x08   d_gate_c_oe[0]         output */
/*        0x09   d_gate_c_oe[1]         output */
/*        0x0a   d_gate_c_oe[2]         output */
/*        0x0b   d_gate_d_oe[0]         output */
/*        0x0c   d_gate_d_oe[1]         output */
/*        0x0d   d_gate_d_oe[2]         output */
/*        0x0e   d_gate_a_on[0]         output */
/*        0x0f   d_gate_a_on[1]         output */
/*        0x10   d_gate_a_on[2]         output */
/*        0x11   d_gate_b_on[0]         output */
/*        0x12   d_gate_b_on[1]         output */
/*        0x13   d_gate_b_on[2]         output */
/*        0x14   d_gate_c_on[0]         output */
/*        0x15   d_gate_c_on[1]         output */
/*        0x16   d_gate_c_on[2]         output */
/*        0x17   d_gate_d_on[0]         output */
/*        0x18   d_gate_d_on[1]         output */
/*        0x19   d_gate_d_on[2]         output */
/*        0x1a   d_gate_a_sense_swap[0] output */
/*        0x1b   d_gate_a_sense_swap[1] output */
/*        0x1c   d_gate_a_sense_swap[2] output */
/*        0x1d   d_gate_b_sense_swap[0] output */
/*        0x1e   d_gate_b_sense_swap[1] output */
/*        0x1f   d_gate_b_sense_swap[2] output */
/*        0x20   d_gate_c_sense_swap[0] output */
/*        0x21   d_gate_c_sense_swap[1] output */
/*        0x22   d_gate_c_sense_swap[2] output */
/*        0x23   d_gate_d_sense_swap[0] output */
/*        0x24   d_gate_d_sense_swap[1] output */
/*        0x25   d_gate_d_sense_swap[2] output */
/*        0x26   d_iol_a_cq_isink_on    output */
/*        0x27   d_iol_a_di_isink_on    output */
/*        0x28   d_iol_b_cq_isink_on    output */
/*        0x29   d_iol_b_di_isink_on    output */
/*        0x2a   d_iol_c_cq_isink_on    output */
/*        0x2b   d_iol_c_di_isink_on    output */
/*        0x2c   d_iol_d_cq_isink_on    output */
/*        0x2d   d_iol_d_di_isink_on    output */
/*        0x2e   d_di_x_isink_on        output */
/*        0x2f   d_iol_a_tx_hs_oe       output */
/*        0x30   d_iol_b_tx_hs_oe       output */
/*        0x31   d_iol_c_tx_hs_oe       output */
/*        0x32   d_iol_d_tx_hs_oe       output */
/*        0x33   d_iol_a_tx_hs_slew_on  output */
/*        0x34   d_iol_b_tx_hs_slew_on  output */
/*        0x35   d_iol_c_tx_hs_slew_on  output */
/*        0x36   d_iol_d_tx_hs_slew_on  output */
/*        0x37   d_iol_a_tx_ls_oe       output */
/*        0x38   d_iol_b_tx_ls_oe       output */
/*        0x39   d_iol_c_tx_ls_oe       output */
/*        0x3a   d_iol_d_tx_ls_oe       output */
/*        0x3b   d_iol_a_tx_ls_slew_on  output */
/*        0x3c   d_iol_b_tx_ls_slew_on  output */
/*        0x3d   d_iol_c_tx_ls_slew_on  output */
/*        0x3e   d_iol_d_tx_ls_slew_on  output */
/*        0x3f   d_nres_por             input */
/*        0x40   d_nres_pw1v8a          input */
/*        0x41   d_nres_pw1v8d          input */
/*        0x42   d_pll_fout             input */
/*        0x43   d_adc_sdm_data         input */
/*        0x44   d_vdd_iol_uv           input */
/*        0x45   d_gate_a_clamp[0]      input */
/*        0x46   d_gate_a_clamp[1]      input */
/*        0x47   d_gate_a_clamp[2]      input */
/*        0x48   d_gate_b_clamp[0]      input */
/*        0x49   d_gate_b_clamp[1]      input */
/*        0x4a   d_gate_b_clamp[2]      input */
/*        0x4b   d_gate_c_clamp[0]      input */
/*        0x4c   d_gate_c_clamp[1]      input */
/*        0x4d   d_gate_c_clamp[2]      input */
/*        0x4e   d_gate_d_clamp[0]      input */
/*        0x4f   d_gate_d_clamp[1]      input */
/*        0x50   d_gate_d_clamp[2]      input */
/*        0x51   d_gate_a_revpol[0]     input */
/*        0x52   d_gate_a_revpol[1]     input */
/*        0x53   d_gate_a_revpol[2]     input */
/*        0x54   d_gate_b_revpol[0]     input */
/*        0x55   d_gate_b_revpol[1]     input */
/*        0x56   d_gate_b_revpol[2]     input */
/*        0x57   d_gate_c_revpol[0]     input */
/*        0x58   d_gate_c_revpol[1]     input */
/*        0x59   d_gate_c_revpol[2]     input */
/*        0x5a   d_gate_d_revpol[0]     input */
/*        0x5b   d_gate_d_revpol[1]     input */
/*        0x5c   d_gate_d_revpol[2]     input */
/*        0x5d   d_gate_a_uv[0]         input */
/*        0x5e   d_gate_a_uv[1]         input */
/*        0x5f   d_gate_a_uv[2]         input */
/*        0x60   d_gate_b_uv[0]         input */
/*        0x61   d_gate_b_uv[1]         input */
/*        0x62   d_gate_b_uv[2]         input */
/*        0x63   d_gate_c_uv[0]         input */
/*        0x64   d_gate_c_uv[1]         input */
/*        0x65   d_gate_c_uv[2]         input */
/*        0x66   d_gate_d_uv[0]         input */
/*        0x67   d_gate_d_uv[1]         input */
/*        0x68   d_gate_d_uv[2]         input */
/*        0x69   d_iol_a_cq_rx          input */
/*        0x6a   d_iol_a_di_rx          input */
/*        0x6b   d_iol_b_cq_rx          input */
/*        0x6c   d_iol_b_di_rx          input */
/*        0x6d   d_iol_c_cq_rx          input */
/*        0x6e   d_iol_c_di_rx          input */
/*        0x6f   d_iol_d_cq_rx          input */
/*        0x70   d_iol_d_di_rx          input */
/*        0x71   d_di_x_rx              input */
/*        0x72   d_iol_a_tx_hs_oe_ok    input */
/*        0x73   d_iol_b_tx_hs_oe_ok    input */
/*        0x74   d_iol_c_tx_hs_oe_ok    input */
/*        0x75   d_iol_d_tx_hs_oe_ok    input */
/*        0x76   d_iol_a_tx_ls_oe_ok    input */
/*        0x77   d_iol_b_tx_ls_oe_ok    input */
/*        0x78   d_iol_c_tx_ls_oe_ok    input */
/*        0x79   d_iol_d_tx_ls_oe_ok    input */
/*        ...    reserved               reserved } */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_d_testbus0_cfg       0x00000058
#define Adr_NIOL_test_ctrl_d_testbus0_cfg 0x000004D8
#define Adr_NIOL_d_testbus0_cfg           0x000004D8
#define DFLT_VAL_NIOL_d_testbus0_cfg      0x00000000

#define MSK_NIOL_d_testbus0_cfg_d_testbus_sel         0x0000007f
#define SRT_NIOL_d_testbus0_cfg_d_testbus_sel         0
#define DFLT_VAL_NIOL_d_testbus0_cfg_d_testbus_sel    0x00000000
#define DFLT_BF_VAL_NIOL_d_testbus0_cfg_d_testbus_sel 0x00000000

/* all used bits of 'NIOL_d_testbus0_cfg': */
#define MSK_USED_BITS_NIOL_d_testbus0_cfg 0x0000007f

/* --------------------------------------------------------------------- */
/* Register d_testbus1_cfg */
/* => d_testbus configuration register, cookie protected. */
/*    For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_d_testbus1_cfg       0x0000005C
#define Adr_NIOL_test_ctrl_d_testbus1_cfg 0x000004DC
#define Adr_NIOL_d_testbus1_cfg           0x000004DC
#define DFLT_VAL_NIOL_d_testbus1_cfg      0x00000000

#define MSK_NIOL_d_testbus1_cfg_d_testbus_sel         0x0000007f
#define SRT_NIOL_d_testbus1_cfg_d_testbus_sel         0
#define DFLT_VAL_NIOL_d_testbus1_cfg_d_testbus_sel    0x00000000
#define DFLT_BF_VAL_NIOL_d_testbus1_cfg_d_testbus_sel 0x00000000

/* all used bits of 'NIOL_d_testbus1_cfg': */
#define MSK_USED_BITS_NIOL_d_testbus1_cfg 0x0000007f

/* --------------------------------------------------------------------- */
/* Register d_testbus2_cfg */
/* => d_testbus configuration register, cookie protected. */
/*    For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_d_testbus2_cfg       0x00000060
#define Adr_NIOL_test_ctrl_d_testbus2_cfg 0x000004E0
#define Adr_NIOL_d_testbus2_cfg           0x000004E0
#define DFLT_VAL_NIOL_d_testbus2_cfg      0x00000000

#define MSK_NIOL_d_testbus2_cfg_d_testbus_sel         0x0000007f
#define SRT_NIOL_d_testbus2_cfg_d_testbus_sel         0
#define DFLT_VAL_NIOL_d_testbus2_cfg_d_testbus_sel    0x00000000
#define DFLT_BF_VAL_NIOL_d_testbus2_cfg_d_testbus_sel 0x00000000

/* all used bits of 'NIOL_d_testbus2_cfg': */
#define MSK_USED_BITS_NIOL_d_testbus2_cfg 0x0000007f

/* --------------------------------------------------------------------- */
/* Register d_testbus3_cfg */
/* => d_testbus configuration register, cookie protected. */
/*    For signal selection coding (bits d_testbus_sel) look at header of register 'd_testbus0_cfg'. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_d_testbus3_cfg       0x00000064
#define Adr_NIOL_test_ctrl_d_testbus3_cfg 0x000004E4
#define Adr_NIOL_d_testbus3_cfg           0x000004E4
#define DFLT_VAL_NIOL_d_testbus3_cfg      0x00000000

#define MSK_NIOL_d_testbus3_cfg_d_testbus_sel         0x0000007f
#define SRT_NIOL_d_testbus3_cfg_d_testbus_sel         0
#define DFLT_VAL_NIOL_d_testbus3_cfg_d_testbus_sel    0x00000000
#define DFLT_BF_VAL_NIOL_d_testbus3_cfg_d_testbus_sel 0x00000000

/* all used bits of 'NIOL_d_testbus3_cfg': */
#define MSK_USED_BITS_NIOL_d_testbus3_cfg 0x0000007f


/* ===================================================================== */

/* Area of wdg_sys */

/* ===================================================================== */

#define Addr_NIOL_wdg_sys 0x00000500

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cfg     0x00000000
#define Adr_NIOL_wdg_sys_wdg_sys_cfg 0x00000500
#define Adr_NIOL_wdg_sys_cfg         0x00000500
#define DFLT_VAL_NIOL_wdg_sys_cfg    0x00000000

#define MSK_NIOL_wdg_sys_cfg_mode               0x00000001
#define SRT_NIOL_wdg_sys_cfg_mode               0
#define DFLT_VAL_NIOL_wdg_sys_cfg_mode          0x00000000
#define DFLT_BF_VAL_NIOL_wdg_sys_cfg_mode       0x00000000
#define MSK_NIOL_wdg_sys_cfg_mode1_lock         0x00000002
#define SRT_NIOL_wdg_sys_cfg_mode1_lock         1
#define DFLT_VAL_NIOL_wdg_sys_cfg_mode1_lock    0x00000000
#define DFLT_BF_VAL_NIOL_wdg_sys_cfg_mode1_lock 0x00000000
#define MSK_NIOL_wdg_sys_cfg_pwd                0x0000fffc
#define SRT_NIOL_wdg_sys_cfg_pwd                2
#define DFLT_VAL_NIOL_wdg_sys_cfg_pwd           0x00000000
#define DFLT_BF_VAL_NIOL_wdg_sys_cfg_pwd        0x00000000

/* all used bits of 'NIOL_wdg_sys_cfg': */
#define MSK_USED_BITS_NIOL_wdg_sys_cfg 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cmd */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cmd     0x00000004
#define Adr_NIOL_wdg_sys_wdg_sys_cmd 0x00000504
#define Adr_NIOL_wdg_sys_cmd         0x00000504
#define DFLT_VAL_NIOL_wdg_sys_cmd    0x00000000

#define MSK_NIOL_wdg_sys_cmd_val         0x0000ffff
#define SRT_NIOL_wdg_sys_cmd_val         0
#define DFLT_VAL_NIOL_wdg_sys_cmd_val    0x00000000
#define DFLT_BF_VAL_NIOL_wdg_sys_cmd_val 0x00000000

/* all used bits of 'NIOL_wdg_sys_cmd': */
#define MSK_USED_BITS_NIOL_wdg_sys_cmd 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cnt_upper_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cnt_upper_rld     0x00000008
#define Adr_NIOL_wdg_sys_wdg_sys_cnt_upper_rld 0x00000508
#define Adr_NIOL_wdg_sys_cnt_upper_rld         0x00000508
#define DFLT_VAL_NIOL_wdg_sys_cnt_upper_rld    0x000007ff

#define MSK_NIOL_wdg_sys_cnt_upper_rld_val         0x000007ff
#define SRT_NIOL_wdg_sys_cnt_upper_rld_val         0
#define DFLT_VAL_NIOL_wdg_sys_cnt_upper_rld_val    0x000007ff
#define DFLT_BF_VAL_NIOL_wdg_sys_cnt_upper_rld_val 0x000007ff

/* all used bits of 'NIOL_wdg_sys_cnt_upper_rld': */
#define MSK_USED_BITS_NIOL_wdg_sys_cnt_upper_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cnt_lower_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cnt_lower_rld     0x0000000C
#define Adr_NIOL_wdg_sys_wdg_sys_cnt_lower_rld 0x0000050C
#define Adr_NIOL_wdg_sys_cnt_lower_rld         0x0000050C
#define DFLT_VAL_NIOL_wdg_sys_cnt_lower_rld    0x0000ffff

#define MSK_NIOL_wdg_sys_cnt_lower_rld_val         0x0000ffff
#define SRT_NIOL_wdg_sys_cnt_lower_rld_val         0
#define DFLT_VAL_NIOL_wdg_sys_cnt_lower_rld_val    0x0000ffff
#define DFLT_BF_VAL_NIOL_wdg_sys_cnt_lower_rld_val 0x0000ffff

/* all used bits of 'NIOL_wdg_sys_cnt_lower_rld': */
#define MSK_USED_BITS_NIOL_wdg_sys_cnt_lower_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cnt_upper */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cnt_upper     0x00000010
#define Adr_NIOL_wdg_sys_wdg_sys_cnt_upper 0x00000510
#define Adr_NIOL_wdg_sys_cnt_upper         0x00000510

#define MSK_NIOL_wdg_sys_cnt_upper_val 0x000007ff
#define SRT_NIOL_wdg_sys_cnt_upper_val 0

/* all used bits of 'NIOL_wdg_sys_cnt_upper': */
#define MSK_USED_BITS_NIOL_wdg_sys_cnt_upper 0x000007ff

/* --------------------------------------------------------------------- */
/* Register wdg_sys_cnt_lower */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_wdg_sys_cnt_lower     0x00000014
#define Adr_NIOL_wdg_sys_wdg_sys_cnt_lower 0x00000514
#define Adr_NIOL_wdg_sys_cnt_lower         0x00000514

#define MSK_NIOL_wdg_sys_cnt_lower_val 0x0000ffff
#define SRT_NIOL_wdg_sys_cnt_lower_val 0

/* all used bits of 'NIOL_wdg_sys_cnt_lower': */
#define MSK_USED_BITS_NIOL_wdg_sys_cnt_lower 0x0000ffff


/* ===================================================================== */

/* Area of iol_gd */

/* ===================================================================== */

#define Addr_NIOL_iol_gd 0x00000600

/* --------------------------------------------------------------------- */
/* Register iol_gd_blank_time */
/* => Gate driver blank time global configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_blank_time    0x00000000
#define Adr_NIOL_iol_gd_iol_gd_blank_time 0x00000600
#define Adr_NIOL_iol_gd_blank_time        0x00000600
#define DFLT_VAL_NIOL_iol_gd_blank_time   0x00000000

#define MSK_NIOL_iol_gd_blank_time_prescaler         0x000003ff
#define SRT_NIOL_iol_gd_blank_time_prescaler         0
#define DFLT_VAL_NIOL_iol_gd_blank_time_prescaler    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_blank_time_prescaler 0x00000000

/* all used bits of 'NIOL_iol_gd_blank_time': */
#define MSK_USED_BITS_NIOL_iol_gd_blank_time 0x000003ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_oc_ifilter */
/* => Gate driver over current global configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_oc_ifilter    0x00000004
#define Adr_NIOL_iol_gd_iol_gd_oc_ifilter 0x00000604
#define Adr_NIOL_iol_gd_oc_ifilter        0x00000604
#define DFLT_VAL_NIOL_iol_gd_oc_ifilter   0x00000000

#define MSK_NIOL_iol_gd_oc_ifilter_prescaler         0x000000ff
#define SRT_NIOL_iol_gd_oc_ifilter_prescaler         0
#define DFLT_VAL_NIOL_iol_gd_oc_ifilter_prescaler    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_oc_ifilter_prescaler 0x00000000

/* all used bits of 'NIOL_iol_gd_oc_ifilter': */
#define MSK_USED_BITS_NIOL_iol_gd_oc_ifilter 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_uv_ifilter */
/* => Gate driver under voltage global configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_uv_ifilter    0x00000008
#define Adr_NIOL_iol_gd_iol_gd_uv_ifilter 0x00000608
#define Adr_NIOL_iol_gd_uv_ifilter        0x00000608
#define DFLT_VAL_NIOL_iol_gd_uv_ifilter   0x00000000

#define MSK_NIOL_iol_gd_uv_ifilter_prescaler         0x000000ff
#define SRT_NIOL_iol_gd_uv_ifilter_prescaler         0
#define DFLT_VAL_NIOL_iol_gd_uv_ifilter_prescaler    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_uv_ifilter_prescaler 0x00000000
#define MSK_NIOL_iol_gd_uv_ifilter_threshold         0x00000f00
#define SRT_NIOL_iol_gd_uv_ifilter_threshold         8
#define DFLT_VAL_NIOL_iol_gd_uv_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_uv_ifilter_threshold 0x00000000

/* all used bits of 'NIOL_iol_gd_uv_ifilter': */
#define MSK_USED_BITS_NIOL_iol_gd_uv_ifilter 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a0 */
/* => Gate driver configuration for port a0 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a0    0x0000000C
#define Adr_NIOL_iol_gd_iol_gd_a0 0x0000060C
#define Adr_NIOL_iol_gd_a0        0x0000060C
#define DFLT_VAL_NIOL_iol_gd_a0   0x00000000

#define MSK_NIOL_iol_gd_a0_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_a0_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_a0_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a0_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_a0_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_a0_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_a0_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a0_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_a0_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_a0_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_a0_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a0_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_a0': */
#define MSK_USED_BITS_NIOL_iol_gd_a0 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a1 */
/* => Gate driver configuration for port a1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a1    0x00000010
#define Adr_NIOL_iol_gd_iol_gd_a1 0x00000610
#define Adr_NIOL_iol_gd_a1        0x00000610
#define DFLT_VAL_NIOL_iol_gd_a1   0x00000000

#define MSK_NIOL_iol_gd_a1_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_a1_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_a1_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a1_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_a1_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_a1_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_a1_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a1_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_a1_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_a1_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_a1_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a1_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_a1': */
#define MSK_USED_BITS_NIOL_iol_gd_a1 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a2 */
/* => Gate driver configuration for port a2 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a2    0x00000014
#define Adr_NIOL_iol_gd_iol_gd_a2 0x00000614
#define Adr_NIOL_iol_gd_a2        0x00000614
#define DFLT_VAL_NIOL_iol_gd_a2   0x00000000

#define MSK_NIOL_iol_gd_a2_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_a2_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_a2_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a2_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_a2_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_a2_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_a2_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a2_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_a2_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_a2_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_a2_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_a2_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_a2': */
#define MSK_USED_BITS_NIOL_iol_gd_a2 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_b0 */
/* => Gate driver configuration for port b0 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_b0    0x00000018
#define Adr_NIOL_iol_gd_iol_gd_b0 0x00000618
#define Adr_NIOL_iol_gd_b0        0x00000618
#define DFLT_VAL_NIOL_iol_gd_b0   0x00000000

#define MSK_NIOL_iol_gd_b0_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_b0_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_b0_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b0_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_b0_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_b0_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_b0_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b0_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_b0_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_b0_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_b0_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b0_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_b0': */
#define MSK_USED_BITS_NIOL_iol_gd_b0 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_b1 */
/* => Gate driver configuration for port b1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_b1    0x0000001C
#define Adr_NIOL_iol_gd_iol_gd_b1 0x0000061C
#define Adr_NIOL_iol_gd_b1        0x0000061C
#define DFLT_VAL_NIOL_iol_gd_b1   0x00000000

#define MSK_NIOL_iol_gd_b1_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_b1_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_b1_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b1_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_b1_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_b1_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_b1_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b1_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_b1_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_b1_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_b1_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b1_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_b1': */
#define MSK_USED_BITS_NIOL_iol_gd_b1 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_b2 */
/* => Gate driver configuration for port b2 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_b2    0x00000020
#define Adr_NIOL_iol_gd_iol_gd_b2 0x00000620
#define Adr_NIOL_iol_gd_b2        0x00000620
#define DFLT_VAL_NIOL_iol_gd_b2   0x00000000

#define MSK_NIOL_iol_gd_b2_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_b2_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_b2_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b2_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_b2_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_b2_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_b2_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b2_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_b2_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_b2_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_b2_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_b2_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_b2': */
#define MSK_USED_BITS_NIOL_iol_gd_b2 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_c0 */
/* => Gate driver configuration for port c0 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_c0    0x00000024
#define Adr_NIOL_iol_gd_iol_gd_c0 0x00000624
#define Adr_NIOL_iol_gd_c0        0x00000624
#define DFLT_VAL_NIOL_iol_gd_c0   0x00000000

#define MSK_NIOL_iol_gd_c0_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_c0_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_c0_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c0_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_c0_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_c0_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_c0_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c0_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_c0_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_c0_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_c0_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c0_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_c0': */
#define MSK_USED_BITS_NIOL_iol_gd_c0 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_c1 */
/* => Gate driver configuration for port c1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_c1    0x00000028
#define Adr_NIOL_iol_gd_iol_gd_c1 0x00000628
#define Adr_NIOL_iol_gd_c1        0x00000628
#define DFLT_VAL_NIOL_iol_gd_c1   0x00000000

#define MSK_NIOL_iol_gd_c1_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_c1_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_c1_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c1_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_c1_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_c1_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_c1_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c1_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_c1_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_c1_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_c1_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c1_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_c1': */
#define MSK_USED_BITS_NIOL_iol_gd_c1 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_c2 */
/* => Gate driver configuration for port c2 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_c2    0x0000002C
#define Adr_NIOL_iol_gd_iol_gd_c2 0x0000062C
#define Adr_NIOL_iol_gd_c2        0x0000062C
#define DFLT_VAL_NIOL_iol_gd_c2   0x00000000

#define MSK_NIOL_iol_gd_c2_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_c2_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_c2_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c2_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_c2_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_c2_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_c2_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c2_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_c2_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_c2_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_c2_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_c2_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_c2': */
#define MSK_USED_BITS_NIOL_iol_gd_c2 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d0 */
/* => Gate driver configuration for port d0 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d0    0x00000030
#define Adr_NIOL_iol_gd_iol_gd_d0 0x00000630
#define Adr_NIOL_iol_gd_d0        0x00000630
#define DFLT_VAL_NIOL_iol_gd_d0   0x00000000

#define MSK_NIOL_iol_gd_d0_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_d0_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_d0_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d0_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_d0_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_d0_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_d0_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d0_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_d0_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_d0_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_d0_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d0_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_d0': */
#define MSK_USED_BITS_NIOL_iol_gd_d0 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d1 */
/* => Gate driver configuration for port d1 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d1    0x00000034
#define Adr_NIOL_iol_gd_iol_gd_d1 0x00000634
#define Adr_NIOL_iol_gd_d1        0x00000634
#define DFLT_VAL_NIOL_iol_gd_d1   0x00000000

#define MSK_NIOL_iol_gd_d1_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_d1_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_d1_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d1_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_d1_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_d1_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_d1_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d1_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_d1_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_d1_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_d1_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d1_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_d1': */
#define MSK_USED_BITS_NIOL_iol_gd_d1 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2 */
/* => Gate driver configuration for port d2 */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2    0x00000038
#define Adr_NIOL_iol_gd_iol_gd_d2 0x00000638
#define Adr_NIOL_iol_gd_d2        0x00000638
#define DFLT_VAL_NIOL_iol_gd_d2   0x00000000

#define MSK_NIOL_iol_gd_d2_bt_threshold                 0x0000003f
#define SRT_NIOL_iol_gd_d2_bt_threshold                 0
#define DFLT_VAL_NIOL_iol_gd_d2_bt_threshold            0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2_bt_threshold         0x00000000
#define MSK_NIOL_iol_gd_d2_oc_ifilter_threshold         0x00000fc0
#define SRT_NIOL_iol_gd_d2_oc_ifilter_threshold         6
#define DFLT_VAL_NIOL_iol_gd_d2_oc_ifilter_threshold    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2_oc_ifilter_threshold 0x00000000
#define MSK_NIOL_iol_gd_d2_oc_action                    0x00001000
#define SRT_NIOL_iol_gd_d2_oc_action                    12
#define DFLT_VAL_NIOL_iol_gd_d2_oc_action               0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2_oc_action            0x00000000

/* all used bits of 'NIOL_iol_gd_d2': */
#define MSK_USED_BITS_NIOL_iol_gd_d2 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_oc_fil */
/* => Gate driver filtered over current signals */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_oc_fil    0x0000003C
#define Adr_NIOL_iol_gd_iol_gd_oc_fil 0x0000063C
#define Adr_NIOL_iol_gd_oc_fil        0x0000063C

#define MSK_NIOL_iol_gd_oc_fil_a0 0x00000001
#define SRT_NIOL_iol_gd_oc_fil_a0 0
#define MSK_NIOL_iol_gd_oc_fil_a1 0x00000002
#define SRT_NIOL_iol_gd_oc_fil_a1 1
#define MSK_NIOL_iol_gd_oc_fil_a2 0x00000004
#define SRT_NIOL_iol_gd_oc_fil_a2 2
#define MSK_NIOL_iol_gd_oc_fil_b0 0x00000008
#define SRT_NIOL_iol_gd_oc_fil_b0 3
#define MSK_NIOL_iol_gd_oc_fil_b1 0x00000010
#define SRT_NIOL_iol_gd_oc_fil_b1 4
#define MSK_NIOL_iol_gd_oc_fil_b2 0x00000020
#define SRT_NIOL_iol_gd_oc_fil_b2 5
#define MSK_NIOL_iol_gd_oc_fil_c0 0x00000040
#define SRT_NIOL_iol_gd_oc_fil_c0 6
#define MSK_NIOL_iol_gd_oc_fil_c1 0x00000080
#define SRT_NIOL_iol_gd_oc_fil_c1 7
#define MSK_NIOL_iol_gd_oc_fil_c2 0x00000100
#define SRT_NIOL_iol_gd_oc_fil_c2 8
#define MSK_NIOL_iol_gd_oc_fil_d0 0x00000200
#define SRT_NIOL_iol_gd_oc_fil_d0 9
#define MSK_NIOL_iol_gd_oc_fil_d1 0x00000400
#define SRT_NIOL_iol_gd_oc_fil_d1 10
#define MSK_NIOL_iol_gd_oc_fil_d2 0x00000800
#define SRT_NIOL_iol_gd_oc_fil_d2 11

/* all used bits of 'NIOL_iol_gd_oc_fil': */
#define MSK_USED_BITS_NIOL_iol_gd_oc_fil 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_uv_fil */
/* => Gate driver filtered under voltage signals */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_uv_fil    0x00000040
#define Adr_NIOL_iol_gd_iol_gd_uv_fil 0x00000640
#define Adr_NIOL_iol_gd_uv_fil        0x00000640

#define MSK_NIOL_iol_gd_uv_fil_a0 0x00000001
#define SRT_NIOL_iol_gd_uv_fil_a0 0
#define MSK_NIOL_iol_gd_uv_fil_a1 0x00000002
#define SRT_NIOL_iol_gd_uv_fil_a1 1
#define MSK_NIOL_iol_gd_uv_fil_a2 0x00000004
#define SRT_NIOL_iol_gd_uv_fil_a2 2
#define MSK_NIOL_iol_gd_uv_fil_b0 0x00000008
#define SRT_NIOL_iol_gd_uv_fil_b0 3
#define MSK_NIOL_iol_gd_uv_fil_b1 0x00000010
#define SRT_NIOL_iol_gd_uv_fil_b1 4
#define MSK_NIOL_iol_gd_uv_fil_b2 0x00000020
#define SRT_NIOL_iol_gd_uv_fil_b2 5
#define MSK_NIOL_iol_gd_uv_fil_c0 0x00000040
#define SRT_NIOL_iol_gd_uv_fil_c0 6
#define MSK_NIOL_iol_gd_uv_fil_c1 0x00000080
#define SRT_NIOL_iol_gd_uv_fil_c1 7
#define MSK_NIOL_iol_gd_uv_fil_c2 0x00000100
#define SRT_NIOL_iol_gd_uv_fil_c2 8
#define MSK_NIOL_iol_gd_uv_fil_d0 0x00000200
#define SRT_NIOL_iol_gd_uv_fil_d0 9
#define MSK_NIOL_iol_gd_uv_fil_d1 0x00000400
#define SRT_NIOL_iol_gd_uv_fil_d1 10
#define MSK_NIOL_iol_gd_uv_fil_d2 0x00000800
#define SRT_NIOL_iol_gd_uv_fil_d2 11

/* all used bits of 'NIOL_iol_gd_uv_fil': */
#define MSK_USED_BITS_NIOL_iol_gd_uv_fil 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_a0 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_a0    0x00000044
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_a0 0x00000644
#define Adr_NIOL_iol_gd_d2a_ilim_a0        0x00000644
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a0   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_a0_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_a0_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a0_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_a0_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_a0': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_a0 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_a1 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_a1    0x00000048
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_a1 0x00000648
#define Adr_NIOL_iol_gd_d2a_ilim_a1        0x00000648
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a1   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_a1_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_a1_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a1_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_a1_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_a1': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_a1 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_a2 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_a2    0x0000004C
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_a2 0x0000064C
#define Adr_NIOL_iol_gd_d2a_ilim_a2        0x0000064C
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a2   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_a2_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_a2_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_a2_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_a2_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_a2': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_a2 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_b0 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_b0    0x00000050
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_b0 0x00000650
#define Adr_NIOL_iol_gd_d2a_ilim_b0        0x00000650
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b0   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_b0_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_b0_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b0_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_b0_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_b0': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_b0 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_b1 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_b1    0x00000054
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_b1 0x00000654
#define Adr_NIOL_iol_gd_d2a_ilim_b1        0x00000654
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b1   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_b1_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_b1_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b1_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_b1_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_b1': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_b1 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_b2 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_b2    0x00000058
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_b2 0x00000658
#define Adr_NIOL_iol_gd_d2a_ilim_b2        0x00000658
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b2   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_b2_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_b2_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_b2_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_b2_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_b2': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_b2 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_c0 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_c0    0x0000005C
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_c0 0x0000065C
#define Adr_NIOL_iol_gd_d2a_ilim_c0        0x0000065C
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c0   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_c0_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_c0_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c0_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_c0_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_c0': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_c0 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_c1 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_c1    0x00000060
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_c1 0x00000660
#define Adr_NIOL_iol_gd_d2a_ilim_c1        0x00000660
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c1   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_c1_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_c1_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c1_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_c1_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_c1': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_c1 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_c2 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_c2    0x00000064
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_c2 0x00000664
#define Adr_NIOL_iol_gd_d2a_ilim_c2        0x00000664
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c2   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_c2_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_c2_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_c2_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_c2_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_c2': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_c2 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_d0 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_d0    0x00000068
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_d0 0x00000668
#define Adr_NIOL_iol_gd_d2a_ilim_d0        0x00000668
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d0   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_d0_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_d0_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d0_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_d0_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_d0': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_d0 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_d1 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_d1    0x0000006C
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_d1 0x0000066C
#define Adr_NIOL_iol_gd_d2a_ilim_d1        0x0000066C
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d1   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_d1_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_d1_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d1_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_d1_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_d1': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_d1 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_ilim_d2 */
/* => Gate driver 'ilim_set' values to analog gate driver */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_ilim_d2    0x00000070
#define Adr_NIOL_iol_gd_iol_gd_d2a_ilim_d2 0x00000670
#define Adr_NIOL_iol_gd_d2a_ilim_d2        0x00000670
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d2   0x00000000

#define MSK_NIOL_iol_gd_d2a_ilim_d2_val         0x000000ff
#define SRT_NIOL_iol_gd_d2a_ilim_d2_val         0
#define DFLT_VAL_NIOL_iol_gd_d2a_ilim_d2_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_ilim_d2_val 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_ilim_d2': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_ilim_d2 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_d2a_on */
/* => Gate driver 'on' values to analog gate driver */
/*    On values need to be set to '1' by software before the gate driver is used */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_d2a_on    0x00000074
#define Adr_NIOL_iol_gd_iol_gd_d2a_on 0x00000674
#define Adr_NIOL_iol_gd_d2a_on        0x00000674
#define DFLT_VAL_NIOL_iol_gd_d2a_on   0x00000000

#define MSK_NIOL_iol_gd_d2a_on_d_gate_a_on         0x00000007
#define SRT_NIOL_iol_gd_d2a_on_d_gate_a_on         0
#define DFLT_VAL_NIOL_iol_gd_d2a_on_d_gate_a_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_on_d_gate_a_on 0x00000000
#define MSK_NIOL_iol_gd_d2a_on_d_gate_b_on         0x00000038
#define SRT_NIOL_iol_gd_d2a_on_d_gate_b_on         3
#define DFLT_VAL_NIOL_iol_gd_d2a_on_d_gate_b_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_on_d_gate_b_on 0x00000000
#define MSK_NIOL_iol_gd_d2a_on_d_gate_c_on         0x000001c0
#define SRT_NIOL_iol_gd_d2a_on_d_gate_c_on         6
#define DFLT_VAL_NIOL_iol_gd_d2a_on_d_gate_c_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_on_d_gate_c_on 0x00000000
#define MSK_NIOL_iol_gd_d2a_on_d_gate_d_on         0x00000e00
#define SRT_NIOL_iol_gd_d2a_on_d_gate_d_on         9
#define DFLT_VAL_NIOL_iol_gd_d2a_on_d_gate_d_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_d2a_on_d_gate_d_on 0x00000000

/* all used bits of 'NIOL_iol_gd_d2a_on': */
#define MSK_USED_BITS_NIOL_iol_gd_d2a_on 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a2d_a */
/* => Gate driver gate a signals from analog gate driver */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a2d_a    0x00000078
#define Adr_NIOL_iol_gd_iol_gd_a2d_a 0x00000678
#define Adr_NIOL_iol_gd_a2d_a        0x00000678

#define MSK_NIOL_iol_gd_a2d_a_d_gate_a_revpol 0x00000007
#define SRT_NIOL_iol_gd_a2d_a_d_gate_a_revpol 0
#define MSK_NIOL_iol_gd_a2d_a_d_gate_a_clamp  0x00000038
#define SRT_NIOL_iol_gd_a2d_a_d_gate_a_clamp  3
#define MSK_NIOL_iol_gd_a2d_a_d_gate_a_uv     0x000001c0
#define SRT_NIOL_iol_gd_a2d_a_d_gate_a_uv     6

/* all used bits of 'NIOL_iol_gd_a2d_a': */
#define MSK_USED_BITS_NIOL_iol_gd_a2d_a 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a2d_b */
/* => Gate driver gate b signals from analog gate driver */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a2d_b    0x0000007C
#define Adr_NIOL_iol_gd_iol_gd_a2d_b 0x0000067C
#define Adr_NIOL_iol_gd_a2d_b        0x0000067C

#define MSK_NIOL_iol_gd_a2d_b_d_gate_b_revpol 0x00000007
#define SRT_NIOL_iol_gd_a2d_b_d_gate_b_revpol 0
#define MSK_NIOL_iol_gd_a2d_b_d_gate_b_clamp  0x00000038
#define SRT_NIOL_iol_gd_a2d_b_d_gate_b_clamp  3
#define MSK_NIOL_iol_gd_a2d_b_d_gate_b_uv     0x000001c0
#define SRT_NIOL_iol_gd_a2d_b_d_gate_b_uv     6

/* all used bits of 'NIOL_iol_gd_a2d_b': */
#define MSK_USED_BITS_NIOL_iol_gd_a2d_b 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a2d_c */
/* => Gate driver gate c signals from analog gate driver */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a2d_c    0x00000080
#define Adr_NIOL_iol_gd_iol_gd_a2d_c 0x00000680
#define Adr_NIOL_iol_gd_a2d_c        0x00000680

#define MSK_NIOL_iol_gd_a2d_c_d_gate_c_revpol 0x00000007
#define SRT_NIOL_iol_gd_a2d_c_d_gate_c_revpol 0
#define MSK_NIOL_iol_gd_a2d_c_d_gate_c_clamp  0x00000038
#define SRT_NIOL_iol_gd_a2d_c_d_gate_c_clamp  3
#define MSK_NIOL_iol_gd_a2d_c_d_gate_c_uv     0x000001c0
#define SRT_NIOL_iol_gd_a2d_c_d_gate_c_uv     6

/* all used bits of 'NIOL_iol_gd_a2d_c': */
#define MSK_USED_BITS_NIOL_iol_gd_a2d_c 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_a2d_d */
/* => Gate driver gate d signals from analog gate driver */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_a2d_d    0x00000084
#define Adr_NIOL_iol_gd_iol_gd_a2d_d 0x00000684
#define Adr_NIOL_iol_gd_a2d_d        0x00000684

#define MSK_NIOL_iol_gd_a2d_d_d_gate_d_revpol 0x00000007
#define SRT_NIOL_iol_gd_a2d_d_d_gate_d_revpol 0
#define MSK_NIOL_iol_gd_a2d_d_d_gate_d_clamp  0x00000038
#define SRT_NIOL_iol_gd_a2d_d_d_gate_d_clamp  3
#define MSK_NIOL_iol_gd_a2d_d_d_gate_d_uv     0x000001c0
#define SRT_NIOL_iol_gd_a2d_d_d_gate_d_uv     6

/* all used bits of 'NIOL_iol_gd_a2d_d': */
#define MSK_USED_BITS_NIOL_iol_gd_a2d_d 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_gd_over_current_irq_raw */
/* => Raw IRQs of over current detection: */
/*    Read access shows status of unmasked IRQs. */
/*    IRQs are set automatically and reset by writing to this register: */
/*    Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source). */
/*    Write access with '0' does not influence this bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_over_current_irq_raw    0x00000088
#define Adr_NIOL_iol_gd_iol_gd_over_current_irq_raw 0x00000688
#define Adr_NIOL_iol_gd_over_current_irq_raw        0x00000688
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw   0x00000000

#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_a0_oc_evt         0x00000001
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_a0_oc_evt         0
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_a1_oc_evt         0x00000002
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_a1_oc_evt         1
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_a2_oc_evt         0x00000004
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_a2_oc_evt         2
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_a2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_b0_oc_evt         0x00000008
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_b0_oc_evt         3
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_b1_oc_evt         0x00000010
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_b1_oc_evt         4
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_b2_oc_evt         0x00000020
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_b2_oc_evt         5
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_b2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_c0_oc_evt         0x00000040
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_c0_oc_evt         6
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_c1_oc_evt         0x00000080
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_c1_oc_evt         7
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_c2_oc_evt         0x00000100
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_c2_oc_evt         8
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_c2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_d0_oc_evt         0x00000200
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_d0_oc_evt         9
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_d1_oc_evt         0x00000400
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_d1_oc_evt         10
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_raw_gd_d2_oc_evt         0x00000800
#define SRT_NIOL_iol_gd_over_current_irq_raw_gd_d2_oc_evt         11
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_raw_gd_d2_oc_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_over_current_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_gd_over_current_irq_raw 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_under_voltage_irq_raw */
/* => Raw IRQs of under voltage detection: */
/*    Read access shows status of unmasked IRQs. */
/*    IRQs are set automatically and reset by writing to this register: */
/*    Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source). */
/*    Write access with '0' does not influence this bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_under_voltage_irq_raw    0x0000008C
#define Adr_NIOL_iol_gd_iol_gd_under_voltage_irq_raw 0x0000068C
#define Adr_NIOL_iol_gd_under_voltage_irq_raw        0x0000068C
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw   0x00000000

#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_a0_uv_evt         0x00000001
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_a0_uv_evt         0
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_a1_uv_evt         0x00000002
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_a1_uv_evt         1
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_a2_uv_evt         0x00000004
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_a2_uv_evt         2
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_a2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_b0_uv_evt         0x00000008
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_b0_uv_evt         3
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_b1_uv_evt         0x00000010
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_b1_uv_evt         4
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_b2_uv_evt         0x00000020
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_b2_uv_evt         5
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_b2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_c0_uv_evt         0x00000040
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_c0_uv_evt         6
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_c1_uv_evt         0x00000080
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_c1_uv_evt         7
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_c2_uv_evt         0x00000100
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_c2_uv_evt         8
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_c2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_d0_uv_evt         0x00000200
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_d0_uv_evt         9
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_d1_uv_evt         0x00000400
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_d1_uv_evt         10
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_raw_gd_d2_uv_evt         0x00000800
#define SRT_NIOL_iol_gd_under_voltage_irq_raw_gd_d2_uv_evt         11
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_raw_gd_d2_uv_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_under_voltage_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_gd_under_voltage_irq_raw 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_revpol_irq_raw */
/* => Raw IRQs of reverse polarity detection: */
/*    Read access shows status of unmasked IRQs. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_revpol_irq_raw    0x00000090
#define Adr_NIOL_iol_gd_iol_gd_revpol_irq_raw 0x00000690
#define Adr_NIOL_iol_gd_revpol_irq_raw        0x00000690

#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_a0_revpol 0x00000001
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_a0_revpol 0
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_a1_revpol 0x00000002
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_a1_revpol 1
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_a2_revpol 0x00000004
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_a2_revpol 2
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_b0_revpol 0x00000008
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_b0_revpol 3
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_b1_revpol 0x00000010
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_b1_revpol 4
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_b2_revpol 0x00000020
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_b2_revpol 5
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_c0_revpol 0x00000040
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_c0_revpol 6
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_c1_revpol 0x00000080
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_c1_revpol 7
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_c2_revpol 0x00000100
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_c2_revpol 8
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_d0_revpol 0x00000200
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_d0_revpol 9
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_d1_revpol 0x00000400
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_d1_revpol 10
#define MSK_NIOL_iol_gd_revpol_irq_raw_gd_d2_revpol 0x00000800
#define SRT_NIOL_iol_gd_revpol_irq_raw_gd_d2_revpol 11

/* all used bits of 'NIOL_iol_gd_revpol_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_gd_revpol_irq_raw 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_over_current_irq_mask_set */
/* => IRQ enable mask of over current detection: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/*    Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_gd_over_current_irq_raw */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_over_current_irq_mask_set    0x00000094
#define Adr_NIOL_iol_gd_iol_gd_over_current_irq_mask_set 0x00000694
#define Adr_NIOL_iol_gd_over_current_irq_mask_set        0x00000694
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set   0x00000000

#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_a0_oc_evt         0x00000001
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_a0_oc_evt         0
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_a1_oc_evt         0x00000002
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_a1_oc_evt         1
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_a2_oc_evt         0x00000004
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_a2_oc_evt         2
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_a2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_b0_oc_evt         0x00000008
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_b0_oc_evt         3
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_b1_oc_evt         0x00000010
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_b1_oc_evt         4
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_b2_oc_evt         0x00000020
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_b2_oc_evt         5
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_b2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_c0_oc_evt         0x00000040
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_c0_oc_evt         6
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_c1_oc_evt         0x00000080
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_c1_oc_evt         7
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_c2_oc_evt         0x00000100
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_c2_oc_evt         8
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_c2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_d0_oc_evt         0x00000200
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_d0_oc_evt         9
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_d1_oc_evt         0x00000400
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_d1_oc_evt         10
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_set_gd_d2_oc_evt         0x00000800
#define SRT_NIOL_iol_gd_over_current_irq_mask_set_gd_d2_oc_evt         11
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_set_gd_d2_oc_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_over_current_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_gd_over_current_irq_mask_set 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_under_voltage_irq_mask_set */
/* => IRQ enable mask of under voltage detection: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/*    Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_gd_under_voltage_irq_raw */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_under_voltage_irq_mask_set    0x00000098
#define Adr_NIOL_iol_gd_iol_gd_under_voltage_irq_mask_set 0x00000698
#define Adr_NIOL_iol_gd_under_voltage_irq_mask_set        0x00000698
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set   0x00000000

#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a0_uv_evt         0x00000001
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a0_uv_evt         0
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a1_uv_evt         0x00000002
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a1_uv_evt         1
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a2_uv_evt         0x00000004
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a2_uv_evt         2
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_a2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b0_uv_evt         0x00000008
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b0_uv_evt         3
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b1_uv_evt         0x00000010
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b1_uv_evt         4
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b2_uv_evt         0x00000020
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b2_uv_evt         5
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_b2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c0_uv_evt         0x00000040
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c0_uv_evt         6
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c1_uv_evt         0x00000080
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c1_uv_evt         7
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c2_uv_evt         0x00000100
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c2_uv_evt         8
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_c2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d0_uv_evt         0x00000200
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d0_uv_evt         9
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d1_uv_evt         0x00000400
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d1_uv_evt         10
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d2_uv_evt         0x00000800
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d2_uv_evt         11
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_set_gd_d2_uv_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_under_voltage_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_gd_under_voltage_irq_mask_set 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_revpol_irq_mask_set */
/* => IRQ enable mask of reverse polarity detection: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_revpol_irq_mask_set    0x0000009C
#define Adr_NIOL_iol_gd_iol_gd_revpol_irq_mask_set 0x0000069C
#define Adr_NIOL_iol_gd_revpol_irq_mask_set        0x0000069C
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set   0x00000000

#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_a0_revpol         0x00000001
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_a0_revpol         0
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_a1_revpol         0x00000002
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_a1_revpol         1
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_a2_revpol         0x00000004
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_a2_revpol         2
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_a2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_b0_revpol         0x00000008
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_b0_revpol         3
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_b1_revpol         0x00000010
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_b1_revpol         4
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_b2_revpol         0x00000020
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_b2_revpol         5
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_b2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_c0_revpol         0x00000040
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_c0_revpol         6
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_c1_revpol         0x00000080
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_c1_revpol         7
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_c2_revpol         0x00000100
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_c2_revpol         8
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_c2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_d0_revpol         0x00000200
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_d0_revpol         9
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_d1_revpol         0x00000400
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_d1_revpol         10
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_set_gd_d2_revpol         0x00000800
#define SRT_NIOL_iol_gd_revpol_irq_mask_set_gd_d2_revpol         11
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_set_gd_d2_revpol 0x00000000

/* all used bits of 'NIOL_iol_gd_revpol_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_gd_revpol_irq_mask_set 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_over_current_irq_mask_reset */
/* => IRQ disable mask of over current detection: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_over_current_irq_mask_reset    0x000000A0
#define Adr_NIOL_iol_gd_iol_gd_over_current_irq_mask_reset 0x000006A0
#define Adr_NIOL_iol_gd_over_current_irq_mask_reset        0x000006A0
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset   0x00000000

#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_a0_oc_evt         0x00000001
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_a0_oc_evt         0
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_a1_oc_evt         0x00000002
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_a1_oc_evt         1
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_a2_oc_evt         0x00000004
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_a2_oc_evt         2
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_a2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_b0_oc_evt         0x00000008
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_b0_oc_evt         3
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_b1_oc_evt         0x00000010
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_b1_oc_evt         4
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_b2_oc_evt         0x00000020
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_b2_oc_evt         5
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_b2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_c0_oc_evt         0x00000040
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_c0_oc_evt         6
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_c1_oc_evt         0x00000080
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_c1_oc_evt         7
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_c2_oc_evt         0x00000100
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_c2_oc_evt         8
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_c2_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_d0_oc_evt         0x00000200
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_d0_oc_evt         9
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d0_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d0_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_d1_oc_evt         0x00000400
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_d1_oc_evt         10
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d1_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d1_oc_evt 0x00000000
#define MSK_NIOL_iol_gd_over_current_irq_mask_reset_gd_d2_oc_evt         0x00000800
#define SRT_NIOL_iol_gd_over_current_irq_mask_reset_gd_d2_oc_evt         11
#define DFLT_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d2_oc_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_over_current_irq_mask_reset_gd_d2_oc_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_over_current_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_gd_over_current_irq_mask_reset 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_under_voltage_irq_mask_reset */
/* => IRQ disable mask of under voltage detection: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_under_voltage_irq_mask_reset    0x000000A4
#define Adr_NIOL_iol_gd_iol_gd_under_voltage_irq_mask_reset 0x000006A4
#define Adr_NIOL_iol_gd_under_voltage_irq_mask_reset        0x000006A4
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset   0x00000000

#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a0_uv_evt         0x00000001
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a0_uv_evt         0
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a1_uv_evt         0x00000002
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a1_uv_evt         1
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a2_uv_evt         0x00000004
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a2_uv_evt         2
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_a2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b0_uv_evt         0x00000008
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b0_uv_evt         3
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b1_uv_evt         0x00000010
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b1_uv_evt         4
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b2_uv_evt         0x00000020
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b2_uv_evt         5
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_b2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c0_uv_evt         0x00000040
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c0_uv_evt         6
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c1_uv_evt         0x00000080
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c1_uv_evt         7
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c2_uv_evt         0x00000100
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c2_uv_evt         8
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_c2_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d0_uv_evt         0x00000200
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d0_uv_evt         9
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d0_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d0_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d1_uv_evt         0x00000400
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d1_uv_evt         10
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d1_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d1_uv_evt 0x00000000
#define MSK_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d2_uv_evt         0x00000800
#define SRT_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d2_uv_evt         11
#define DFLT_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d2_uv_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_under_voltage_irq_mask_reset_gd_d2_uv_evt 0x00000000

/* all used bits of 'NIOL_iol_gd_under_voltage_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_gd_under_voltage_irq_mask_reset 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_revpol_irq_mask_reset */
/* => IRQ disable mask of reverse polarity detection: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_revpol_irq_mask_reset    0x000000A8
#define Adr_NIOL_iol_gd_iol_gd_revpol_irq_mask_reset 0x000006A8
#define Adr_NIOL_iol_gd_revpol_irq_mask_reset        0x000006A8
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset   0x00000000

#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_a0_revpol         0x00000001
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_a0_revpol         0
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_a1_revpol         0x00000002
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_a1_revpol         1
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_a2_revpol         0x00000004
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_a2_revpol         2
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_a2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_b0_revpol         0x00000008
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_b0_revpol         3
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_b1_revpol         0x00000010
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_b1_revpol         4
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_b2_revpol         0x00000020
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_b2_revpol         5
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_b2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_c0_revpol         0x00000040
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_c0_revpol         6
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_c1_revpol         0x00000080
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_c1_revpol         7
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_c2_revpol         0x00000100
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_c2_revpol         8
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_c2_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_d0_revpol         0x00000200
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_d0_revpol         9
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d0_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d0_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_d1_revpol         0x00000400
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_d1_revpol         10
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d1_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d1_revpol 0x00000000
#define MSK_NIOL_iol_gd_revpol_irq_mask_reset_gd_d2_revpol         0x00000800
#define SRT_NIOL_iol_gd_revpol_irq_mask_reset_gd_d2_revpol         11
#define DFLT_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d2_revpol    0x00000000
#define DFLT_BF_VAL_NIOL_iol_gd_revpol_irq_mask_reset_gd_d2_revpol 0x00000000

/* all used bits of 'NIOL_iol_gd_revpol_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_gd_revpol_irq_mask_reset 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_over_current_irq_masked */
/* => Masked IRQs of over current detection: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_over_current_irq_masked    0x000000AC
#define Adr_NIOL_iol_gd_iol_gd_over_current_irq_masked 0x000006AC
#define Adr_NIOL_iol_gd_over_current_irq_masked        0x000006AC

#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_a0_oc_evt 0x00000001
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_a0_oc_evt 0
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_a1_oc_evt 0x00000002
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_a1_oc_evt 1
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_a2_oc_evt 0x00000004
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_a2_oc_evt 2
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_b0_oc_evt 0x00000008
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_b0_oc_evt 3
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_b1_oc_evt 0x00000010
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_b1_oc_evt 4
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_b2_oc_evt 0x00000020
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_b2_oc_evt 5
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_c0_oc_evt 0x00000040
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_c0_oc_evt 6
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_c1_oc_evt 0x00000080
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_c1_oc_evt 7
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_c2_oc_evt 0x00000100
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_c2_oc_evt 8
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_d0_oc_evt 0x00000200
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_d0_oc_evt 9
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_d1_oc_evt 0x00000400
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_d1_oc_evt 10
#define MSK_NIOL_iol_gd_over_current_irq_masked_gd_d2_oc_evt 0x00000800
#define SRT_NIOL_iol_gd_over_current_irq_masked_gd_d2_oc_evt 11

/* all used bits of 'NIOL_iol_gd_over_current_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_gd_over_current_irq_masked 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_under_voltage_irq_masked */
/* => Masked IRQs of under voltage detection: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_under_voltage_irq_masked    0x000000B0
#define Adr_NIOL_iol_gd_iol_gd_under_voltage_irq_masked 0x000006B0
#define Adr_NIOL_iol_gd_under_voltage_irq_masked        0x000006B0

#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_a0_uv_evt 0x00000001
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_a0_uv_evt 0
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_a1_uv_evt 0x00000002
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_a1_uv_evt 1
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_a2_uv_evt 0x00000004
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_a2_uv_evt 2
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_b0_uv_evt 0x00000008
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_b0_uv_evt 3
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_b1_uv_evt 0x00000010
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_b1_uv_evt 4
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_b2_uv_evt 0x00000020
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_b2_uv_evt 5
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_c0_uv_evt 0x00000040
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_c0_uv_evt 6
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_c1_uv_evt 0x00000080
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_c1_uv_evt 7
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_c2_uv_evt 0x00000100
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_c2_uv_evt 8
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_d0_uv_evt 0x00000200
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_d0_uv_evt 9
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_d1_uv_evt 0x00000400
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_d1_uv_evt 10
#define MSK_NIOL_iol_gd_under_voltage_irq_masked_gd_d2_uv_evt 0x00000800
#define SRT_NIOL_iol_gd_under_voltage_irq_masked_gd_d2_uv_evt 11

/* all used bits of 'NIOL_iol_gd_under_voltage_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_gd_under_voltage_irq_masked 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_revpol_irq_masked */
/* => Masked IRQs of reverse polarity detection: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_revpol_irq_masked    0x000000B4
#define Adr_NIOL_iol_gd_iol_gd_revpol_irq_masked 0x000006B4
#define Adr_NIOL_iol_gd_revpol_irq_masked        0x000006B4

#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_a0_revpol 0x00000001
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_a0_revpol 0
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_a1_revpol 0x00000002
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_a1_revpol 1
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_a2_revpol 0x00000004
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_a2_revpol 2
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_b0_revpol 0x00000008
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_b0_revpol 3
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_b1_revpol 0x00000010
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_b1_revpol 4
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_b2_revpol 0x00000020
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_b2_revpol 5
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_c0_revpol 0x00000040
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_c0_revpol 6
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_c1_revpol 0x00000080
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_c1_revpol 7
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_c2_revpol 0x00000100
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_c2_revpol 8
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_d0_revpol 0x00000200
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_d0_revpol 9
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_d1_revpol 0x00000400
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_d1_revpol 10
#define MSK_NIOL_iol_gd_revpol_irq_masked_gd_d2_revpol 0x00000800
#define SRT_NIOL_iol_gd_revpol_irq_masked_gd_d2_revpol 11

/* all used bits of 'NIOL_iol_gd_revpol_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_gd_revpol_irq_masked 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_gd_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    As this value references to 3 registers, the returned irq_no is generated as follows: */
/*    0:  gd_a0_oc_evt */
/*    11: gd_d2_oc_evt */
/*    12: gd_a0_uv_evt */
/*    23: gd_d2_uv_evt */
/*    24: gd_a0_revpol */
/*    35: gd_d2_revpol */
/*    36: no pending IRQ */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_gd_irq_no    0x000000B8
#define Adr_NIOL_iol_gd_iol_gd_irq_no 0x000006B8
#define Adr_NIOL_iol_gd_irq_no        0x000006B8

#define MSK_NIOL_iol_gd_irq_no_val 0x0000003f
#define SRT_NIOL_iol_gd_irq_no_val 0

/* all used bits of 'NIOL_iol_gd_irq_no': */
#define MSK_USED_BITS_NIOL_iol_gd_irq_no 0x0000003f


/* ===================================================================== */

/* Area of iol_tx */

/* ===================================================================== */

#define Addr_NIOL_iol_tx 0x00000700

/* --------------------------------------------------------------------- */
/* Register iol_tx_blank_time */
/* => Global prescaler for blank time */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_blank_time    0x00000000
#define Adr_NIOL_iol_tx_iol_tx_blank_time 0x00000700
#define Adr_NIOL_iol_tx_blank_time        0x00000700
#define DFLT_VAL_NIOL_iol_tx_blank_time   0x00000000

#define MSK_NIOL_iol_tx_blank_time_prescaler         0x0000000f
#define SRT_NIOL_iol_tx_blank_time_prescaler         0
#define DFLT_VAL_NIOL_iol_tx_blank_time_prescaler    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_blank_time_prescaler 0x00000000

/* all used bits of 'NIOL_iol_tx_blank_time': */
#define MSK_USED_BITS_NIOL_iol_tx_blank_time 0x0000000f

/* --------------------------------------------------------------------- */
/* Register iol_tx_ok_ifilter */
/* => Global prescaler for OK filter */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_ok_ifilter    0x00000004
#define Adr_NIOL_iol_tx_iol_tx_ok_ifilter 0x00000704
#define Adr_NIOL_iol_tx_ok_ifilter        0x00000704
#define DFLT_VAL_NIOL_iol_tx_ok_ifilter   0x00000000

#define MSK_NIOL_iol_tx_ok_ifilter_prescaler0         0x0000000f
#define SRT_NIOL_iol_tx_ok_ifilter_prescaler0         0
#define DFLT_VAL_NIOL_iol_tx_ok_ifilter_prescaler0    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_ok_ifilter_prescaler0 0x00000000
#define MSK_NIOL_iol_tx_ok_ifilter_prescaler1         0x0000fff0
#define SRT_NIOL_iol_tx_ok_ifilter_prescaler1         4
#define DFLT_VAL_NIOL_iol_tx_ok_ifilter_prescaler1    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_ok_ifilter_prescaler1 0x00000000

/* all used bits of 'NIOL_iol_tx_ok_ifilter': */
#define MSK_USED_BITS_NIOL_iol_tx_ok_ifilter 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a */
/* => Port A configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a    0x00000008
#define Adr_NIOL_iol_tx_iol_tx_a 0x00000708
#define Adr_NIOL_iol_tx_a        0x00000708
#define DFLT_VAL_NIOL_iol_tx_a   0x00000000

#define MSK_NIOL_iol_tx_a_src                   0x00000001
#define SRT_NIOL_iol_tx_a_src                   0
#define DFLT_VAL_NIOL_iol_tx_a_src              0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_src           0x00000000
#define MSK_NIOL_iol_tx_a_hs_en1d1              0x00000002
#define SRT_NIOL_iol_tx_a_hs_en1d1              1
#define DFLT_VAL_NIOL_iol_tx_a_hs_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_hs_en1d1      0x00000000
#define MSK_NIOL_iol_tx_a_hs_en0d1              0x00000004
#define SRT_NIOL_iol_tx_a_hs_en0d1              2
#define DFLT_VAL_NIOL_iol_tx_a_hs_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_hs_en0d1      0x00000000
#define MSK_NIOL_iol_tx_a_hs_en1d0              0x00000008
#define SRT_NIOL_iol_tx_a_hs_en1d0              3
#define DFLT_VAL_NIOL_iol_tx_a_hs_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_hs_en1d0      0x00000000
#define MSK_NIOL_iol_tx_a_hs_en0d0              0x00000010
#define SRT_NIOL_iol_tx_a_hs_en0d0              4
#define DFLT_VAL_NIOL_iol_tx_a_hs_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_hs_en0d0      0x00000000
#define MSK_NIOL_iol_tx_a_hs_nok_action         0x00000020
#define SRT_NIOL_iol_tx_a_hs_nok_action         5
#define DFLT_VAL_NIOL_iol_tx_a_hs_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_hs_nok_action 0x00000000
#define MSK_NIOL_iol_tx_a_ls_en1d1              0x00000040
#define SRT_NIOL_iol_tx_a_ls_en1d1              6
#define DFLT_VAL_NIOL_iol_tx_a_ls_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ls_en1d1      0x00000000
#define MSK_NIOL_iol_tx_a_ls_en0d1              0x00000080
#define SRT_NIOL_iol_tx_a_ls_en0d1              7
#define DFLT_VAL_NIOL_iol_tx_a_ls_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ls_en0d1      0x00000000
#define MSK_NIOL_iol_tx_a_ls_en1d0              0x00000100
#define SRT_NIOL_iol_tx_a_ls_en1d0              8
#define DFLT_VAL_NIOL_iol_tx_a_ls_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ls_en1d0      0x00000000
#define MSK_NIOL_iol_tx_a_ls_en0d0              0x00000200
#define SRT_NIOL_iol_tx_a_ls_en0d0              9
#define DFLT_VAL_NIOL_iol_tx_a_ls_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ls_en0d0      0x00000000
#define MSK_NIOL_iol_tx_a_ls_nok_action         0x00000400
#define SRT_NIOL_iol_tx_a_ls_nok_action         10
#define DFLT_VAL_NIOL_iol_tx_a_ls_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ls_nok_action 0x00000000
#define MSK_NIOL_iol_tx_a_no_inhibit            0x00000800
#define SRT_NIOL_iol_tx_a_no_inhibit            11
#define DFLT_VAL_NIOL_iol_tx_a_no_inhibit       0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_no_inhibit    0x00000000

/* all used bits of 'NIOL_iol_tx_a': */
#define MSK_USED_BITS_NIOL_iol_tx_a 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a_ok_filter */
/* => Port A OK filter configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a_ok_filter    0x0000000C
#define Adr_NIOL_iol_tx_iol_tx_a_ok_filter 0x0000070C
#define Adr_NIOL_iol_tx_a_ok_filter        0x0000070C
#define DFLT_VAL_NIOL_iol_tx_a_ok_filter   0x00000000

#define MSK_NIOL_iol_tx_a_ok_filter_threshold             0x000000ff
#define SRT_NIOL_iol_tx_a_ok_filter_threshold             0
#define DFLT_VAL_NIOL_iol_tx_a_ok_filter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ok_filter_threshold     0x00000000
#define MSK_NIOL_iol_tx_a_ok_filter_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_a_ok_filter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_a_ok_filter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_ok_filter_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_a_ok_filter': */
#define MSK_USED_BITS_NIOL_iol_tx_a_ok_filter 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a_blank_time */
/* => Port A blank time configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a_blank_time    0x00000010
#define Adr_NIOL_iol_tx_iol_tx_a_blank_time 0x00000710
#define Adr_NIOL_iol_tx_a_blank_time        0x00000710
#define DFLT_VAL_NIOL_iol_tx_a_blank_time   0x00000000

#define MSK_NIOL_iol_tx_a_blank_time_threshold             0x000000ff
#define SRT_NIOL_iol_tx_a_blank_time_threshold             0
#define DFLT_VAL_NIOL_iol_tx_a_blank_time_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_blank_time_threshold     0x00000000
#define MSK_NIOL_iol_tx_a_blank_time_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_a_blank_time_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_a_blank_time_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_blank_time_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_a_blank_time': */
#define MSK_USED_BITS_NIOL_iol_tx_a_blank_time 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a_tran */
/* => Port A TRAN(off) state configuration: */
/*    D2A values applied during TRAN (off and slew) states. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a_tran    0x00000014
#define Adr_NIOL_iol_tx_iol_tx_a_tran 0x00000714
#define Adr_NIOL_iol_tx_a_tran        0x00000714
#define DFLT_VAL_NIOL_iol_tx_a_tran   0x00000000

#define MSK_NIOL_iol_tx_a_tran_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_a_tran_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_a_tran_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_tran_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_a_tran_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_a_tran_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_a_tran_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_tran_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_a_tran_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_a_tran_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_a_tran_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_tran_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_a_tran_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_a_tran_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_a_tran_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_tran_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_a_tran': */
#define MSK_USED_BITS_NIOL_iol_tx_a_tran 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a_on */
/* => Port A ON state configuration: */
/*    D2A values applied during ON state. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a_on    0x00000018
#define Adr_NIOL_iol_tx_iol_tx_a_on 0x00000718
#define Adr_NIOL_iol_tx_a_on        0x00000718
#define DFLT_VAL_NIOL_iol_tx_a_on   0x00000000

#define MSK_NIOL_iol_tx_a_on_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_a_on_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_a_on_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_on_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_a_on_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_a_on_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_a_on_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_on_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_a_on_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_a_on_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_a_on_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_on_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_a_on_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_a_on_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_a_on_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_a_on_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_a_on': */
#define MSK_USED_BITS_NIOL_iol_tx_a_on 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_b */
/* => Port B configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_b    0x0000001C
#define Adr_NIOL_iol_tx_iol_tx_b 0x0000071C
#define Adr_NIOL_iol_tx_b        0x0000071C
#define DFLT_VAL_NIOL_iol_tx_b   0x00000000

#define MSK_NIOL_iol_tx_b_src                   0x00000001
#define SRT_NIOL_iol_tx_b_src                   0
#define DFLT_VAL_NIOL_iol_tx_b_src              0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_src           0x00000000
#define MSK_NIOL_iol_tx_b_hs_en1d1              0x00000002
#define SRT_NIOL_iol_tx_b_hs_en1d1              1
#define DFLT_VAL_NIOL_iol_tx_b_hs_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_hs_en1d1      0x00000000
#define MSK_NIOL_iol_tx_b_hs_en0d1              0x00000004
#define SRT_NIOL_iol_tx_b_hs_en0d1              2
#define DFLT_VAL_NIOL_iol_tx_b_hs_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_hs_en0d1      0x00000000
#define MSK_NIOL_iol_tx_b_hs_en1d0              0x00000008
#define SRT_NIOL_iol_tx_b_hs_en1d0              3
#define DFLT_VAL_NIOL_iol_tx_b_hs_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_hs_en1d0      0x00000000
#define MSK_NIOL_iol_tx_b_hs_en0d0              0x00000010
#define SRT_NIOL_iol_tx_b_hs_en0d0              4
#define DFLT_VAL_NIOL_iol_tx_b_hs_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_hs_en0d0      0x00000000
#define MSK_NIOL_iol_tx_b_hs_nok_action         0x00000020
#define SRT_NIOL_iol_tx_b_hs_nok_action         5
#define DFLT_VAL_NIOL_iol_tx_b_hs_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_hs_nok_action 0x00000000
#define MSK_NIOL_iol_tx_b_ls_en1d1              0x00000040
#define SRT_NIOL_iol_tx_b_ls_en1d1              6
#define DFLT_VAL_NIOL_iol_tx_b_ls_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ls_en1d1      0x00000000
#define MSK_NIOL_iol_tx_b_ls_en0d1              0x00000080
#define SRT_NIOL_iol_tx_b_ls_en0d1              7
#define DFLT_VAL_NIOL_iol_tx_b_ls_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ls_en0d1      0x00000000
#define MSK_NIOL_iol_tx_b_ls_en1d0              0x00000100
#define SRT_NIOL_iol_tx_b_ls_en1d0              8
#define DFLT_VAL_NIOL_iol_tx_b_ls_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ls_en1d0      0x00000000
#define MSK_NIOL_iol_tx_b_ls_en0d0              0x00000200
#define SRT_NIOL_iol_tx_b_ls_en0d0              9
#define DFLT_VAL_NIOL_iol_tx_b_ls_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ls_en0d0      0x00000000
#define MSK_NIOL_iol_tx_b_ls_nok_action         0x00000400
#define SRT_NIOL_iol_tx_b_ls_nok_action         10
#define DFLT_VAL_NIOL_iol_tx_b_ls_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ls_nok_action 0x00000000
#define MSK_NIOL_iol_tx_b_no_inhibit            0x00000800
#define SRT_NIOL_iol_tx_b_no_inhibit            11
#define DFLT_VAL_NIOL_iol_tx_b_no_inhibit       0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_no_inhibit    0x00000000

/* all used bits of 'NIOL_iol_tx_b': */
#define MSK_USED_BITS_NIOL_iol_tx_b 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_b_ok_filter */
/* => Port B OK filter configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_b_ok_filter    0x00000020
#define Adr_NIOL_iol_tx_iol_tx_b_ok_filter 0x00000720
#define Adr_NIOL_iol_tx_b_ok_filter        0x00000720
#define DFLT_VAL_NIOL_iol_tx_b_ok_filter   0x00000000

#define MSK_NIOL_iol_tx_b_ok_filter_threshold             0x000000ff
#define SRT_NIOL_iol_tx_b_ok_filter_threshold             0
#define DFLT_VAL_NIOL_iol_tx_b_ok_filter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ok_filter_threshold     0x00000000
#define MSK_NIOL_iol_tx_b_ok_filter_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_b_ok_filter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_b_ok_filter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_ok_filter_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_b_ok_filter': */
#define MSK_USED_BITS_NIOL_iol_tx_b_ok_filter 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_b_blank_time */
/* => Port B blank time configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_b_blank_time    0x00000024
#define Adr_NIOL_iol_tx_iol_tx_b_blank_time 0x00000724
#define Adr_NIOL_iol_tx_b_blank_time        0x00000724
#define DFLT_VAL_NIOL_iol_tx_b_blank_time   0x00000000

#define MSK_NIOL_iol_tx_b_blank_time_threshold             0x000000ff
#define SRT_NIOL_iol_tx_b_blank_time_threshold             0
#define DFLT_VAL_NIOL_iol_tx_b_blank_time_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_blank_time_threshold     0x00000000
#define MSK_NIOL_iol_tx_b_blank_time_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_b_blank_time_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_b_blank_time_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_blank_time_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_b_blank_time': */
#define MSK_USED_BITS_NIOL_iol_tx_b_blank_time 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_b_tran */
/* => Port B TRAN(off) state configuration: */
/*    D2A values applied during TRAN (off and slew) states. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_b_tran    0x00000028
#define Adr_NIOL_iol_tx_iol_tx_b_tran 0x00000728
#define Adr_NIOL_iol_tx_b_tran        0x00000728
#define DFLT_VAL_NIOL_iol_tx_b_tran   0x00000000

#define MSK_NIOL_iol_tx_b_tran_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_b_tran_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_b_tran_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_tran_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_b_tran_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_b_tran_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_b_tran_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_tran_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_b_tran_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_b_tran_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_b_tran_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_tran_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_b_tran_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_b_tran_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_b_tran_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_tran_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_b_tran': */
#define MSK_USED_BITS_NIOL_iol_tx_b_tran 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_b_on */
/* => Port B ON state configuration: */
/*    D2A values applied during ON state. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_b_on    0x0000002C
#define Adr_NIOL_iol_tx_iol_tx_b_on 0x0000072C
#define Adr_NIOL_iol_tx_b_on        0x0000072C
#define DFLT_VAL_NIOL_iol_tx_b_on   0x00000000

#define MSK_NIOL_iol_tx_b_on_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_b_on_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_b_on_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_on_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_b_on_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_b_on_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_b_on_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_on_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_b_on_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_b_on_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_b_on_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_on_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_b_on_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_b_on_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_b_on_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_b_on_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_b_on': */
#define MSK_USED_BITS_NIOL_iol_tx_b_on 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_c */
/* => Port C configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_c    0x00000030
#define Adr_NIOL_iol_tx_iol_tx_c 0x00000730
#define Adr_NIOL_iol_tx_c        0x00000730
#define DFLT_VAL_NIOL_iol_tx_c   0x00000000

#define MSK_NIOL_iol_tx_c_src                   0x00000001
#define SRT_NIOL_iol_tx_c_src                   0
#define DFLT_VAL_NIOL_iol_tx_c_src              0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_src           0x00000000
#define MSK_NIOL_iol_tx_c_hs_en1d1              0x00000002
#define SRT_NIOL_iol_tx_c_hs_en1d1              1
#define DFLT_VAL_NIOL_iol_tx_c_hs_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_hs_en1d1      0x00000000
#define MSK_NIOL_iol_tx_c_hs_en0d1              0x00000004
#define SRT_NIOL_iol_tx_c_hs_en0d1              2
#define DFLT_VAL_NIOL_iol_tx_c_hs_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_hs_en0d1      0x00000000
#define MSK_NIOL_iol_tx_c_hs_en1d0              0x00000008
#define SRT_NIOL_iol_tx_c_hs_en1d0              3
#define DFLT_VAL_NIOL_iol_tx_c_hs_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_hs_en1d0      0x00000000
#define MSK_NIOL_iol_tx_c_hs_en0d0              0x00000010
#define SRT_NIOL_iol_tx_c_hs_en0d0              4
#define DFLT_VAL_NIOL_iol_tx_c_hs_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_hs_en0d0      0x00000000
#define MSK_NIOL_iol_tx_c_hs_nok_action         0x00000020
#define SRT_NIOL_iol_tx_c_hs_nok_action         5
#define DFLT_VAL_NIOL_iol_tx_c_hs_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_hs_nok_action 0x00000000
#define MSK_NIOL_iol_tx_c_ls_en1d1              0x00000040
#define SRT_NIOL_iol_tx_c_ls_en1d1              6
#define DFLT_VAL_NIOL_iol_tx_c_ls_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ls_en1d1      0x00000000
#define MSK_NIOL_iol_tx_c_ls_en0d1              0x00000080
#define SRT_NIOL_iol_tx_c_ls_en0d1              7
#define DFLT_VAL_NIOL_iol_tx_c_ls_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ls_en0d1      0x00000000
#define MSK_NIOL_iol_tx_c_ls_en1d0              0x00000100
#define SRT_NIOL_iol_tx_c_ls_en1d0              8
#define DFLT_VAL_NIOL_iol_tx_c_ls_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ls_en1d0      0x00000000
#define MSK_NIOL_iol_tx_c_ls_en0d0              0x00000200
#define SRT_NIOL_iol_tx_c_ls_en0d0              9
#define DFLT_VAL_NIOL_iol_tx_c_ls_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ls_en0d0      0x00000000
#define MSK_NIOL_iol_tx_c_ls_nok_action         0x00000400
#define SRT_NIOL_iol_tx_c_ls_nok_action         10
#define DFLT_VAL_NIOL_iol_tx_c_ls_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ls_nok_action 0x00000000
#define MSK_NIOL_iol_tx_c_no_inhibit            0x00000800
#define SRT_NIOL_iol_tx_c_no_inhibit            11
#define DFLT_VAL_NIOL_iol_tx_c_no_inhibit       0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_no_inhibit    0x00000000

/* all used bits of 'NIOL_iol_tx_c': */
#define MSK_USED_BITS_NIOL_iol_tx_c 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_c_ok_filter */
/* => Port C OK filter configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_c_ok_filter    0x00000034
#define Adr_NIOL_iol_tx_iol_tx_c_ok_filter 0x00000734
#define Adr_NIOL_iol_tx_c_ok_filter        0x00000734
#define DFLT_VAL_NIOL_iol_tx_c_ok_filter   0x00000000

#define MSK_NIOL_iol_tx_c_ok_filter_threshold             0x000000ff
#define SRT_NIOL_iol_tx_c_ok_filter_threshold             0
#define DFLT_VAL_NIOL_iol_tx_c_ok_filter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ok_filter_threshold     0x00000000
#define MSK_NIOL_iol_tx_c_ok_filter_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_c_ok_filter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_c_ok_filter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_ok_filter_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_c_ok_filter': */
#define MSK_USED_BITS_NIOL_iol_tx_c_ok_filter 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_c_blank_time */
/* => Port C blank time configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_c_blank_time    0x00000038
#define Adr_NIOL_iol_tx_iol_tx_c_blank_time 0x00000738
#define Adr_NIOL_iol_tx_c_blank_time        0x00000738
#define DFLT_VAL_NIOL_iol_tx_c_blank_time   0x00000000

#define MSK_NIOL_iol_tx_c_blank_time_threshold             0x000000ff
#define SRT_NIOL_iol_tx_c_blank_time_threshold             0
#define DFLT_VAL_NIOL_iol_tx_c_blank_time_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_blank_time_threshold     0x00000000
#define MSK_NIOL_iol_tx_c_blank_time_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_c_blank_time_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_c_blank_time_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_blank_time_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_c_blank_time': */
#define MSK_USED_BITS_NIOL_iol_tx_c_blank_time 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_c_tran */
/* => Port C TRAN(off) state configuration: */
/*    D2A values applied during TRAN (off and slew) states. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_c_tran    0x0000003C
#define Adr_NIOL_iol_tx_iol_tx_c_tran 0x0000073C
#define Adr_NIOL_iol_tx_c_tran        0x0000073C
#define DFLT_VAL_NIOL_iol_tx_c_tran   0x00000000

#define MSK_NIOL_iol_tx_c_tran_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_c_tran_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_c_tran_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_tran_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_c_tran_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_c_tran_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_c_tran_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_tran_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_c_tran_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_c_tran_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_c_tran_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_tran_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_c_tran_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_c_tran_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_c_tran_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_tran_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_c_tran': */
#define MSK_USED_BITS_NIOL_iol_tx_c_tran 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_c_on */
/* => Port C ON state configuration: */
/*    D2A values applied during ON state. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_c_on    0x00000040
#define Adr_NIOL_iol_tx_iol_tx_c_on 0x00000740
#define Adr_NIOL_iol_tx_c_on        0x00000740
#define DFLT_VAL_NIOL_iol_tx_c_on   0x00000000

#define MSK_NIOL_iol_tx_c_on_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_c_on_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_c_on_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_on_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_c_on_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_c_on_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_c_on_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_on_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_c_on_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_c_on_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_c_on_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_on_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_c_on_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_c_on_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_c_on_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_c_on_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_c_on': */
#define MSK_USED_BITS_NIOL_iol_tx_c_on 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d */
/* => Port D configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d    0x00000044
#define Adr_NIOL_iol_tx_iol_tx_d 0x00000744
#define Adr_NIOL_iol_tx_d        0x00000744
#define DFLT_VAL_NIOL_iol_tx_d   0x00000000

#define MSK_NIOL_iol_tx_d_src                   0x00000001
#define SRT_NIOL_iol_tx_d_src                   0
#define DFLT_VAL_NIOL_iol_tx_d_src              0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_src           0x00000000
#define MSK_NIOL_iol_tx_d_hs_en1d1              0x00000002
#define SRT_NIOL_iol_tx_d_hs_en1d1              1
#define DFLT_VAL_NIOL_iol_tx_d_hs_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_hs_en1d1      0x00000000
#define MSK_NIOL_iol_tx_d_hs_en0d1              0x00000004
#define SRT_NIOL_iol_tx_d_hs_en0d1              2
#define DFLT_VAL_NIOL_iol_tx_d_hs_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_hs_en0d1      0x00000000
#define MSK_NIOL_iol_tx_d_hs_en1d0              0x00000008
#define SRT_NIOL_iol_tx_d_hs_en1d0              3
#define DFLT_VAL_NIOL_iol_tx_d_hs_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_hs_en1d0      0x00000000
#define MSK_NIOL_iol_tx_d_hs_en0d0              0x00000010
#define SRT_NIOL_iol_tx_d_hs_en0d0              4
#define DFLT_VAL_NIOL_iol_tx_d_hs_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_hs_en0d0      0x00000000
#define MSK_NIOL_iol_tx_d_hs_nok_action         0x00000020
#define SRT_NIOL_iol_tx_d_hs_nok_action         5
#define DFLT_VAL_NIOL_iol_tx_d_hs_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_hs_nok_action 0x00000000
#define MSK_NIOL_iol_tx_d_ls_en1d1              0x00000040
#define SRT_NIOL_iol_tx_d_ls_en1d1              6
#define DFLT_VAL_NIOL_iol_tx_d_ls_en1d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ls_en1d1      0x00000000
#define MSK_NIOL_iol_tx_d_ls_en0d1              0x00000080
#define SRT_NIOL_iol_tx_d_ls_en0d1              7
#define DFLT_VAL_NIOL_iol_tx_d_ls_en0d1         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ls_en0d1      0x00000000
#define MSK_NIOL_iol_tx_d_ls_en1d0              0x00000100
#define SRT_NIOL_iol_tx_d_ls_en1d0              8
#define DFLT_VAL_NIOL_iol_tx_d_ls_en1d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ls_en1d0      0x00000000
#define MSK_NIOL_iol_tx_d_ls_en0d0              0x00000200
#define SRT_NIOL_iol_tx_d_ls_en0d0              9
#define DFLT_VAL_NIOL_iol_tx_d_ls_en0d0         0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ls_en0d0      0x00000000
#define MSK_NIOL_iol_tx_d_ls_nok_action         0x00000400
#define SRT_NIOL_iol_tx_d_ls_nok_action         10
#define DFLT_VAL_NIOL_iol_tx_d_ls_nok_action    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ls_nok_action 0x00000000
#define MSK_NIOL_iol_tx_d_no_inhibit            0x00000800
#define SRT_NIOL_iol_tx_d_no_inhibit            11
#define DFLT_VAL_NIOL_iol_tx_d_no_inhibit       0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_no_inhibit    0x00000000

/* all used bits of 'NIOL_iol_tx_d': */
#define MSK_USED_BITS_NIOL_iol_tx_d 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d_ok_filter */
/* => Port D OK filter configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d_ok_filter    0x00000048
#define Adr_NIOL_iol_tx_iol_tx_d_ok_filter 0x00000748
#define Adr_NIOL_iol_tx_d_ok_filter        0x00000748
#define DFLT_VAL_NIOL_iol_tx_d_ok_filter   0x00000000

#define MSK_NIOL_iol_tx_d_ok_filter_threshold             0x000000ff
#define SRT_NIOL_iol_tx_d_ok_filter_threshold             0
#define DFLT_VAL_NIOL_iol_tx_d_ok_filter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ok_filter_threshold     0x00000000
#define MSK_NIOL_iol_tx_d_ok_filter_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_d_ok_filter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_d_ok_filter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_ok_filter_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_d_ok_filter': */
#define MSK_USED_BITS_NIOL_iol_tx_d_ok_filter 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d_blank_time */
/* => Port D blank time configuration */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d_blank_time    0x0000004C
#define Adr_NIOL_iol_tx_iol_tx_d_blank_time 0x0000074C
#define Adr_NIOL_iol_tx_d_blank_time        0x0000074C
#define DFLT_VAL_NIOL_iol_tx_d_blank_time   0x00000000

#define MSK_NIOL_iol_tx_d_blank_time_threshold             0x000000ff
#define SRT_NIOL_iol_tx_d_blank_time_threshold             0
#define DFLT_VAL_NIOL_iol_tx_d_blank_time_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_blank_time_threshold     0x00000000
#define MSK_NIOL_iol_tx_d_blank_time_prescaler_sel         0x00000100
#define SRT_NIOL_iol_tx_d_blank_time_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_tx_d_blank_time_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_blank_time_prescaler_sel 0x00000000

/* all used bits of 'NIOL_iol_tx_d_blank_time': */
#define MSK_USED_BITS_NIOL_iol_tx_d_blank_time 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d_tran */
/* => Port D TRAN(off) state configuration: */
/*    D2A values applied during TRAN (off and slew) states. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d_tran    0x00000050
#define Adr_NIOL_iol_tx_iol_tx_d_tran 0x00000750
#define Adr_NIOL_iol_tx_d_tran        0x00000750
#define DFLT_VAL_NIOL_iol_tx_d_tran   0x00000000

#define MSK_NIOL_iol_tx_d_tran_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_d_tran_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_d_tran_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_tran_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_d_tran_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_d_tran_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_d_tran_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_tran_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_d_tran_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_d_tran_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_d_tran_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_tran_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_d_tran_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_d_tran_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_d_tran_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_tran_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_d_tran': */
#define MSK_USED_BITS_NIOL_iol_tx_d_tran 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d_on */
/* => Port D ON state configuration: */
/*    D2A values applied during ON state. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d_on    0x00000054
#define Adr_NIOL_iol_tx_iol_tx_d_on 0x00000754
#define Adr_NIOL_iol_tx_d_on        0x00000754
#define DFLT_VAL_NIOL_iol_tx_d_on   0x00000000

#define MSK_NIOL_iol_tx_d_on_hs_slew_on          0x00000001
#define SRT_NIOL_iol_tx_d_on_hs_slew_on          0
#define DFLT_VAL_NIOL_iol_tx_d_on_hs_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_on_hs_slew_on  0x00000000
#define MSK_NIOL_iol_tx_d_on_hs_ilim_set         0x0000007e
#define SRT_NIOL_iol_tx_d_on_hs_ilim_set         1
#define DFLT_VAL_NIOL_iol_tx_d_on_hs_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_on_hs_ilim_set 0x00000000
#define MSK_NIOL_iol_tx_d_on_ls_slew_on          0x00000080
#define SRT_NIOL_iol_tx_d_on_ls_slew_on          7
#define DFLT_VAL_NIOL_iol_tx_d_on_ls_slew_on     0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_on_ls_slew_on  0x00000000
#define MSK_NIOL_iol_tx_d_on_ls_ilim_set         0x00003f00
#define SRT_NIOL_iol_tx_d_on_ls_ilim_set         8
#define DFLT_VAL_NIOL_iol_tx_d_on_ls_ilim_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d_on_ls_ilim_set 0x00000000

/* all used bits of 'NIOL_iol_tx_d_on': */
#define MSK_USED_BITS_NIOL_iol_tx_d_on 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d2a_on */
/* => All ports ON signals to analog part (d2a): */
/*    Activate these bits before using the corresponding gate driver. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d2a_on    0x00000058
#define Adr_NIOL_iol_tx_iol_tx_d2a_on 0x00000758
#define Adr_NIOL_iol_tx_d2a_on        0x00000758
#define DFLT_VAL_NIOL_iol_tx_d2a_on   0x00000000

#define MSK_NIOL_iol_tx_d2a_on_a_hs_on         0x00000001
#define SRT_NIOL_iol_tx_d2a_on_a_hs_on         0
#define DFLT_VAL_NIOL_iol_tx_d2a_on_a_hs_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_a_hs_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_a_ls_on         0x00000002
#define SRT_NIOL_iol_tx_d2a_on_a_ls_on         1
#define DFLT_VAL_NIOL_iol_tx_d2a_on_a_ls_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_a_ls_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_b_hs_on         0x00000004
#define SRT_NIOL_iol_tx_d2a_on_b_hs_on         2
#define DFLT_VAL_NIOL_iol_tx_d2a_on_b_hs_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_b_hs_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_b_ls_on         0x00000008
#define SRT_NIOL_iol_tx_d2a_on_b_ls_on         3
#define DFLT_VAL_NIOL_iol_tx_d2a_on_b_ls_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_b_ls_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_c_hs_on         0x00000010
#define SRT_NIOL_iol_tx_d2a_on_c_hs_on         4
#define DFLT_VAL_NIOL_iol_tx_d2a_on_c_hs_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_c_hs_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_c_ls_on         0x00000020
#define SRT_NIOL_iol_tx_d2a_on_c_ls_on         5
#define DFLT_VAL_NIOL_iol_tx_d2a_on_c_ls_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_c_ls_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_d_hs_on         0x00000040
#define SRT_NIOL_iol_tx_d2a_on_d_hs_on         6
#define DFLT_VAL_NIOL_iol_tx_d2a_on_d_hs_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_d_hs_on 0x00000000
#define MSK_NIOL_iol_tx_d2a_on_d_ls_on         0x00000080
#define SRT_NIOL_iol_tx_d2a_on_d_ls_on         7
#define DFLT_VAL_NIOL_iol_tx_d2a_on_d_ls_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_d2a_on_d_ls_on 0x00000000

/* all used bits of 'NIOL_iol_tx_d2a_on': */
#define MSK_USED_BITS_NIOL_iol_tx_d2a_on 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d2a_a */
/* => Port A signals to analog part (d2a): */
/*    This register is for debugging purposes only. */
/*    All values are set by hardware but can be overwritten here. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d2a_a    0x0000005C
#define Adr_NIOL_iol_tx_iol_tx_d2a_a 0x0000075C
#define Adr_NIOL_iol_tx_d2a_a        0x0000075C

#define MSK_NIOL_iol_tx_d2a_a_hs_slew_on  0x00000001
#define SRT_NIOL_iol_tx_d2a_a_hs_slew_on  0
#define MSK_NIOL_iol_tx_d2a_a_hs_ilim_set 0x0000007e
#define SRT_NIOL_iol_tx_d2a_a_hs_ilim_set 1
#define MSK_NIOL_iol_tx_d2a_a_ls_slew_on  0x00000080
#define SRT_NIOL_iol_tx_d2a_a_ls_slew_on  7
#define MSK_NIOL_iol_tx_d2a_a_ls_ilim_set 0x00003f00
#define SRT_NIOL_iol_tx_d2a_a_ls_ilim_set 8

/* all used bits of 'NIOL_iol_tx_d2a_a': */
#define MSK_USED_BITS_NIOL_iol_tx_d2a_a 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d2a_b */
/* => Port B signals to analog part (d2a): */
/*    This register is for debugging purposes only. */
/*    All values are set by hardware but can be overwritten here. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d2a_b    0x00000060
#define Adr_NIOL_iol_tx_iol_tx_d2a_b 0x00000760
#define Adr_NIOL_iol_tx_d2a_b        0x00000760

#define MSK_NIOL_iol_tx_d2a_b_hs_slew_on  0x00000001
#define SRT_NIOL_iol_tx_d2a_b_hs_slew_on  0
#define MSK_NIOL_iol_tx_d2a_b_hs_ilim_set 0x0000007e
#define SRT_NIOL_iol_tx_d2a_b_hs_ilim_set 1
#define MSK_NIOL_iol_tx_d2a_b_ls_slew_on  0x00000080
#define SRT_NIOL_iol_tx_d2a_b_ls_slew_on  7
#define MSK_NIOL_iol_tx_d2a_b_ls_ilim_set 0x00003f00
#define SRT_NIOL_iol_tx_d2a_b_ls_ilim_set 8

/* all used bits of 'NIOL_iol_tx_d2a_b': */
#define MSK_USED_BITS_NIOL_iol_tx_d2a_b 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d2a_c */
/* => Port C signals to analog part (d2a): */
/*    This register is for debugging purposes only. */
/*    All values are set by hardware but can be overwritten here. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d2a_c    0x00000064
#define Adr_NIOL_iol_tx_iol_tx_d2a_c 0x00000764
#define Adr_NIOL_iol_tx_d2a_c        0x00000764

#define MSK_NIOL_iol_tx_d2a_c_hs_slew_on  0x00000001
#define SRT_NIOL_iol_tx_d2a_c_hs_slew_on  0
#define MSK_NIOL_iol_tx_d2a_c_hs_ilim_set 0x0000007e
#define SRT_NIOL_iol_tx_d2a_c_hs_ilim_set 1
#define MSK_NIOL_iol_tx_d2a_c_ls_slew_on  0x00000080
#define SRT_NIOL_iol_tx_d2a_c_ls_slew_on  7
#define MSK_NIOL_iol_tx_d2a_c_ls_ilim_set 0x00003f00
#define SRT_NIOL_iol_tx_d2a_c_ls_ilim_set 8

/* all used bits of 'NIOL_iol_tx_d2a_c': */
#define MSK_USED_BITS_NIOL_iol_tx_d2a_c 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_d2a_d */
/* => Port D signals to analog part (d2a): */
/*    This register is for debugging purposes only. */
/*    All values are set by hardware but can be overwritten here. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_d2a_d    0x00000068
#define Adr_NIOL_iol_tx_iol_tx_d2a_d 0x00000768
#define Adr_NIOL_iol_tx_d2a_d        0x00000768

#define MSK_NIOL_iol_tx_d2a_d_hs_slew_on  0x00000001
#define SRT_NIOL_iol_tx_d2a_d_hs_slew_on  0
#define MSK_NIOL_iol_tx_d2a_d_hs_ilim_set 0x0000007e
#define SRT_NIOL_iol_tx_d2a_d_hs_ilim_set 1
#define MSK_NIOL_iol_tx_d2a_d_ls_slew_on  0x00000080
#define SRT_NIOL_iol_tx_d2a_d_ls_slew_on  7
#define MSK_NIOL_iol_tx_d2a_d_ls_ilim_set 0x00003f00
#define SRT_NIOL_iol_tx_d2a_d_ls_ilim_set 8

/* all used bits of 'NIOL_iol_tx_d2a_d': */
#define MSK_USED_BITS_NIOL_iol_tx_d2a_d 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_tx_a2d */
/* => OK signals from analog part: */
/*    This register is for debugging purposes only. */
/*    The OK signals show that the current limit has not been reached, but */
/*    these signals only carry information after a blanking time (state=ON). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_a2d    0x0000006C
#define Adr_NIOL_iol_tx_iol_tx_a2d 0x0000076C
#define Adr_NIOL_iol_tx_a2d        0x0000076C

#define MSK_NIOL_iol_tx_a2d_a_hs_ok 0x00000001
#define SRT_NIOL_iol_tx_a2d_a_hs_ok 0
#define MSK_NIOL_iol_tx_a2d_a_ls_ok 0x00000002
#define SRT_NIOL_iol_tx_a2d_a_ls_ok 1
#define MSK_NIOL_iol_tx_a2d_b_hs_ok 0x00000004
#define SRT_NIOL_iol_tx_a2d_b_hs_ok 2
#define MSK_NIOL_iol_tx_a2d_b_ls_ok 0x00000008
#define SRT_NIOL_iol_tx_a2d_b_ls_ok 3
#define MSK_NIOL_iol_tx_a2d_c_hs_ok 0x00000010
#define SRT_NIOL_iol_tx_a2d_c_hs_ok 4
#define MSK_NIOL_iol_tx_a2d_c_ls_ok 0x00000020
#define SRT_NIOL_iol_tx_a2d_c_ls_ok 5
#define MSK_NIOL_iol_tx_a2d_d_hs_ok 0x00000040
#define SRT_NIOL_iol_tx_a2d_d_hs_ok 6
#define MSK_NIOL_iol_tx_a2d_d_ls_ok 0x00000080
#define SRT_NIOL_iol_tx_a2d_d_ls_ok 7

/* all used bits of 'NIOL_iol_tx_a2d': */
#define MSK_USED_BITS_NIOL_iol_tx_a2d 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_state_a */
/* => State and filtered OK signals from analog part of port A: */
/*    This register is for debugging purposes only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_state_a    0x00000070
#define Adr_NIOL_iol_tx_iol_tx_state_a 0x00000770
#define Adr_NIOL_iol_tx_state_a        0x00000770

#define MSK_NIOL_iol_tx_state_a_hs_ok_fil 0x00000001
#define SRT_NIOL_iol_tx_state_a_hs_ok_fil 0
#define MSK_NIOL_iol_tx_state_a_hs_state  0x00000006
#define SRT_NIOL_iol_tx_state_a_hs_state  1
#define MSK_NIOL_iol_tx_state_a_ls_ok_fil 0x00000010
#define SRT_NIOL_iol_tx_state_a_ls_ok_fil 4
#define MSK_NIOL_iol_tx_state_a_ls_state  0x00000060
#define SRT_NIOL_iol_tx_state_a_ls_state  5

/* all used bits of 'NIOL_iol_tx_state_a': */
#define MSK_USED_BITS_NIOL_iol_tx_state_a 0x00000077

/* --------------------------------------------------------------------- */
/* Register iol_tx_state_b */
/* => State and filtered OK signals from analog part of port B: */
/*    This register is for debugging purposes only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_state_b    0x00000074
#define Adr_NIOL_iol_tx_iol_tx_state_b 0x00000774
#define Adr_NIOL_iol_tx_state_b        0x00000774

#define MSK_NIOL_iol_tx_state_b_hs_ok_fil 0x00000001
#define SRT_NIOL_iol_tx_state_b_hs_ok_fil 0
#define MSK_NIOL_iol_tx_state_b_hs_state  0x00000006
#define SRT_NIOL_iol_tx_state_b_hs_state  1
#define MSK_NIOL_iol_tx_state_b_ls_ok_fil 0x00000010
#define SRT_NIOL_iol_tx_state_b_ls_ok_fil 4
#define MSK_NIOL_iol_tx_state_b_ls_state  0x00000060
#define SRT_NIOL_iol_tx_state_b_ls_state  5

/* all used bits of 'NIOL_iol_tx_state_b': */
#define MSK_USED_BITS_NIOL_iol_tx_state_b 0x00000077

/* --------------------------------------------------------------------- */
/* Register iol_tx_state_c */
/* => State and filtered OK signals from analog part of port C: */
/*    This register is for debugging purposes only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_state_c    0x00000078
#define Adr_NIOL_iol_tx_iol_tx_state_c 0x00000778
#define Adr_NIOL_iol_tx_state_c        0x00000778

#define MSK_NIOL_iol_tx_state_c_hs_ok_fil 0x00000001
#define SRT_NIOL_iol_tx_state_c_hs_ok_fil 0
#define MSK_NIOL_iol_tx_state_c_hs_state  0x00000006
#define SRT_NIOL_iol_tx_state_c_hs_state  1
#define MSK_NIOL_iol_tx_state_c_ls_ok_fil 0x00000010
#define SRT_NIOL_iol_tx_state_c_ls_ok_fil 4
#define MSK_NIOL_iol_tx_state_c_ls_state  0x00000060
#define SRT_NIOL_iol_tx_state_c_ls_state  5

/* all used bits of 'NIOL_iol_tx_state_c': */
#define MSK_USED_BITS_NIOL_iol_tx_state_c 0x00000077

/* --------------------------------------------------------------------- */
/* Register iol_tx_state_d */
/* => State and filtered OK signals from analog part of port D: */
/*    This register is for debugging purposes only. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_state_d    0x0000007C
#define Adr_NIOL_iol_tx_iol_tx_state_d 0x0000077C
#define Adr_NIOL_iol_tx_state_d        0x0000077C

#define MSK_NIOL_iol_tx_state_d_hs_ok_fil 0x00000001
#define SRT_NIOL_iol_tx_state_d_hs_ok_fil 0
#define MSK_NIOL_iol_tx_state_d_hs_state  0x00000006
#define SRT_NIOL_iol_tx_state_d_hs_state  1
#define MSK_NIOL_iol_tx_state_d_ls_ok_fil 0x00000010
#define SRT_NIOL_iol_tx_state_d_ls_ok_fil 4
#define MSK_NIOL_iol_tx_state_d_ls_state  0x00000060
#define SRT_NIOL_iol_tx_state_d_ls_state  5

/* all used bits of 'NIOL_iol_tx_state_d': */
#define MSK_USED_BITS_NIOL_iol_tx_state_d 0x00000077

/* --------------------------------------------------------------------- */
/* Register iol_tx_irq_raw */
/* => Raw IRQs: */
/*    Read access shows status of unmasked IRQs. */
/*    IRQs are set automatically and reset by writing to this register: */
/*    Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source). */
/*    Write access with '0' does not influence this bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_irq_raw    0x00000080
#define Adr_NIOL_iol_tx_iol_tx_irq_raw 0x00000780
#define Adr_NIOL_iol_tx_irq_raw        0x00000780
#define DFLT_VAL_NIOL_iol_tx_irq_raw   0x00000000

#define MSK_NIOL_iol_tx_irq_raw_a_hs_nok         0x00000001
#define SRT_NIOL_iol_tx_irq_raw_a_hs_nok         0
#define DFLT_VAL_NIOL_iol_tx_irq_raw_a_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_a_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_a_ls_nok         0x00000002
#define SRT_NIOL_iol_tx_irq_raw_a_ls_nok         1
#define DFLT_VAL_NIOL_iol_tx_irq_raw_a_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_a_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_b_hs_nok         0x00000004
#define SRT_NIOL_iol_tx_irq_raw_b_hs_nok         2
#define DFLT_VAL_NIOL_iol_tx_irq_raw_b_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_b_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_b_ls_nok         0x00000008
#define SRT_NIOL_iol_tx_irq_raw_b_ls_nok         3
#define DFLT_VAL_NIOL_iol_tx_irq_raw_b_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_b_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_c_hs_nok         0x00000010
#define SRT_NIOL_iol_tx_irq_raw_c_hs_nok         4
#define DFLT_VAL_NIOL_iol_tx_irq_raw_c_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_c_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_c_ls_nok         0x00000020
#define SRT_NIOL_iol_tx_irq_raw_c_ls_nok         5
#define DFLT_VAL_NIOL_iol_tx_irq_raw_c_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_c_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_d_hs_nok         0x00000040
#define SRT_NIOL_iol_tx_irq_raw_d_hs_nok         6
#define DFLT_VAL_NIOL_iol_tx_irq_raw_d_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_d_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_raw_d_ls_nok         0x00000080
#define SRT_NIOL_iol_tx_irq_raw_d_ls_nok         7
#define DFLT_VAL_NIOL_iol_tx_irq_raw_d_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_raw_d_ls_nok 0x00000000

/* all used bits of 'NIOL_iol_tx_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_tx_irq_raw 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_irq_mask_set */
/* => IRQ enable mask: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/*    Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_tx_irq_raw */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_irq_mask_set    0x00000084
#define Adr_NIOL_iol_tx_iol_tx_irq_mask_set 0x00000784
#define Adr_NIOL_iol_tx_irq_mask_set        0x00000784
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set   0x00000000

#define MSK_NIOL_iol_tx_irq_mask_set_a_hs_nok         0x00000001
#define SRT_NIOL_iol_tx_irq_mask_set_a_hs_nok         0
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_a_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_a_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_a_ls_nok         0x00000002
#define SRT_NIOL_iol_tx_irq_mask_set_a_ls_nok         1
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_a_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_a_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_b_hs_nok         0x00000004
#define SRT_NIOL_iol_tx_irq_mask_set_b_hs_nok         2
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_b_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_b_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_b_ls_nok         0x00000008
#define SRT_NIOL_iol_tx_irq_mask_set_b_ls_nok         3
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_b_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_b_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_c_hs_nok         0x00000010
#define SRT_NIOL_iol_tx_irq_mask_set_c_hs_nok         4
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_c_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_c_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_c_ls_nok         0x00000020
#define SRT_NIOL_iol_tx_irq_mask_set_c_ls_nok         5
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_c_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_c_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_d_hs_nok         0x00000040
#define SRT_NIOL_iol_tx_irq_mask_set_d_hs_nok         6
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_d_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_d_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_set_d_ls_nok         0x00000080
#define SRT_NIOL_iol_tx_irq_mask_set_d_ls_nok         7
#define DFLT_VAL_NIOL_iol_tx_irq_mask_set_d_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_set_d_ls_nok 0x00000000

/* all used bits of 'NIOL_iol_tx_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_tx_irq_mask_set 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_irq_mask_reset */
/* => IRQ disable mask: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_irq_mask_reset    0x00000088
#define Adr_NIOL_iol_tx_iol_tx_irq_mask_reset 0x00000788
#define Adr_NIOL_iol_tx_irq_mask_reset        0x00000788
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset   0x00000000

#define MSK_NIOL_iol_tx_irq_mask_reset_a_hs_nok         0x00000001
#define SRT_NIOL_iol_tx_irq_mask_reset_a_hs_nok         0
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_a_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_a_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_a_ls_nok         0x00000002
#define SRT_NIOL_iol_tx_irq_mask_reset_a_ls_nok         1
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_a_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_a_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_b_hs_nok         0x00000004
#define SRT_NIOL_iol_tx_irq_mask_reset_b_hs_nok         2
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_b_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_b_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_b_ls_nok         0x00000008
#define SRT_NIOL_iol_tx_irq_mask_reset_b_ls_nok         3
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_b_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_b_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_c_hs_nok         0x00000010
#define SRT_NIOL_iol_tx_irq_mask_reset_c_hs_nok         4
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_c_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_c_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_c_ls_nok         0x00000020
#define SRT_NIOL_iol_tx_irq_mask_reset_c_ls_nok         5
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_c_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_c_ls_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_d_hs_nok         0x00000040
#define SRT_NIOL_iol_tx_irq_mask_reset_d_hs_nok         6
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_d_hs_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_d_hs_nok 0x00000000
#define MSK_NIOL_iol_tx_irq_mask_reset_d_ls_nok         0x00000080
#define SRT_NIOL_iol_tx_irq_mask_reset_d_ls_nok         7
#define DFLT_VAL_NIOL_iol_tx_irq_mask_reset_d_ls_nok    0x00000000
#define DFLT_BF_VAL_NIOL_iol_tx_irq_mask_reset_d_ls_nok 0x00000000

/* all used bits of 'NIOL_iol_tx_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_tx_irq_mask_reset 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_irq_masked */
/* => Masked IRQs: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_irq_masked    0x0000008C
#define Adr_NIOL_iol_tx_iol_tx_irq_masked 0x0000078C
#define Adr_NIOL_iol_tx_irq_masked        0x0000078C

#define MSK_NIOL_iol_tx_irq_masked_a_hs_nok 0x00000001
#define SRT_NIOL_iol_tx_irq_masked_a_hs_nok 0
#define MSK_NIOL_iol_tx_irq_masked_a_ls_nok 0x00000002
#define SRT_NIOL_iol_tx_irq_masked_a_ls_nok 1
#define MSK_NIOL_iol_tx_irq_masked_b_hs_nok 0x00000004
#define SRT_NIOL_iol_tx_irq_masked_b_hs_nok 2
#define MSK_NIOL_iol_tx_irq_masked_b_ls_nok 0x00000008
#define SRT_NIOL_iol_tx_irq_masked_b_ls_nok 3
#define MSK_NIOL_iol_tx_irq_masked_c_hs_nok 0x00000010
#define SRT_NIOL_iol_tx_irq_masked_c_hs_nok 4
#define MSK_NIOL_iol_tx_irq_masked_c_ls_nok 0x00000020
#define SRT_NIOL_iol_tx_irq_masked_c_ls_nok 5
#define MSK_NIOL_iol_tx_irq_masked_d_hs_nok 0x00000040
#define SRT_NIOL_iol_tx_irq_masked_d_hs_nok 6
#define MSK_NIOL_iol_tx_irq_masked_d_ls_nok 0x00000080
#define SRT_NIOL_iol_tx_irq_masked_d_ls_nok 7

/* all used bits of 'NIOL_iol_tx_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_tx_irq_masked 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_tx_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    When no IRQ is pending the number of the highest IRQ plus one is returned. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_tx_irq_no    0x00000090
#define Adr_NIOL_iol_tx_iol_tx_irq_no 0x00000790
#define Adr_NIOL_iol_tx_irq_no        0x00000790

#define MSK_NIOL_iol_tx_irq_no_val 0x0000000f
#define SRT_NIOL_iol_tx_irq_no_val 0

/* all used bits of 'NIOL_iol_tx_irq_no': */
#define MSK_USED_BITS_NIOL_iol_tx_irq_no 0x0000000f


/* ===================================================================== */

/* Area of iol_rx */

/* ===================================================================== */

#define Addr_NIOL_iol_rx 0x00000800

/* --------------------------------------------------------------------- */
/* Register iol_rx_ifilter_prescaler_012 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_ifilter_prescaler_012    0x00000000
#define Adr_NIOL_iol_rx_iol_rx_ifilter_prescaler_012 0x00000800
#define Adr_NIOL_iol_rx_ifilter_prescaler_012        0x00000800
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_012   0x00000000

#define MSK_NIOL_iol_rx_ifilter_prescaler_012_prescaler0         0x0000000f
#define SRT_NIOL_iol_rx_ifilter_prescaler_012_prescaler0         0
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler0    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler0 0x00000000
#define MSK_NIOL_iol_rx_ifilter_prescaler_012_prescaler1         0x000000f0
#define SRT_NIOL_iol_rx_ifilter_prescaler_012_prescaler1         4
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler1    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler1 0x00000000
#define MSK_NIOL_iol_rx_ifilter_prescaler_012_prescaler2         0x0000ff00
#define SRT_NIOL_iol_rx_ifilter_prescaler_012_prescaler2         8
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler2    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_ifilter_prescaler_012_prescaler2 0x00000000

/* all used bits of 'NIOL_iol_rx_ifilter_prescaler_012': */
#define MSK_USED_BITS_NIOL_iol_rx_ifilter_prescaler_012 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_ifilter_prescaler_3 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_ifilter_prescaler_3    0x00000004
#define Adr_NIOL_iol_rx_iol_rx_ifilter_prescaler_3 0x00000804
#define Adr_NIOL_iol_rx_ifilter_prescaler_3        0x00000804
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_3   0x00000000

#define MSK_NIOL_iol_rx_ifilter_prescaler_3_prescaler3         0x00000fff
#define SRT_NIOL_iol_rx_ifilter_prescaler_3_prescaler3         0
#define DFLT_VAL_NIOL_iol_rx_ifilter_prescaler_3_prescaler3    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_ifilter_prescaler_3_prescaler3 0x00000000

/* all used bits of 'NIOL_iol_rx_ifilter_prescaler_3': */
#define MSK_USED_BITS_NIOL_iol_rx_ifilter_prescaler_3 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_a_cq_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_a_cq_rx    0x00000008
#define Adr_NIOL_iol_rx_iol_rx_cfg_a_cq_rx 0x00000808
#define Adr_NIOL_iol_rx_cfg_a_cq_rx        0x00000808
#define DFLT_VAL_NIOL_iol_rx_cfg_a_cq_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_a_cq_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_a_cq_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_a_cq_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_cq_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_a_cq_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_a_cq_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_a_cq_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_cq_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_a_cq_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_a_cq_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_a_cq_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_cq_rx_irq_mode              0x00000000
#define MSK_NIOL_iol_rx_cfg_a_cq_rx_isink_on_src                  0x00002000
#define SRT_NIOL_iol_rx_cfg_a_cq_rx_isink_on_src                  13
#define DFLT_VAL_NIOL_iol_rx_cfg_a_cq_rx_isink_on_src             0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_cq_rx_isink_on_src          0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_a_cq_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_a_cq_rx 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_a_di_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_a_di_rx    0x0000000C
#define Adr_NIOL_iol_rx_iol_rx_cfg_a_di_rx 0x0000080C
#define Adr_NIOL_iol_rx_cfg_a_di_rx        0x0000080C
#define DFLT_VAL_NIOL_iol_rx_cfg_a_di_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_a_di_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_a_di_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_a_di_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_di_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_a_di_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_a_di_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_a_di_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_di_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_a_di_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_a_di_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_a_di_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_a_di_rx_irq_mode              0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_a_di_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_a_di_rx 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_b_cq_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_b_cq_rx    0x00000010
#define Adr_NIOL_iol_rx_iol_rx_cfg_b_cq_rx 0x00000810
#define Adr_NIOL_iol_rx_cfg_b_cq_rx        0x00000810
#define DFLT_VAL_NIOL_iol_rx_cfg_b_cq_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_b_cq_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_b_cq_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_b_cq_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_cq_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_b_cq_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_b_cq_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_b_cq_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_cq_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_b_cq_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_b_cq_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_b_cq_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_cq_rx_irq_mode              0x00000000
#define MSK_NIOL_iol_rx_cfg_b_cq_rx_isink_on_src                  0x00002000
#define SRT_NIOL_iol_rx_cfg_b_cq_rx_isink_on_src                  13
#define DFLT_VAL_NIOL_iol_rx_cfg_b_cq_rx_isink_on_src             0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_cq_rx_isink_on_src          0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_b_cq_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_b_cq_rx 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_b_di_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_b_di_rx    0x00000014
#define Adr_NIOL_iol_rx_iol_rx_cfg_b_di_rx 0x00000814
#define Adr_NIOL_iol_rx_cfg_b_di_rx        0x00000814
#define DFLT_VAL_NIOL_iol_rx_cfg_b_di_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_b_di_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_b_di_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_b_di_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_di_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_b_di_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_b_di_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_b_di_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_di_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_b_di_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_b_di_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_b_di_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_b_di_rx_irq_mode              0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_b_di_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_b_di_rx 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_c_cq_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_c_cq_rx    0x00000018
#define Adr_NIOL_iol_rx_iol_rx_cfg_c_cq_rx 0x00000818
#define Adr_NIOL_iol_rx_cfg_c_cq_rx        0x00000818
#define DFLT_VAL_NIOL_iol_rx_cfg_c_cq_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_c_cq_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_c_cq_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_c_cq_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_cq_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_c_cq_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_c_cq_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_c_cq_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_cq_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_c_cq_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_c_cq_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_c_cq_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_cq_rx_irq_mode              0x00000000
#define MSK_NIOL_iol_rx_cfg_c_cq_rx_isink_on_src                  0x00002000
#define SRT_NIOL_iol_rx_cfg_c_cq_rx_isink_on_src                  13
#define DFLT_VAL_NIOL_iol_rx_cfg_c_cq_rx_isink_on_src             0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_cq_rx_isink_on_src          0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_c_cq_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_c_cq_rx 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_c_di_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_c_di_rx    0x0000001C
#define Adr_NIOL_iol_rx_iol_rx_cfg_c_di_rx 0x0000081C
#define Adr_NIOL_iol_rx_cfg_c_di_rx        0x0000081C
#define DFLT_VAL_NIOL_iol_rx_cfg_c_di_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_c_di_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_c_di_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_c_di_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_di_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_c_di_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_c_di_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_c_di_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_di_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_c_di_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_c_di_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_c_di_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_c_di_rx_irq_mode              0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_c_di_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_c_di_rx 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_d_cq_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_d_cq_rx    0x00000020
#define Adr_NIOL_iol_rx_iol_rx_cfg_d_cq_rx 0x00000820
#define Adr_NIOL_iol_rx_cfg_d_cq_rx        0x00000820
#define DFLT_VAL_NIOL_iol_rx_cfg_d_cq_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_d_cq_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_d_cq_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_d_cq_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_cq_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_d_cq_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_d_cq_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_d_cq_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_cq_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_d_cq_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_d_cq_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_d_cq_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_cq_rx_irq_mode              0x00000000
#define MSK_NIOL_iol_rx_cfg_d_cq_rx_isink_on_src                  0x00002000
#define SRT_NIOL_iol_rx_cfg_d_cq_rx_isink_on_src                  13
#define DFLT_VAL_NIOL_iol_rx_cfg_d_cq_rx_isink_on_src             0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_cq_rx_isink_on_src          0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_d_cq_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_d_cq_rx 0x00003fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_d_di_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_d_di_rx    0x00000024
#define Adr_NIOL_iol_rx_iol_rx_cfg_d_di_rx 0x00000824
#define Adr_NIOL_iol_rx_cfg_d_di_rx        0x00000824
#define DFLT_VAL_NIOL_iol_rx_cfg_d_di_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_d_di_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_d_di_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_d_di_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_di_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_d_di_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_d_di_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_d_di_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_di_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_d_di_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_d_di_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_d_di_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_d_di_rx_irq_mode              0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_d_di_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_d_di_rx 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_cfg_di_x_rx */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_cfg_di_x_rx    0x00000028
#define Adr_NIOL_iol_rx_iol_rx_cfg_di_x_rx 0x00000828
#define Adr_NIOL_iol_rx_cfg_di_x_rx        0x00000828
#define DFLT_VAL_NIOL_iol_rx_cfg_di_x_rx   0x00000000

#define MSK_NIOL_iol_rx_cfg_di_x_rx_ifilter_threshold             0x000000ff
#define SRT_NIOL_iol_rx_cfg_di_x_rx_ifilter_threshold             0
#define DFLT_VAL_NIOL_iol_rx_cfg_di_x_rx_ifilter_threshold        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_di_x_rx_ifilter_threshold     0x00000000
#define MSK_NIOL_iol_rx_cfg_di_x_rx_ifilter_prescaler_sel         0x00000300
#define SRT_NIOL_iol_rx_cfg_di_x_rx_ifilter_prescaler_sel         8
#define DFLT_VAL_NIOL_iol_rx_cfg_di_x_rx_ifilter_prescaler_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_di_x_rx_ifilter_prescaler_sel 0x00000000
#define MSK_NIOL_iol_rx_cfg_di_x_rx_irq_mode                      0x00001c00
#define SRT_NIOL_iol_rx_cfg_di_x_rx_irq_mode                      10
#define DFLT_VAL_NIOL_iol_rx_cfg_di_x_rx_irq_mode                 0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_cfg_di_x_rx_irq_mode              0x00000000

/* all used bits of 'NIOL_iol_rx_cfg_di_x_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_cfg_di_x_rx 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_rx_di */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_di    0x0000002C
#define Adr_NIOL_iol_rx_iol_rx_di 0x0000082C
#define Adr_NIOL_iol_rx_di        0x0000082C

#define MSK_NIOL_iol_rx_di_a_cq_fil 0x00000001
#define SRT_NIOL_iol_rx_di_a_cq_fil 0
#define MSK_NIOL_iol_rx_di_a_di_fil 0x00000002
#define SRT_NIOL_iol_rx_di_a_di_fil 1
#define MSK_NIOL_iol_rx_di_b_cq_fil 0x00000004
#define SRT_NIOL_iol_rx_di_b_cq_fil 2
#define MSK_NIOL_iol_rx_di_b_di_fil 0x00000008
#define SRT_NIOL_iol_rx_di_b_di_fil 3
#define MSK_NIOL_iol_rx_di_c_cq_fil 0x00000010
#define SRT_NIOL_iol_rx_di_c_cq_fil 4
#define MSK_NIOL_iol_rx_di_c_di_fil 0x00000020
#define SRT_NIOL_iol_rx_di_c_di_fil 5
#define MSK_NIOL_iol_rx_di_d_cq_fil 0x00000040
#define SRT_NIOL_iol_rx_di_d_cq_fil 6
#define MSK_NIOL_iol_rx_di_d_di_fil 0x00000080
#define SRT_NIOL_iol_rx_di_d_di_fil 7
#define MSK_NIOL_iol_rx_di_di_x_fil 0x00000100
#define SRT_NIOL_iol_rx_di_di_x_fil 8

/* all used bits of 'NIOL_iol_rx_di': */
#define MSK_USED_BITS_NIOL_iol_rx_di 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_a_cq */
/* => The D2A registers directly drive the signals to the analog part. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_a_cq    0x00000030
#define Adr_NIOL_iol_rx_iol_rx_d2a_a_cq 0x00000830
#define Adr_NIOL_iol_rx_d2a_a_cq        0x00000830
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq   0x00000000

#define MSK_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_cq_d_iol_a_cq_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_a_cq': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_a_cq 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_a_di */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_a_di    0x00000034
#define Adr_NIOL_iol_rx_iol_rx_d2a_a_di 0x00000834
#define Adr_NIOL_iol_rx_d2a_a_di        0x00000834
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di   0x00000000

#define MSK_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_a_di_d_iol_a_di_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_a_di': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_a_di 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_b_cq */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_b_cq    0x00000038
#define Adr_NIOL_iol_rx_iol_rx_d2a_b_cq 0x00000838
#define Adr_NIOL_iol_rx_d2a_b_cq        0x00000838
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq   0x00000000

#define MSK_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_cq_d_iol_b_cq_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_b_cq': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_b_cq 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_b_di */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_b_di    0x0000003C
#define Adr_NIOL_iol_rx_iol_rx_d2a_b_di 0x0000083C
#define Adr_NIOL_iol_rx_d2a_b_di        0x0000083C
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di   0x00000000

#define MSK_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_b_di_d_iol_b_di_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_b_di': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_b_di 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_c_cq */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_c_cq    0x00000040
#define Adr_NIOL_iol_rx_iol_rx_d2a_c_cq 0x00000840
#define Adr_NIOL_iol_rx_d2a_c_cq        0x00000840
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq   0x00000000

#define MSK_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_cq_d_iol_c_cq_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_c_cq': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_c_cq 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_c_di */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_c_di    0x00000044
#define Adr_NIOL_iol_rx_iol_rx_d2a_c_di 0x00000844
#define Adr_NIOL_iol_rx_d2a_c_di        0x00000844
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di   0x00000000

#define MSK_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_c_di_d_iol_c_di_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_c_di': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_c_di 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_d_cq */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_d_cq    0x00000048
#define Adr_NIOL_iol_rx_iol_rx_d2a_d_cq 0x00000848
#define Adr_NIOL_iol_rx_d2a_d_cq        0x00000848
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq   0x00000000

#define MSK_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_cq_d_iol_d_cq_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_d_cq': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_d_cq 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_d_di */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_d_di    0x0000004C
#define Adr_NIOL_iol_rx_iol_rx_d2a_d_di 0x0000084C
#define Adr_NIOL_iol_rx_d2a_d_di        0x0000084C
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di   0x00000000

#define MSK_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_d_di_d_iol_d_di_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_d_di': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_d_di 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_di_x */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_di_x    0x00000050
#define Adr_NIOL_iol_rx_iol_rx_d2a_di_x 0x00000850
#define Adr_NIOL_iol_rx_d2a_di_x        0x00000850
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x   0x00000000

#define MSK_NIOL_iol_rx_d2a_di_x_d_di_x_rx_on             0x00000001
#define SRT_NIOL_iol_rx_d2a_di_x_d_di_x_rx_on             0
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_on     0x00000000
#define MSK_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_l           0x0000007e
#define SRT_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_l           1
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_l      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_l   0x00000000
#define MSK_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_h           0x00001f80
#define SRT_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_h           7
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_h      0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_rx_vt_h   0x00000000
#define MSK_NIOL_iol_rx_d2a_di_x_d_di_x_isink_set         0x00002000
#define SRT_NIOL_iol_rx_d2a_di_x_d_di_x_isink_set         13
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_isink_set    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_isink_set 0x00000000
#define MSK_NIOL_iol_rx_d2a_di_x_d_di_x_isink_dyn         0x0000c000
#define SRT_NIOL_iol_rx_d2a_di_x_d_di_x_isink_dyn         14
#define DFLT_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_isink_dyn    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_di_x_d_di_x_isink_dyn 0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_di_x': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_di_x 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_rx_d2a_isink_on */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_d2a_isink_on    0x00000054
#define Adr_NIOL_iol_rx_iol_rx_d2a_isink_on 0x00000854
#define Adr_NIOL_iol_rx_d2a_isink_on        0x00000854
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on   0x00000000

#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_a_cq_isink_on         0x00000001
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_a_cq_isink_on         0
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_a_cq_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_a_cq_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_a_di_isink_on         0x00000002
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_a_di_isink_on         1
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_a_di_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_a_di_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_b_cq_isink_on         0x00000004
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_b_cq_isink_on         2
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_b_cq_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_b_cq_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_b_di_isink_on         0x00000008
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_b_di_isink_on         3
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_b_di_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_b_di_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_c_cq_isink_on         0x00000010
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_c_cq_isink_on         4
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_c_cq_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_c_cq_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_c_di_isink_on         0x00000020
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_c_di_isink_on         5
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_c_di_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_c_di_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_d_cq_isink_on         0x00000040
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_d_cq_isink_on         6
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_d_cq_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_d_cq_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_iol_d_di_isink_on         0x00000080
#define SRT_NIOL_iol_rx_d2a_isink_on_d_iol_d_di_isink_on         7
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_d_di_isink_on    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_iol_d_di_isink_on 0x00000000
#define MSK_NIOL_iol_rx_d2a_isink_on_d_di_x_isink_on             0x00000100
#define SRT_NIOL_iol_rx_d2a_isink_on_d_di_x_isink_on             8
#define DFLT_VAL_NIOL_iol_rx_d2a_isink_on_d_di_x_isink_on        0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_d2a_isink_on_d_di_x_isink_on     0x00000000

/* all used bits of 'NIOL_iol_rx_d2a_isink_on': */
#define MSK_USED_BITS_NIOL_iol_rx_d2a_isink_on 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_a2d_cq_di_rx */
/* => The A2D registers directly read the signals from the analog part (synchronized with two flip flops). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_a2d_cq_di_rx    0x00000058
#define Adr_NIOL_iol_rx_iol_rx_a2d_cq_di_rx 0x00000858
#define Adr_NIOL_iol_rx_a2d_cq_di_rx        0x00000858

#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_a_cq_rx 0x00000001
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_a_cq_rx 0
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_a_di_rx 0x00000002
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_a_di_rx 1
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_b_cq_rx 0x00000004
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_b_cq_rx 2
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_b_di_rx 0x00000008
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_b_di_rx 3
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_c_cq_rx 0x00000010
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_c_cq_rx 4
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_c_di_rx 0x00000020
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_c_di_rx 5
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_d_cq_rx 0x00000040
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_d_cq_rx 6
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_iol_d_di_rx 0x00000080
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_iol_d_di_rx 7
#define MSK_NIOL_iol_rx_a2d_cq_di_rx_d_di_x_rx     0x00000100
#define SRT_NIOL_iol_rx_a2d_cq_di_rx_d_di_x_rx     8

/* all used bits of 'NIOL_iol_rx_a2d_cq_di_rx': */
#define MSK_USED_BITS_NIOL_iol_rx_a2d_cq_di_rx 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_irq_raw */
/* => Raw IRQs: */
/*    Read access shows status of unmasked IRQs. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_irq_raw    0x0000005C
#define Adr_NIOL_iol_rx_iol_rx_irq_raw 0x0000085C
#define Adr_NIOL_iol_rx_irq_raw        0x0000085C

#define MSK_NIOL_iol_rx_irq_raw_a_cq 0x00000001
#define SRT_NIOL_iol_rx_irq_raw_a_cq 0
#define MSK_NIOL_iol_rx_irq_raw_a_di 0x00000002
#define SRT_NIOL_iol_rx_irq_raw_a_di 1
#define MSK_NIOL_iol_rx_irq_raw_b_cq 0x00000004
#define SRT_NIOL_iol_rx_irq_raw_b_cq 2
#define MSK_NIOL_iol_rx_irq_raw_b_di 0x00000008
#define SRT_NIOL_iol_rx_irq_raw_b_di 3
#define MSK_NIOL_iol_rx_irq_raw_c_cq 0x00000010
#define SRT_NIOL_iol_rx_irq_raw_c_cq 4
#define MSK_NIOL_iol_rx_irq_raw_c_di 0x00000020
#define SRT_NIOL_iol_rx_irq_raw_c_di 5
#define MSK_NIOL_iol_rx_irq_raw_d_cq 0x00000040
#define SRT_NIOL_iol_rx_irq_raw_d_cq 6
#define MSK_NIOL_iol_rx_irq_raw_d_di 0x00000080
#define SRT_NIOL_iol_rx_irq_raw_d_di 7
#define MSK_NIOL_iol_rx_irq_raw_di_x 0x00000100
#define SRT_NIOL_iol_rx_irq_raw_di_x 8

/* all used bits of 'NIOL_iol_rx_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_rx_irq_raw 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_irq_mask_set */
/* => IRQ enable mask: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_irq_mask_set    0x00000060
#define Adr_NIOL_iol_rx_iol_rx_irq_mask_set 0x00000860
#define Adr_NIOL_iol_rx_irq_mask_set        0x00000860
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set   0x00000000

#define MSK_NIOL_iol_rx_irq_mask_set_a_cq         0x00000001
#define SRT_NIOL_iol_rx_irq_mask_set_a_cq         0
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_a_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_a_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_a_di         0x00000002
#define SRT_NIOL_iol_rx_irq_mask_set_a_di         1
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_a_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_a_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_b_cq         0x00000004
#define SRT_NIOL_iol_rx_irq_mask_set_b_cq         2
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_b_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_b_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_b_di         0x00000008
#define SRT_NIOL_iol_rx_irq_mask_set_b_di         3
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_b_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_b_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_c_cq         0x00000010
#define SRT_NIOL_iol_rx_irq_mask_set_c_cq         4
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_c_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_c_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_c_di         0x00000020
#define SRT_NIOL_iol_rx_irq_mask_set_c_di         5
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_c_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_c_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_d_cq         0x00000040
#define SRT_NIOL_iol_rx_irq_mask_set_d_cq         6
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_d_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_d_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_d_di         0x00000080
#define SRT_NIOL_iol_rx_irq_mask_set_d_di         7
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_d_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_d_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_set_di_x         0x00000100
#define SRT_NIOL_iol_rx_irq_mask_set_di_x         8
#define DFLT_VAL_NIOL_iol_rx_irq_mask_set_di_x    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_set_di_x 0x00000000

/* all used bits of 'NIOL_iol_rx_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_rx_irq_mask_set 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_irq_mask_reset */
/* => IRQ disable mask: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_irq_mask_reset    0x00000064
#define Adr_NIOL_iol_rx_iol_rx_irq_mask_reset 0x00000864
#define Adr_NIOL_iol_rx_irq_mask_reset        0x00000864
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset   0x00000000

#define MSK_NIOL_iol_rx_irq_mask_reset_a_cq         0x00000001
#define SRT_NIOL_iol_rx_irq_mask_reset_a_cq         0
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_a_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_a_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_a_di         0x00000002
#define SRT_NIOL_iol_rx_irq_mask_reset_a_di         1
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_a_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_a_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_b_cq         0x00000004
#define SRT_NIOL_iol_rx_irq_mask_reset_b_cq         2
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_b_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_b_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_b_di         0x00000008
#define SRT_NIOL_iol_rx_irq_mask_reset_b_di         3
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_b_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_b_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_c_cq         0x00000010
#define SRT_NIOL_iol_rx_irq_mask_reset_c_cq         4
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_c_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_c_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_c_di         0x00000020
#define SRT_NIOL_iol_rx_irq_mask_reset_c_di         5
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_c_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_c_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_d_cq         0x00000040
#define SRT_NIOL_iol_rx_irq_mask_reset_d_cq         6
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_d_cq    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_d_cq 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_d_di         0x00000080
#define SRT_NIOL_iol_rx_irq_mask_reset_d_di         7
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_d_di    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_d_di 0x00000000
#define MSK_NIOL_iol_rx_irq_mask_reset_di_x         0x00000100
#define SRT_NIOL_iol_rx_irq_mask_reset_di_x         8
#define DFLT_VAL_NIOL_iol_rx_irq_mask_reset_di_x    0x00000000
#define DFLT_BF_VAL_NIOL_iol_rx_irq_mask_reset_di_x 0x00000000

/* all used bits of 'NIOL_iol_rx_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_rx_irq_mask_reset 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_irq_masked */
/* => Masked IRQs: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_irq_masked    0x00000068
#define Adr_NIOL_iol_rx_iol_rx_irq_masked 0x00000868
#define Adr_NIOL_iol_rx_irq_masked        0x00000868

#define MSK_NIOL_iol_rx_irq_masked_a_cq 0x00000001
#define SRT_NIOL_iol_rx_irq_masked_a_cq 0
#define MSK_NIOL_iol_rx_irq_masked_a_di 0x00000002
#define SRT_NIOL_iol_rx_irq_masked_a_di 1
#define MSK_NIOL_iol_rx_irq_masked_b_cq 0x00000004
#define SRT_NIOL_iol_rx_irq_masked_b_cq 2
#define MSK_NIOL_iol_rx_irq_masked_b_di 0x00000008
#define SRT_NIOL_iol_rx_irq_masked_b_di 3
#define MSK_NIOL_iol_rx_irq_masked_c_cq 0x00000010
#define SRT_NIOL_iol_rx_irq_masked_c_cq 4
#define MSK_NIOL_iol_rx_irq_masked_c_di 0x00000020
#define SRT_NIOL_iol_rx_irq_masked_c_di 5
#define MSK_NIOL_iol_rx_irq_masked_d_cq 0x00000040
#define SRT_NIOL_iol_rx_irq_masked_d_cq 6
#define MSK_NIOL_iol_rx_irq_masked_d_di 0x00000080
#define SRT_NIOL_iol_rx_irq_masked_d_di 7
#define MSK_NIOL_iol_rx_irq_masked_di_x 0x00000100
#define SRT_NIOL_iol_rx_irq_masked_di_x 8

/* all used bits of 'NIOL_iol_rx_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_rx_irq_masked 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_rx_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    When no IRQ is pending the number of the highest IRQ plus one is returned. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_rx_irq_no    0x0000006C
#define Adr_NIOL_iol_rx_iol_rx_irq_no 0x0000086C
#define Adr_NIOL_iol_rx_irq_no        0x0000086C

#define MSK_NIOL_iol_rx_irq_no_val 0x0000000f
#define SRT_NIOL_iol_rx_irq_no_val 0

/* all used bits of 'NIOL_iol_rx_irq_no': */
#define MSK_USED_BITS_NIOL_iol_rx_irq_no 0x0000000f


/* ===================================================================== */

/* Area of iol_sio */

/* ===================================================================== */

#define Addr_NIOL_iol_sio 0x00000880

/* --------------------------------------------------------------------- */
/* Register iol_sio_di */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_di     0x00000000
#define Adr_NIOL_iol_sio_iol_sio_di 0x00000880
#define Adr_NIOL_iol_sio_di         0x00000880

#define MSK_NIOL_iol_sio_di_a_cq_fil 0x00000001
#define SRT_NIOL_iol_sio_di_a_cq_fil 0
#define MSK_NIOL_iol_sio_di_a_di_fil 0x00000002
#define SRT_NIOL_iol_sio_di_a_di_fil 1
#define MSK_NIOL_iol_sio_di_b_cq_fil 0x00000004
#define SRT_NIOL_iol_sio_di_b_cq_fil 2
#define MSK_NIOL_iol_sio_di_b_di_fil 0x00000008
#define SRT_NIOL_iol_sio_di_b_di_fil 3
#define MSK_NIOL_iol_sio_di_c_cq_fil 0x00000010
#define SRT_NIOL_iol_sio_di_c_cq_fil 4
#define MSK_NIOL_iol_sio_di_c_di_fil 0x00000020
#define SRT_NIOL_iol_sio_di_c_di_fil 5
#define MSK_NIOL_iol_sio_di_d_cq_fil 0x00000040
#define SRT_NIOL_iol_sio_di_d_cq_fil 6
#define MSK_NIOL_iol_sio_di_d_di_fil 0x00000080
#define SRT_NIOL_iol_sio_di_d_di_fil 7
#define MSK_NIOL_iol_sio_di_di_x_fil 0x00000100
#define SRT_NIOL_iol_sio_di_di_x_fil 8

/* all used bits of 'NIOL_iol_sio_di': */
#define MSK_USED_BITS_NIOL_iol_sio_di 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_sio_di_rs */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_di_rs     0x00000004
#define Adr_NIOL_iol_sio_iol_sio_di_rs 0x00000884
#define Adr_NIOL_iol_sio_di_rs         0x00000884

#define MSK_NIOL_iol_sio_di_rs_a_cq_fil 0x00000001
#define SRT_NIOL_iol_sio_di_rs_a_cq_fil 0
#define MSK_NIOL_iol_sio_di_rs_a_di_fil 0x00000002
#define SRT_NIOL_iol_sio_di_rs_a_di_fil 1
#define MSK_NIOL_iol_sio_di_rs_b_cq_fil 0x00000004
#define SRT_NIOL_iol_sio_di_rs_b_cq_fil 2
#define MSK_NIOL_iol_sio_di_rs_b_di_fil 0x00000008
#define SRT_NIOL_iol_sio_di_rs_b_di_fil 3
#define MSK_NIOL_iol_sio_di_rs_c_cq_fil 0x00000010
#define SRT_NIOL_iol_sio_di_rs_c_cq_fil 4
#define MSK_NIOL_iol_sio_di_rs_c_di_fil 0x00000020
#define SRT_NIOL_iol_sio_di_rs_c_di_fil 5
#define MSK_NIOL_iol_sio_di_rs_d_cq_fil 0x00000040
#define SRT_NIOL_iol_sio_di_rs_d_cq_fil 6
#define MSK_NIOL_iol_sio_di_rs_d_di_fil 0x00000080
#define SRT_NIOL_iol_sio_di_rs_d_di_fil 7
#define MSK_NIOL_iol_sio_di_rs_di_x_fil 0x00000100
#define SRT_NIOL_iol_sio_di_rs_di_x_fil 8

/* all used bits of 'NIOL_iol_sio_di_rs': */
#define MSK_USED_BITS_NIOL_iol_sio_di_rs 0x000001ff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do     0x00000008
#define Adr_NIOL_iol_sio_iol_sio_do 0x00000888
#define Adr_NIOL_iol_sio_do         0x00000888
#define DFLT_VAL_NIOL_iol_sio_do    0x00000000

#define MSK_NIOL_iol_sio_do_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do': */
#define MSK_USED_BITS_NIOL_iol_sio_do 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_set */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_set     0x0000000C
#define Adr_NIOL_iol_sio_iol_sio_do_set 0x0000088C
#define Adr_NIOL_iol_sio_do_set         0x0000088C
#define DFLT_VAL_NIOL_iol_sio_do_set    0x00000000

#define MSK_NIOL_iol_sio_do_set_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_set_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_set_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_set_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_set_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_set_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_set_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_set_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_set_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_set_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_set_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_set_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_set_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_set_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_set_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_set_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_set_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_set_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_set_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_set_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_set_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_set_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_set_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_set_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_set_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_set': */
#define MSK_USED_BITS_NIOL_iol_sio_do_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_clr */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_clr     0x00000010
#define Adr_NIOL_iol_sio_iol_sio_do_clr 0x00000890
#define Adr_NIOL_iol_sio_do_clr         0x00000890
#define DFLT_VAL_NIOL_iol_sio_do_clr    0x00000000

#define MSK_NIOL_iol_sio_do_clr_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_clr_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_clr_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_clr_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_clr_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_clr_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_clr_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_clr_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_clr_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_clr_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_clr_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_clr_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_clr_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_clr_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_clr_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_clr_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_clr_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_clr_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_clr_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_clr_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_clr_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_clr_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_clr_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_clr_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_clr_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_clr': */
#define MSK_USED_BITS_NIOL_iol_sio_do_clr 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_ws     0x00000014
#define Adr_NIOL_iol_sio_iol_sio_do_ws 0x00000894
#define Adr_NIOL_iol_sio_do_ws         0x00000894
#define DFLT_VAL_NIOL_iol_sio_do_ws    0x00000000

#define MSK_NIOL_iol_sio_do_ws_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_ws_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_ws_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_ws_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_ws_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_ws_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_ws_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_ws_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_ws_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_ws_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_ws_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_ws_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_ws_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_ws_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_ws_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_ws_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_ws_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_ws_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_ws_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_ws_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_ws': */
#define MSK_USED_BITS_NIOL_iol_sio_do_ws 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_ws_set */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_ws_set     0x00000018
#define Adr_NIOL_iol_sio_iol_sio_do_ws_set 0x00000898
#define Adr_NIOL_iol_sio_do_ws_set         0x00000898
#define DFLT_VAL_NIOL_iol_sio_do_ws_set    0x00000000

#define MSK_NIOL_iol_sio_do_ws_set_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_ws_set_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_ws_set_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_ws_set_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_ws_set_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_ws_set_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_ws_set_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_ws_set_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_ws_set_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_ws_set_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_ws_set_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_set_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_ws_set': */
#define MSK_USED_BITS_NIOL_iol_sio_do_ws_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_ws_clr */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_ws_clr     0x0000001C
#define Adr_NIOL_iol_sio_iol_sio_do_ws_clr 0x0000089C
#define Adr_NIOL_iol_sio_do_ws_clr         0x0000089C
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr    0x00000000

#define MSK_NIOL_iol_sio_do_ws_clr_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_ws_clr_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_ws_clr_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_ws_clr_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_ws_clr_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_ws_clr_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_ws_clr_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_ws_clr_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_ws_clr_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_ws_clr_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_ws_clr_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_clr_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_ws_clr': */
#define MSK_USED_BITS_NIOL_iol_sio_do_ws_clr 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_ws_mask */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_ws_mask     0x00000020
#define Adr_NIOL_iol_sio_iol_sio_do_ws_mask 0x000008A0
#define Adr_NIOL_iol_sio_do_ws_mask         0x000008A0
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask    0x00000000

#define MSK_NIOL_iol_sio_do_ws_mask_d_gate_a_oe         0x00000007
#define SRT_NIOL_iol_sio_do_ws_mask_d_gate_a_oe         0
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_d_gate_a_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_d_gate_a_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_d_gate_b_oe         0x00000038
#define SRT_NIOL_iol_sio_do_ws_mask_d_gate_b_oe         3
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_d_gate_b_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_d_gate_b_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_d_gate_c_oe         0x000001c0
#define SRT_NIOL_iol_sio_do_ws_mask_d_gate_c_oe         6
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_d_gate_c_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_d_gate_c_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_d_gate_d_oe         0x00000e00
#define SRT_NIOL_iol_sio_do_ws_mask_d_gate_d_oe         9
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_d_gate_d_oe    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_d_gate_d_oe 0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_iol_do_a            0x00001000
#define SRT_NIOL_iol_sio_do_ws_mask_iol_do_a            12
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_iol_do_a       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_iol_do_a    0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_iol_do_b            0x00002000
#define SRT_NIOL_iol_sio_do_ws_mask_iol_do_b            13
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_iol_do_b       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_iol_do_b    0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_iol_do_c            0x00004000
#define SRT_NIOL_iol_sio_do_ws_mask_iol_do_c            14
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_iol_do_c       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_iol_do_c    0x00000000
#define MSK_NIOL_iol_sio_do_ws_mask_iol_do_d            0x00008000
#define SRT_NIOL_iol_sio_do_ws_mask_iol_do_d            15
#define DFLT_VAL_NIOL_iol_sio_do_ws_mask_iol_do_d       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_ws_mask_iol_do_d    0x00000000

/* all used bits of 'NIOL_iol_sio_do_ws_mask': */
#define MSK_USED_BITS_NIOL_iol_sio_do_ws_mask 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_en */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_en     0x00000024
#define Adr_NIOL_iol_sio_iol_sio_do_en 0x000008A4
#define Adr_NIOL_iol_sio_do_en         0x000008A4
#define DFLT_VAL_NIOL_iol_sio_do_en    0x00000000

#define MSK_NIOL_iol_sio_do_en_iol_do_en_a         0x00001000
#define SRT_NIOL_iol_sio_do_en_iol_do_en_a         12
#define DFLT_VAL_NIOL_iol_sio_do_en_iol_do_en_a    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_iol_do_en_a 0x00000000
#define MSK_NIOL_iol_sio_do_en_iol_do_en_b         0x00002000
#define SRT_NIOL_iol_sio_do_en_iol_do_en_b         13
#define DFLT_VAL_NIOL_iol_sio_do_en_iol_do_en_b    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_iol_do_en_b 0x00000000
#define MSK_NIOL_iol_sio_do_en_iol_do_en_c         0x00004000
#define SRT_NIOL_iol_sio_do_en_iol_do_en_c         14
#define DFLT_VAL_NIOL_iol_sio_do_en_iol_do_en_c    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_iol_do_en_c 0x00000000
#define MSK_NIOL_iol_sio_do_en_iol_do_en_d         0x00008000
#define SRT_NIOL_iol_sio_do_en_iol_do_en_d         15
#define DFLT_VAL_NIOL_iol_sio_do_en_iol_do_en_d    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_iol_do_en_d 0x00000000

/* all used bits of 'NIOL_iol_sio_do_en': */
#define MSK_USED_BITS_NIOL_iol_sio_do_en 0x0000f000

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_en_set */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_en_set     0x00000028
#define Adr_NIOL_iol_sio_iol_sio_do_en_set 0x000008A8
#define Adr_NIOL_iol_sio_do_en_set         0x000008A8
#define DFLT_VAL_NIOL_iol_sio_do_en_set    0x00000000

#define MSK_NIOL_iol_sio_do_en_set_iol_do_en_a         0x00001000
#define SRT_NIOL_iol_sio_do_en_set_iol_do_en_a         12
#define DFLT_VAL_NIOL_iol_sio_do_en_set_iol_do_en_a    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_set_iol_do_en_a 0x00000000
#define MSK_NIOL_iol_sio_do_en_set_iol_do_en_b         0x00002000
#define SRT_NIOL_iol_sio_do_en_set_iol_do_en_b         13
#define DFLT_VAL_NIOL_iol_sio_do_en_set_iol_do_en_b    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_set_iol_do_en_b 0x00000000
#define MSK_NIOL_iol_sio_do_en_set_iol_do_en_c         0x00004000
#define SRT_NIOL_iol_sio_do_en_set_iol_do_en_c         14
#define DFLT_VAL_NIOL_iol_sio_do_en_set_iol_do_en_c    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_set_iol_do_en_c 0x00000000
#define MSK_NIOL_iol_sio_do_en_set_iol_do_en_d         0x00008000
#define SRT_NIOL_iol_sio_do_en_set_iol_do_en_d         15
#define DFLT_VAL_NIOL_iol_sio_do_en_set_iol_do_en_d    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_set_iol_do_en_d 0x00000000

/* all used bits of 'NIOL_iol_sio_do_en_set': */
#define MSK_USED_BITS_NIOL_iol_sio_do_en_set 0x0000f000

/* --------------------------------------------------------------------- */
/* Register iol_sio_do_en_clr */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_do_en_clr     0x0000002C
#define Adr_NIOL_iol_sio_iol_sio_do_en_clr 0x000008AC
#define Adr_NIOL_iol_sio_do_en_clr         0x000008AC
#define DFLT_VAL_NIOL_iol_sio_do_en_clr    0x00000000

#define MSK_NIOL_iol_sio_do_en_clr_iol_do_en_a         0x00001000
#define SRT_NIOL_iol_sio_do_en_clr_iol_do_en_a         12
#define DFLT_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_a    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_a 0x00000000
#define MSK_NIOL_iol_sio_do_en_clr_iol_do_en_b         0x00002000
#define SRT_NIOL_iol_sio_do_en_clr_iol_do_en_b         13
#define DFLT_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_b    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_b 0x00000000
#define MSK_NIOL_iol_sio_do_en_clr_iol_do_en_c         0x00004000
#define SRT_NIOL_iol_sio_do_en_clr_iol_do_en_c         14
#define DFLT_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_c    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_c 0x00000000
#define MSK_NIOL_iol_sio_do_en_clr_iol_do_en_d         0x00008000
#define SRT_NIOL_iol_sio_do_en_clr_iol_do_en_d         15
#define DFLT_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_d    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_do_en_clr_iol_do_en_d 0x00000000

/* all used bits of 'NIOL_iol_sio_do_en_clr': */
#define MSK_USED_BITS_NIOL_iol_sio_do_en_clr 0x0000f000

/* --------------------------------------------------------------------- */
/* Register iol_sio_pulse_gen_cmd */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_pulse_gen_cmd     0x00000030
#define Adr_NIOL_iol_sio_iol_sio_pulse_gen_cmd 0x000008B0
#define Adr_NIOL_iol_sio_pulse_gen_cmd         0x000008B0
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd    0x00000000

#define MSK_NIOL_iol_sio_pulse_gen_cmd_stop              0x00000001
#define SRT_NIOL_iol_sio_pulse_gen_cmd_stop              0
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd_stop         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cmd_stop      0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cmd_iol_a_run         0x00000002
#define SRT_NIOL_iol_sio_pulse_gen_cmd_iol_a_run         1
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_a_run    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_a_run 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cmd_iol_b_run         0x00000004
#define SRT_NIOL_iol_sio_pulse_gen_cmd_iol_b_run         2
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_b_run    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_b_run 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cmd_iol_c_run         0x00000008
#define SRT_NIOL_iol_sio_pulse_gen_cmd_iol_c_run         3
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_c_run    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_c_run 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cmd_iol_d_run         0x00000010
#define SRT_NIOL_iol_sio_pulse_gen_cmd_iol_d_run         4
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_d_run    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cmd_iol_d_run 0x00000000

/* all used bits of 'NIOL_iol_sio_pulse_gen_cmd': */
#define MSK_USED_BITS_NIOL_iol_sio_pulse_gen_cmd 0x0000001f

/* --------------------------------------------------------------------- */
/* Register iol_sio_pulse_gen_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_pulse_gen_cfg     0x00000034
#define Adr_NIOL_iol_sio_iol_sio_pulse_gen_cfg 0x000008B4
#define Adr_NIOL_iol_sio_pulse_gen_cfg         0x000008B4
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg    0x00000000

#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_a_sync_en           0x00000001
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_a_sync_en           0
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_sync_en      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_sync_en   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_auto           0x00000002
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_auto           1
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_auto      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_auto   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_invert         0x00000004
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_invert         2
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_invert    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_a_do_invert 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_b_sync_en           0x00000008
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_b_sync_en           3
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_sync_en      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_sync_en   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_auto           0x00000010
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_auto           4
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_auto      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_auto   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_invert         0x00000020
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_invert         5
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_invert    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_b_do_invert 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_c_sync_en           0x00000040
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_c_sync_en           6
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_sync_en      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_sync_en   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_auto           0x00000080
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_auto           7
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_auto      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_auto   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_invert         0x00000100
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_invert         8
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_invert    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_c_do_invert 0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_d_sync_en           0x00000200
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_d_sync_en           9
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_sync_en      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_sync_en   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_auto           0x00000400
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_auto           10
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_auto      0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_auto   0x00000000
#define MSK_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_invert         0x00000800
#define SRT_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_invert         11
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_invert    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_cfg_iol_d_do_invert 0x00000000

/* all used bits of 'NIOL_iol_sio_pulse_gen_cfg': */
#define MSK_USED_BITS_NIOL_iol_sio_pulse_gen_cfg 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_sio_pulse_gen_duration */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_pulse_gen_duration     0x00000038
#define Adr_NIOL_iol_sio_iol_sio_pulse_gen_duration 0x000008B8
#define Adr_NIOL_iol_sio_pulse_gen_duration         0x000008B8
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_duration    0x00001f40

#define MSK_NIOL_iol_sio_pulse_gen_duration_val         0x0000ffff
#define SRT_NIOL_iol_sio_pulse_gen_duration_val         0
#define DFLT_VAL_NIOL_iol_sio_pulse_gen_duration_val    0x00001f40
#define DFLT_BF_VAL_NIOL_iol_sio_pulse_gen_duration_val 0x00001f40

/* all used bits of 'NIOL_iol_sio_pulse_gen_duration': */
#define MSK_USED_BITS_NIOL_iol_sio_pulse_gen_duration 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_tio_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_tio_cfg     0x0000003C
#define Adr_NIOL_iol_sio_iol_sio_tio_cfg 0x000008BC
#define Adr_NIOL_iol_sio_tio_cfg         0x000008BC
#define DFLT_VAL_NIOL_iol_sio_tio_cfg    0x00000000

#define MSK_NIOL_iol_sio_tio_cfg_en              0x00000001
#define SRT_NIOL_iol_sio_tio_cfg_en              0
#define DFLT_VAL_NIOL_iol_sio_tio_cfg_en         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_cfg_en      0x00000000
#define MSK_NIOL_iol_sio_tio_cfg_max_len         0x0000000e
#define SRT_NIOL_iol_sio_tio_cfg_max_len         1
#define DFLT_VAL_NIOL_iol_sio_tio_cfg_max_len    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_cfg_max_len 0x00000000

/* all used bits of 'NIOL_iol_sio_tio_cfg': */
#define MSK_USED_BITS_NIOL_iol_sio_tio_cfg 0x0000000f

/* --------------------------------------------------------------------- */
/* Register iol_sio_tio_bp */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_tio_bp     0x00000040
#define Adr_NIOL_iol_sio_iol_sio_tio_bp 0x000008C0
#define Adr_NIOL_iol_sio_tio_bp         0x000008C0
#define DFLT_VAL_NIOL_iol_sio_tio_bp    0x00000000

#define MSK_NIOL_iol_sio_tio_bp_val         0x0000ffff
#define SRT_NIOL_iol_sio_tio_bp_val         0
#define DFLT_VAL_NIOL_iol_sio_tio_bp_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_bp_val 0x00000000

/* all used bits of 'NIOL_iol_sio_tio_bp': */
#define MSK_USED_BITS_NIOL_iol_sio_tio_bp 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_sio_tio_sel */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_tio_sel     0x00000044
#define Adr_NIOL_iol_sio_iol_sio_tio_sel 0x000008C4
#define Adr_NIOL_iol_sio_tio_sel         0x000008C4
#define DFLT_VAL_NIOL_iol_sio_tio_sel    0x00000000

#define MSK_NIOL_iol_sio_tio_sel_val         0x00000007
#define SRT_NIOL_iol_sio_tio_sel_val         0
#define DFLT_VAL_NIOL_iol_sio_tio_sel_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_sel_val 0x00000000

/* all used bits of 'NIOL_iol_sio_tio_sel': */
#define MSK_USED_BITS_NIOL_iol_sio_tio_sel 0x00000007

/* --------------------------------------------------------------------- */
/* Register iol_sio_tio */
/* => Configuration of Timed Input Output unit selected by TIO_SEL. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_tio     0x00000048
#define Adr_NIOL_iol_sio_iol_sio_tio 0x000008C8
#define Adr_NIOL_iol_sio_tio         0x000008C8
#define DFLT_VAL_NIOL_iol_sio_tio    0x00000000

#define MSK_NIOL_iol_sio_tio_mode             0x00000003
#define SRT_NIOL_iol_sio_tio_mode             0
#define DFLT_VAL_NIOL_iol_sio_tio_mode        0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_mode     0x00000000
#define MSK_NIOL_iol_sio_tio_dido_sel         0x0000003c
#define SRT_NIOL_iol_sio_tio_dido_sel         2
#define DFLT_VAL_NIOL_iol_sio_tio_dido_sel    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_dido_sel 0x00000000
#define MSK_NIOL_iol_sio_tio_edge             0x000000c0
#define SRT_NIOL_iol_sio_tio_edge             6
#define DFLT_VAL_NIOL_iol_sio_tio_edge        0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_tio_edge     0x00000000

/* all used bits of 'NIOL_iol_sio_tio': */
#define MSK_USED_BITS_NIOL_iol_sio_tio 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_ctrl */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_ctrl     0x0000004C
#define Adr_NIOL_iol_sio_iol_sio_dma_ctrl 0x000008CC
#define Adr_NIOL_iol_sio_dma_ctrl         0x000008CC
#define DFLT_VAL_NIOL_iol_sio_dma_ctrl    0x00000000

#define MSK_NIOL_iol_sio_dma_ctrl_adr_next_clr         0x00000001
#define SRT_NIOL_iol_sio_dma_ctrl_adr_next_clr         0
#define DFLT_VAL_NIOL_iol_sio_dma_ctrl_adr_next_clr    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ctrl_adr_next_clr 0x00000000
#define MSK_NIOL_iol_sio_dma_ctrl_adr_now_clr          0x00000002
#define SRT_NIOL_iol_sio_dma_ctrl_adr_now_clr          1
#define DFLT_VAL_NIOL_iol_sio_dma_ctrl_adr_now_clr     0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ctrl_adr_now_clr  0x00000000
#define MSK_NIOL_iol_sio_dma_ctrl_adr_prev_clr         0x00000004
#define SRT_NIOL_iol_sio_dma_ctrl_adr_prev_clr         2
#define DFLT_VAL_NIOL_iol_sio_dma_ctrl_adr_prev_clr    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ctrl_adr_prev_clr 0x00000000
#define MSK_NIOL_iol_sio_dma_ctrl_next                 0x00000008
#define SRT_NIOL_iol_sio_dma_ctrl_next                 3
#define DFLT_VAL_NIOL_iol_sio_dma_ctrl_next            0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ctrl_next         0x00000000

/* all used bits of 'NIOL_iol_sio_dma_ctrl': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_ctrl 0x0000000f

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_adr_next */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_adr_next     0x00000050
#define Adr_NIOL_iol_sio_iol_sio_dma_adr_next 0x000008D0
#define Adr_NIOL_iol_sio_dma_adr_next         0x000008D0
#define DFLT_VAL_NIOL_iol_sio_dma_adr_next    0x00000000

#define MSK_NIOL_iol_sio_dma_adr_next_val         0x0000fffe
#define SRT_NIOL_iol_sio_dma_adr_next_val         1
#define DFLT_VAL_NIOL_iol_sio_dma_adr_next_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_adr_next_val 0x00000000

/* all used bits of 'NIOL_iol_sio_dma_adr_next': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_adr_next 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_adr_now */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_adr_now     0x00000054
#define Adr_NIOL_iol_sio_iol_sio_dma_adr_now 0x000008D4
#define Adr_NIOL_iol_sio_dma_adr_now         0x000008D4
#define DFLT_VAL_NIOL_iol_sio_dma_adr_now    0x00000000

#define MSK_NIOL_iol_sio_dma_adr_now_val         0x0000fffe
#define SRT_NIOL_iol_sio_dma_adr_now_val         1
#define DFLT_VAL_NIOL_iol_sio_dma_adr_now_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_adr_now_val 0x00000000

/* all used bits of 'NIOL_iol_sio_dma_adr_now': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_adr_now 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_adr_prev */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_adr_prev     0x00000058
#define Adr_NIOL_iol_sio_iol_sio_dma_adr_prev 0x000008D8
#define Adr_NIOL_iol_sio_dma_adr_prev         0x000008D8
#define DFLT_VAL_NIOL_iol_sio_dma_adr_prev    0x00000000

#define MSK_NIOL_iol_sio_dma_adr_prev_val         0x0000fffe
#define SRT_NIOL_iol_sio_dma_adr_prev_val         1
#define DFLT_VAL_NIOL_iol_sio_dma_adr_prev_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_adr_prev_val 0x00000000

/* all used bits of 'NIOL_iol_sio_dma_adr_prev': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_adr_prev 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_ac_high */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_ac_high     0x0000005C
#define Adr_NIOL_iol_sio_iol_sio_dma_ac_high 0x000008DC
#define Adr_NIOL_iol_sio_dma_ac_high         0x000008DC
#define DFLT_VAL_NIOL_iol_sio_dma_ac_high    0x00000000

#define MSK_NIOL_iol_sio_dma_ac_high_val         0x0000ffe0
#define SRT_NIOL_iol_sio_dma_ac_high_val         5
#define DFLT_VAL_NIOL_iol_sio_dma_ac_high_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ac_high_val 0x00000000

/* all used bits of 'NIOL_iol_sio_dma_ac_high': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_ac_high 0x0000ffe0

/* --------------------------------------------------------------------- */
/* Register iol_sio_dma_ac_low */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_dma_ac_low     0x00000060
#define Adr_NIOL_iol_sio_iol_sio_dma_ac_low 0x000008E0
#define Adr_NIOL_iol_sio_dma_ac_low         0x000008E0
#define DFLT_VAL_NIOL_iol_sio_dma_ac_low    0x00000000

#define MSK_NIOL_iol_sio_dma_ac_low_val         0x0000ffe0
#define SRT_NIOL_iol_sio_dma_ac_low_val         5
#define DFLT_VAL_NIOL_iol_sio_dma_ac_low_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_dma_ac_low_val 0x00000000

/* all used bits of 'NIOL_iol_sio_dma_ac_low': */
#define MSK_USED_BITS_NIOL_iol_sio_dma_ac_low 0x0000ffe0

/* --------------------------------------------------------------------- */
/* Register iol_sio_irq_raw */
/* => Writing a '1' to a bit position with an event type IRQ will clear the event flag. */
/*    Writing to bit positions with a 'status' type IRQ has no effect. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_irq_raw     0x00000064
#define Adr_NIOL_iol_sio_iol_sio_irq_raw 0x000008E4
#define Adr_NIOL_iol_sio_irq_raw         0x000008E4
#define DFLT_VAL_NIOL_iol_sio_irq_raw    0x00000000

#define MSK_NIOL_iol_sio_irq_raw_pulse_gen_idle            0x00000001
#define SRT_NIOL_iol_sio_irq_raw_pulse_gen_idle            0
#define DFLT_VAL_NIOL_iol_sio_irq_raw_pulse_gen_idle       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_pulse_gen_idle    0x00000000
#define MSK_NIOL_iol_sio_irq_raw_prev_completed            0x00000002
#define SRT_NIOL_iol_sio_irq_raw_prev_completed            1
#define DFLT_VAL_NIOL_iol_sio_irq_raw_prev_completed       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_prev_completed    0x00000000
#define MSK_NIOL_iol_sio_irq_raw_next_empty                0x00000004
#define SRT_NIOL_iol_sio_irq_raw_next_empty                2
#define DFLT_VAL_NIOL_iol_sio_irq_raw_next_empty           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_next_empty        0x00000000
#define MSK_NIOL_iol_sio_irq_raw_next_underrun_evt         0x00000008
#define SRT_NIOL_iol_sio_irq_raw_next_underrun_evt         3
#define DFLT_VAL_NIOL_iol_sio_irq_raw_next_underrun_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_next_underrun_evt 0x00000000
#define MSK_NIOL_iol_sio_irq_raw_ac_err_evt                0x00000010
#define SRT_NIOL_iol_sio_irq_raw_ac_err_evt                4
#define DFLT_VAL_NIOL_iol_sio_irq_raw_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_ac_err_evt        0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio0_err_evt              0x00000020
#define SRT_NIOL_iol_sio_irq_raw_tio0_err_evt              5
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio0_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio0_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio1_err_evt              0x00000040
#define SRT_NIOL_iol_sio_irq_raw_tio1_err_evt              6
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio1_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio1_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio2_err_evt              0x00000080
#define SRT_NIOL_iol_sio_irq_raw_tio2_err_evt              7
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio2_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio2_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio3_err_evt              0x00000100
#define SRT_NIOL_iol_sio_irq_raw_tio3_err_evt              8
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio3_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio3_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio4_err_evt              0x00000200
#define SRT_NIOL_iol_sio_irq_raw_tio4_err_evt              9
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio4_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio5_err_evt              0x00000400
#define SRT_NIOL_iol_sio_irq_raw_tio5_err_evt              10
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio5_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio5_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio6_err_evt              0x00000800
#define SRT_NIOL_iol_sio_irq_raw_tio6_err_evt              11
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio6_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio6_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_raw_tio7_err_evt              0x00001000
#define SRT_NIOL_iol_sio_irq_raw_tio7_err_evt              12
#define DFLT_VAL_NIOL_iol_sio_irq_raw_tio7_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_raw_tio7_err_evt      0x00000000

/* all used bits of 'NIOL_iol_sio_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_sio_irq_raw 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_sio_irq_masked */
/* => Shows status of masked IRQs (as connected to IRQ controller). */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_irq_masked     0x00000068
#define Adr_NIOL_iol_sio_iol_sio_irq_masked 0x000008E8
#define Adr_NIOL_iol_sio_irq_masked         0x000008E8

#define MSK_NIOL_iol_sio_irq_masked_pulse_gen_idle    0x00000001
#define SRT_NIOL_iol_sio_irq_masked_pulse_gen_idle    0
#define MSK_NIOL_iol_sio_irq_masked_prev_completed    0x00000002
#define SRT_NIOL_iol_sio_irq_masked_prev_completed    1
#define MSK_NIOL_iol_sio_irq_masked_next_empty        0x00000004
#define SRT_NIOL_iol_sio_irq_masked_next_empty        2
#define MSK_NIOL_iol_sio_irq_masked_next_underrun_evt 0x00000008
#define SRT_NIOL_iol_sio_irq_masked_next_underrun_evt 3
#define MSK_NIOL_iol_sio_irq_masked_ac_err_evt        0x00000010
#define SRT_NIOL_iol_sio_irq_masked_ac_err_evt        4
#define MSK_NIOL_iol_sio_irq_masked_tio0_err_evt      0x00000020
#define SRT_NIOL_iol_sio_irq_masked_tio0_err_evt      5
#define MSK_NIOL_iol_sio_irq_masked_tio1_err_evt      0x00000040
#define SRT_NIOL_iol_sio_irq_masked_tio1_err_evt      6
#define MSK_NIOL_iol_sio_irq_masked_tio2_err_evt      0x00000080
#define SRT_NIOL_iol_sio_irq_masked_tio2_err_evt      7
#define MSK_NIOL_iol_sio_irq_masked_tio3_err_evt      0x00000100
#define SRT_NIOL_iol_sio_irq_masked_tio3_err_evt      8
#define MSK_NIOL_iol_sio_irq_masked_tio4_err_evt      0x00000200
#define SRT_NIOL_iol_sio_irq_masked_tio4_err_evt      9
#define MSK_NIOL_iol_sio_irq_masked_tio5_err_evt      0x00000400
#define SRT_NIOL_iol_sio_irq_masked_tio5_err_evt      10
#define MSK_NIOL_iol_sio_irq_masked_tio6_err_evt      0x00000800
#define SRT_NIOL_iol_sio_irq_masked_tio6_err_evt      11
#define MSK_NIOL_iol_sio_irq_masked_tio7_err_evt      0x00001000
#define SRT_NIOL_iol_sio_irq_masked_tio7_err_evt      12

/* all used bits of 'NIOL_iol_sio_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_sio_irq_masked 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_sio_irq_msk_set */
/* => IRQ mask set registerWrite: 1: set the corresponding bit in the IRQ maskRead: returns IRQ mask */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_irq_msk_set     0x0000006C
#define Adr_NIOL_iol_sio_iol_sio_irq_msk_set 0x000008EC
#define Adr_NIOL_iol_sio_irq_msk_set         0x000008EC
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set    0x00000000

#define MSK_NIOL_iol_sio_irq_msk_set_pulse_gen_idle            0x00000001
#define SRT_NIOL_iol_sio_irq_msk_set_pulse_gen_idle            0
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_pulse_gen_idle       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_pulse_gen_idle    0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_prev_completed            0x00000002
#define SRT_NIOL_iol_sio_irq_msk_set_prev_completed            1
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_prev_completed       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_prev_completed    0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_next_empty                0x00000004
#define SRT_NIOL_iol_sio_irq_msk_set_next_empty                2
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_next_empty           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_next_empty        0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_next_underrun_evt         0x00000008
#define SRT_NIOL_iol_sio_irq_msk_set_next_underrun_evt         3
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_next_underrun_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_next_underrun_evt 0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_ac_err_evt                0x00000010
#define SRT_NIOL_iol_sio_irq_msk_set_ac_err_evt                4
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_ac_err_evt        0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio0_err_evt              0x00000020
#define SRT_NIOL_iol_sio_irq_msk_set_tio0_err_evt              5
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio0_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio0_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio1_err_evt              0x00000040
#define SRT_NIOL_iol_sio_irq_msk_set_tio1_err_evt              6
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio1_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio1_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio2_err_evt              0x00000080
#define SRT_NIOL_iol_sio_irq_msk_set_tio2_err_evt              7
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio2_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio2_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio3_err_evt              0x00000100
#define SRT_NIOL_iol_sio_irq_msk_set_tio3_err_evt              8
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio3_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio3_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio4_err_evt              0x00000200
#define SRT_NIOL_iol_sio_irq_msk_set_tio4_err_evt              9
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio4_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio5_err_evt              0x00000400
#define SRT_NIOL_iol_sio_irq_msk_set_tio5_err_evt              10
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio5_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio5_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio6_err_evt              0x00000800
#define SRT_NIOL_iol_sio_irq_msk_set_tio6_err_evt              11
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio6_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio6_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_set_tio7_err_evt              0x00001000
#define SRT_NIOL_iol_sio_irq_msk_set_tio7_err_evt              12
#define DFLT_VAL_NIOL_iol_sio_irq_msk_set_tio7_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_set_tio7_err_evt      0x00000000

/* all used bits of 'NIOL_iol_sio_irq_msk_set': */
#define MSK_USED_BITS_NIOL_iol_sio_irq_msk_set 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_sio_irq_msk_reset */
/* => IRQ mask reset registerWrite: 1: clear the corresponding bit in the IRQ maskRead: returns IRQ mask */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_irq_msk_reset     0x00000070
#define Adr_NIOL_iol_sio_iol_sio_irq_msk_reset 0x000008F0
#define Adr_NIOL_iol_sio_irq_msk_reset         0x000008F0
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset    0x00000000

#define MSK_NIOL_iol_sio_irq_msk_reset_pulse_gen_idle            0x00000001
#define SRT_NIOL_iol_sio_irq_msk_reset_pulse_gen_idle            0
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_pulse_gen_idle       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_pulse_gen_idle    0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_prev_completed            0x00000002
#define SRT_NIOL_iol_sio_irq_msk_reset_prev_completed            1
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_prev_completed       0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_prev_completed    0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_next_empty                0x00000004
#define SRT_NIOL_iol_sio_irq_msk_reset_next_empty                2
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_next_empty           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_next_empty        0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_next_underrun_evt         0x00000008
#define SRT_NIOL_iol_sio_irq_msk_reset_next_underrun_evt         3
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_next_underrun_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_next_underrun_evt 0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_ac_err_evt                0x00000010
#define SRT_NIOL_iol_sio_irq_msk_reset_ac_err_evt                4
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_ac_err_evt           0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_ac_err_evt        0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio0_err_evt              0x00000020
#define SRT_NIOL_iol_sio_irq_msk_reset_tio0_err_evt              5
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio0_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio0_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio1_err_evt              0x00000040
#define SRT_NIOL_iol_sio_irq_msk_reset_tio1_err_evt              6
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio1_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio1_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio2_err_evt              0x00000080
#define SRT_NIOL_iol_sio_irq_msk_reset_tio2_err_evt              7
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio2_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio2_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio3_err_evt              0x00000100
#define SRT_NIOL_iol_sio_irq_msk_reset_tio3_err_evt              8
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio3_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio3_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio4_err_evt              0x00000200
#define SRT_NIOL_iol_sio_irq_msk_reset_tio4_err_evt              9
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio4_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio4_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio5_err_evt              0x00000400
#define SRT_NIOL_iol_sio_irq_msk_reset_tio5_err_evt              10
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio5_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio5_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio6_err_evt              0x00000800
#define SRT_NIOL_iol_sio_irq_msk_reset_tio6_err_evt              11
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio6_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio6_err_evt      0x00000000
#define MSK_NIOL_iol_sio_irq_msk_reset_tio7_err_evt              0x00001000
#define SRT_NIOL_iol_sio_irq_msk_reset_tio7_err_evt              12
#define DFLT_VAL_NIOL_iol_sio_irq_msk_reset_tio7_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_sio_irq_msk_reset_tio7_err_evt      0x00000000

/* all used bits of 'NIOL_iol_sio_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_iol_sio_irq_msk_reset 0x00001fff

/* --------------------------------------------------------------------- */
/* Register iol_sio_irq_no */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_sio_irq_no     0x00000074
#define Adr_NIOL_iol_sio_iol_sio_irq_no 0x000008F4
#define Adr_NIOL_iol_sio_irq_no         0x000008F4

#define MSK_NIOL_iol_sio_irq_no_val 0x0000000f
#define SRT_NIOL_iol_sio_irq_no_val 0

/* all used bits of 'NIOL_iol_sio_irq_no': */
#define MSK_USED_BITS_NIOL_iol_sio_irq_no 0x0000000f


/* ===================================================================== */

/* Area of sync */

/* ===================================================================== */

#define Addr_NIOL_sync 0x00000900

/* --------------------------------------------------------------------- */
/* Register sync_cfg */
/* => Configuration Registers */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_cfg  0x00000000
#define Adr_NIOL_sync_sync_cfg 0x00000900
#define Adr_NIOL_sync_cfg      0x00000900
#define DFLT_VAL_NIOL_sync_cfg 0x00000000

#define MSK_NIOL_sync_cfg_en         0x00000001
#define SRT_NIOL_sync_cfg_en         0
#define DFLT_VAL_NIOL_sync_cfg_en    0x00000000
#define DFLT_BF_VAL_NIOL_sync_cfg_en 0x00000000

/* all used bits of 'NIOL_sync_cfg': */
#define MSK_USED_BITS_NIOL_sync_cfg 0x00000001

/* --------------------------------------------------------------------- */
/* Register sync_timebase_modulus */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase_modulus  0x00000004
#define Adr_NIOL_sync_sync_timebase_modulus 0x00000904
#define Adr_NIOL_sync_timebase_modulus      0x00000904
#define DFLT_VAL_NIOL_sync_timebase_modulus 0x00000000

#define MSK_NIOL_sync_timebase_modulus_val         0x0000ffff
#define SRT_NIOL_sync_timebase_modulus_val         0
#define DFLT_VAL_NIOL_sync_timebase_modulus_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_timebase_modulus_val 0x00000000

/* all used bits of 'NIOL_sync_timebase_modulus': */
#define MSK_USED_BITS_NIOL_sync_timebase_modulus 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_0_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_0_rld  0x00000008
#define Adr_NIOL_sync_sync_sub_phase_0_rld 0x00000908
#define Adr_NIOL_sync_sub_phase_0_rld      0x00000908
#define DFLT_VAL_NIOL_sync_sub_phase_0_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_0_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_0_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_0_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_0_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_0_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_0_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_1_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_1_rld  0x0000000C
#define Adr_NIOL_sync_sync_sub_phase_1_rld 0x0000090C
#define Adr_NIOL_sync_sub_phase_1_rld      0x0000090C
#define DFLT_VAL_NIOL_sync_sub_phase_1_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_1_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_1_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_1_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_1_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_1_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_1_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_2_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_2_rld  0x00000010
#define Adr_NIOL_sync_sync_sub_phase_2_rld 0x00000910
#define Adr_NIOL_sync_sub_phase_2_rld      0x00000910
#define DFLT_VAL_NIOL_sync_sub_phase_2_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_2_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_2_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_2_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_2_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_2_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_2_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_3_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_3_rld  0x00000014
#define Adr_NIOL_sync_sync_sub_phase_3_rld 0x00000914
#define Adr_NIOL_sync_sub_phase_3_rld      0x00000914
#define DFLT_VAL_NIOL_sync_sub_phase_3_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_3_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_3_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_3_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_3_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_3_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_3_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_4_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_4_rld  0x00000018
#define Adr_NIOL_sync_sync_sub_phase_4_rld 0x00000918
#define Adr_NIOL_sync_sub_phase_4_rld      0x00000918
#define DFLT_VAL_NIOL_sync_sub_phase_4_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_4_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_4_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_4_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_4_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_4_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_4_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_5_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_5_rld  0x0000001C
#define Adr_NIOL_sync_sync_sub_phase_5_rld 0x0000091C
#define Adr_NIOL_sync_sub_phase_5_rld      0x0000091C
#define DFLT_VAL_NIOL_sync_sub_phase_5_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_5_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_5_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_5_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_5_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_5_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_5_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_6_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_6_rld  0x00000020
#define Adr_NIOL_sync_sync_sub_phase_6_rld 0x00000920
#define Adr_NIOL_sync_sub_phase_6_rld      0x00000920
#define DFLT_VAL_NIOL_sync_sub_phase_6_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_6_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_6_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_6_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_6_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_6_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_6_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_7_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_7_rld  0x00000024
#define Adr_NIOL_sync_sync_sub_phase_7_rld 0x00000924
#define Adr_NIOL_sync_sub_phase_7_rld      0x00000924
#define DFLT_VAL_NIOL_sync_sub_phase_7_rld 0x00000000

#define MSK_NIOL_sync_sub_phase_7_rld_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_7_rld_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_7_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_7_rld_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_7_rld': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_7_rld 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_cmd_do_sync */
/* => Command Register */
/*     */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_cmd_do_sync  0x00000028
#define Adr_NIOL_sync_sync_cmd_do_sync 0x00000928
#define Adr_NIOL_sync_cmd_do_sync      0x00000928
#define DFLT_VAL_NIOL_sync_cmd_do_sync 0x00000000

#define MSK_NIOL_sync_cmd_do_sync_read_sync         0x00000001
#define SRT_NIOL_sync_cmd_do_sync_read_sync         0
#define DFLT_VAL_NIOL_sync_cmd_do_sync_read_sync    0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_read_sync 0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync0             0x00000002
#define SRT_NIOL_sync_cmd_do_sync_sync0             1
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync0        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync0     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync1             0x00000004
#define SRT_NIOL_sync_cmd_do_sync_sync1             2
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync1        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync1     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync2             0x00000008
#define SRT_NIOL_sync_cmd_do_sync_sync2             3
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync2        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync2     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync3             0x00000010
#define SRT_NIOL_sync_cmd_do_sync_sync3             4
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync3        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync3     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync4             0x00000020
#define SRT_NIOL_sync_cmd_do_sync_sync4             5
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync4        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync4     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync5             0x00000040
#define SRT_NIOL_sync_cmd_do_sync_sync5             6
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync5        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync5     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync6             0x00000080
#define SRT_NIOL_sync_cmd_do_sync_sync6             7
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync6        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync6     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync7             0x00000100
#define SRT_NIOL_sync_cmd_do_sync_sync7             8
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync7        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync7     0x00000000
#define MSK_NIOL_sync_cmd_do_sync_sync8             0x00000200
#define SRT_NIOL_sync_cmd_do_sync_sync8             9
#define DFLT_VAL_NIOL_sync_cmd_do_sync_sync8        0x00000000
#define DFLT_BF_VAL_NIOL_sync_cmd_do_sync_sync8     0x00000000

/* all used bits of 'NIOL_sync_cmd_do_sync': */
#define MSK_USED_BITS_NIOL_sync_cmd_do_sync 0x000003ff

/* --------------------------------------------------------------------- */
/* Register sync_write_sync_ctrl */
/* => Write Sync */
/*    When a write sync occurs all write sync (*_WS) registers which have their corresponding WRITE_SYNC_CTRL.*written flags set are transfered to their corresponding state registers. */
/*    The write sync is connected to sync generator sync[0]. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_write_sync_ctrl  0x0000002C
#define Adr_NIOL_sync_sync_write_sync_ctrl 0x0000092C
#define Adr_NIOL_sync_write_sync_ctrl      0x0000092C
#define DFLT_VAL_NIOL_sync_write_sync_ctrl 0x00000000

#define MSK_NIOL_sync_write_sync_ctrl_timebase_ws_written               0x00000001
#define SRT_NIOL_sync_write_sync_ctrl_timebase_ws_written               0
#define DFLT_VAL_NIOL_sync_write_sync_ctrl_timebase_ws_written          0x00000000
#define DFLT_BF_VAL_NIOL_sync_write_sync_ctrl_timebase_ws_written       0x00000000
#define MSK_NIOL_sync_write_sync_ctrl_timebase_inc_ws_written           0x00000002
#define SRT_NIOL_sync_write_sync_ctrl_timebase_inc_ws_written           1
#define DFLT_VAL_NIOL_sync_write_sync_ctrl_timebase_inc_ws_written      0x00000000
#define DFLT_BF_VAL_NIOL_sync_write_sync_ctrl_timebase_inc_ws_written   0x00000000
#define MSK_NIOL_sync_write_sync_ctrl_base_phase_rld_ws_written         0x00000004
#define SRT_NIOL_sync_write_sync_ctrl_base_phase_rld_ws_written         2
#define DFLT_VAL_NIOL_sync_write_sync_ctrl_base_phase_rld_ws_written    0x00000000
#define DFLT_BF_VAL_NIOL_sync_write_sync_ctrl_base_phase_rld_ws_written 0x00000000
#define MSK_NIOL_sync_write_sync_ctrl_base_phase_ws_written             0x00000008
#define SRT_NIOL_sync_write_sync_ctrl_base_phase_ws_written             3
#define DFLT_VAL_NIOL_sync_write_sync_ctrl_base_phase_ws_written        0x00000000
#define DFLT_BF_VAL_NIOL_sync_write_sync_ctrl_base_phase_ws_written     0x00000000
#define MSK_NIOL_sync_write_sync_ctrl_sub_phase_ws_written              0x00000010
#define SRT_NIOL_sync_write_sync_ctrl_sub_phase_ws_written              4
#define DFLT_VAL_NIOL_sync_write_sync_ctrl_sub_phase_ws_written         0x00000000
#define DFLT_BF_VAL_NIOL_sync_write_sync_ctrl_sub_phase_ws_written      0x00000000

/* all used bits of 'NIOL_sync_write_sync_ctrl': */
#define MSK_USED_BITS_NIOL_sync_write_sync_ctrl 0x0000001f

/* --------------------------------------------------------------------- */
/* Register sync_timebase_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase_ws  0x00000030
#define Adr_NIOL_sync_sync_timebase_ws 0x00000930
#define Adr_NIOL_sync_timebase_ws      0x00000930
#define DFLT_VAL_NIOL_sync_timebase_ws 0x00000000

#define MSK_NIOL_sync_timebase_ws_val         0x0000ffff
#define SRT_NIOL_sync_timebase_ws_val         0
#define DFLT_VAL_NIOL_sync_timebase_ws_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_timebase_ws_val 0x00000000

/* all used bits of 'NIOL_sync_timebase_ws': */
#define MSK_USED_BITS_NIOL_sync_timebase_ws 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_timebase_inc_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase_inc_ws  0x00000034
#define Adr_NIOL_sync_sync_timebase_inc_ws 0x00000934
#define Adr_NIOL_sync_timebase_inc_ws      0x00000934
#define DFLT_VAL_NIOL_sync_timebase_inc_ws 0x00000000

#define MSK_NIOL_sync_timebase_inc_ws_val         0x0000ffff
#define SRT_NIOL_sync_timebase_inc_ws_val         0
#define DFLT_VAL_NIOL_sync_timebase_inc_ws_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_timebase_inc_ws_val 0x00000000

/* all used bits of 'NIOL_sync_timebase_inc_ws': */
#define MSK_USED_BITS_NIOL_sync_timebase_inc_ws 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_base_phase_rld_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_base_phase_rld_ws  0x00000038
#define Adr_NIOL_sync_sync_base_phase_rld_ws 0x00000938
#define Adr_NIOL_sync_base_phase_rld_ws      0x00000938
#define DFLT_VAL_NIOL_sync_base_phase_rld_ws 0x00000000

#define MSK_NIOL_sync_base_phase_rld_ws_val         0x0000ffff
#define SRT_NIOL_sync_base_phase_rld_ws_val         0
#define DFLT_VAL_NIOL_sync_base_phase_rld_ws_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_base_phase_rld_ws_val 0x00000000

/* all used bits of 'NIOL_sync_base_phase_rld_ws': */
#define MSK_USED_BITS_NIOL_sync_base_phase_rld_ws 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_base_phase_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_base_phase_ws  0x0000003C
#define Adr_NIOL_sync_sync_base_phase_ws 0x0000093C
#define Adr_NIOL_sync_base_phase_ws      0x0000093C
#define DFLT_VAL_NIOL_sync_base_phase_ws 0x00000000

#define MSK_NIOL_sync_base_phase_ws_val         0x0000ffff
#define SRT_NIOL_sync_base_phase_ws_val         0
#define DFLT_VAL_NIOL_sync_base_phase_ws_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_base_phase_ws_val 0x00000000

/* all used bits of 'NIOL_sync_base_phase_ws': */
#define MSK_USED_BITS_NIOL_sync_base_phase_ws 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_ws */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_ws  0x00000040
#define Adr_NIOL_sync_sync_sub_phase_ws 0x00000940
#define Adr_NIOL_sync_sub_phase_ws      0x00000940
#define DFLT_VAL_NIOL_sync_sub_phase_ws 0x00000000

#define MSK_NIOL_sync_sub_phase_ws_val                   0x000007ff
#define SRT_NIOL_sync_sub_phase_ws_val                   0
#define DFLT_VAL_NIOL_sync_sub_phase_ws_val              0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_ws_val           0x00000000
#define MSK_NIOL_sync_sub_phase_ws_sub_phase_sel         0x00003800
#define SRT_NIOL_sync_sub_phase_ws_sub_phase_sel         11
#define DFLT_VAL_NIOL_sync_sub_phase_ws_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_ws_sub_phase_sel 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_ws': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_ws 0x00003fff

/* --------------------------------------------------------------------- */
/* Register sync_timebase */
/* => State */
/*    The registers TIMEBASE, TIMEBASE_INC, BASE_PHASE* and SUB_PHASE_* represent the dynamic state of the synchronization unit. */
/*    Directly writing to these registers is only recommended during startup (CFG.en=0). During operation they shall be set with at precisely defined time using the *_WS registers and a write sync. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase  0x00000044
#define Adr_NIOL_sync_sync_timebase 0x00000944
#define Adr_NIOL_sync_timebase      0x00000944
#define DFLT_VAL_NIOL_sync_timebase 0x00000000

#define MSK_NIOL_sync_timebase_val         0x0000ffff
#define SRT_NIOL_sync_timebase_val         0
#define DFLT_VAL_NIOL_sync_timebase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_timebase_val 0x00000000

/* all used bits of 'NIOL_sync_timebase': */
#define MSK_USED_BITS_NIOL_sync_timebase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_timebase_inc */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase_inc  0x00000048
#define Adr_NIOL_sync_sync_timebase_inc 0x00000948
#define Adr_NIOL_sync_timebase_inc      0x00000948
#define DFLT_VAL_NIOL_sync_timebase_inc 0x00000000

#define MSK_NIOL_sync_timebase_inc_val         0x0000ffff
#define SRT_NIOL_sync_timebase_inc_val         0
#define DFLT_VAL_NIOL_sync_timebase_inc_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_timebase_inc_val 0x00000000

/* all used bits of 'NIOL_sync_timebase_inc': */
#define MSK_USED_BITS_NIOL_sync_timebase_inc 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_base_phase_rld */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_base_phase_rld  0x0000004C
#define Adr_NIOL_sync_sync_base_phase_rld 0x0000094C
#define Adr_NIOL_sync_base_phase_rld      0x0000094C
#define DFLT_VAL_NIOL_sync_base_phase_rld 0x00000000

#define MSK_NIOL_sync_base_phase_rld_val         0x0000ffff
#define SRT_NIOL_sync_base_phase_rld_val         0
#define DFLT_VAL_NIOL_sync_base_phase_rld_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_base_phase_rld_val 0x00000000

/* all used bits of 'NIOL_sync_base_phase_rld': */
#define MSK_USED_BITS_NIOL_sync_base_phase_rld 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_base_phase  0x00000050
#define Adr_NIOL_sync_sync_base_phase 0x00000950
#define Adr_NIOL_sync_base_phase      0x00000950
#define DFLT_VAL_NIOL_sync_base_phase 0x00000000

#define MSK_NIOL_sync_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_base_phase_val         0
#define DFLT_VAL_NIOL_sync_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_base_phase': */
#define MSK_USED_BITS_NIOL_sync_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_0 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_0  0x00000054
#define Adr_NIOL_sync_sync_sub_phase_0 0x00000954
#define Adr_NIOL_sync_sub_phase_0      0x00000954
#define DFLT_VAL_NIOL_sync_sub_phase_0 0x00000000

#define MSK_NIOL_sync_sub_phase_0_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_0_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_0_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_0_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_0': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_0 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_1 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_1  0x00000058
#define Adr_NIOL_sync_sync_sub_phase_1 0x00000958
#define Adr_NIOL_sync_sub_phase_1      0x00000958
#define DFLT_VAL_NIOL_sync_sub_phase_1 0x00000000

#define MSK_NIOL_sync_sub_phase_1_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_1_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_1_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_1_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_1': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_1 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_2 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_2  0x0000005C
#define Adr_NIOL_sync_sync_sub_phase_2 0x0000095C
#define Adr_NIOL_sync_sub_phase_2      0x0000095C
#define DFLT_VAL_NIOL_sync_sub_phase_2 0x00000000

#define MSK_NIOL_sync_sub_phase_2_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_2_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_2_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_2_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_2': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_2 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_3 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_3  0x00000060
#define Adr_NIOL_sync_sync_sub_phase_3 0x00000960
#define Adr_NIOL_sync_sub_phase_3      0x00000960
#define DFLT_VAL_NIOL_sync_sub_phase_3 0x00000000

#define MSK_NIOL_sync_sub_phase_3_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_3_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_3_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_3_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_3': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_3 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_4 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_4  0x00000064
#define Adr_NIOL_sync_sync_sub_phase_4 0x00000964
#define Adr_NIOL_sync_sub_phase_4      0x00000964
#define DFLT_VAL_NIOL_sync_sub_phase_4 0x00000000

#define MSK_NIOL_sync_sub_phase_4_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_4_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_4_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_4_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_4': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_4 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_5 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_5  0x00000068
#define Adr_NIOL_sync_sync_sub_phase_5 0x00000968
#define Adr_NIOL_sync_sub_phase_5      0x00000968
#define DFLT_VAL_NIOL_sync_sub_phase_5 0x00000000

#define MSK_NIOL_sync_sub_phase_5_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_5_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_5_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_5_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_5': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_5 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_6 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_6  0x0000006C
#define Adr_NIOL_sync_sync_sub_phase_6 0x0000096C
#define Adr_NIOL_sync_sub_phase_6      0x0000096C
#define DFLT_VAL_NIOL_sync_sub_phase_6 0x00000000

#define MSK_NIOL_sync_sub_phase_6_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_6_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_6_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_6_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_6': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_6 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_7 */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_7  0x00000070
#define Adr_NIOL_sync_sync_sub_phase_7 0x00000970
#define Adr_NIOL_sync_sub_phase_7      0x00000970
#define DFLT_VAL_NIOL_sync_sub_phase_7 0x00000000

#define MSK_NIOL_sync_sub_phase_7_val         0x000007ff
#define SRT_NIOL_sync_sub_phase_7_val         0
#define DFLT_VAL_NIOL_sync_sub_phase_7_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sub_phase_7_val 0x00000000

/* all used bits of 'NIOL_sync_sub_phase_7': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_7 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_read_sync_cfg */
/* => Read Sync */
/*    The read sync registers (*_RS) capture the state registers of the sync unit when an sync_in or sync_in_int sync pulse occurs. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_read_sync_cfg  0x00000074
#define Adr_NIOL_sync_sync_read_sync_cfg 0x00000974
#define Adr_NIOL_sync_read_sync_cfg      0x00000974
#define DFLT_VAL_NIOL_sync_read_sync_cfg 0x00000000

#define MSK_NIOL_sync_read_sync_cfg_src                        0x00000007
#define SRT_NIOL_sync_read_sync_cfg_src                        0
#define DFLT_VAL_NIOL_sync_read_sync_cfg_src                   0x00000000
#define DFLT_BF_VAL_NIOL_sync_read_sync_cfg_src                0x00000000
#define MSK_NIOL_sync_read_sync_cfg_sync_in_edge               0x00000018
#define SRT_NIOL_sync_read_sync_cfg_sync_in_edge               3
#define DFLT_VAL_NIOL_sync_read_sync_cfg_sync_in_edge          0x00000000
#define DFLT_BF_VAL_NIOL_sync_read_sync_cfg_sync_in_edge       0x00000000
#define MSK_NIOL_sync_read_sync_cfg_sub_phase_sel0             0x000000e0
#define SRT_NIOL_sync_read_sync_cfg_sub_phase_sel0             5
#define DFLT_VAL_NIOL_sync_read_sync_cfg_sub_phase_sel0        0x00000000
#define DFLT_BF_VAL_NIOL_sync_read_sync_cfg_sub_phase_sel0     0x00000000
#define MSK_NIOL_sync_read_sync_cfg_sub_phase_sel1             0x00000700
#define SRT_NIOL_sync_read_sync_cfg_sub_phase_sel1             8
#define DFLT_VAL_NIOL_sync_read_sync_cfg_sub_phase_sel1        0x00000000
#define DFLT_BF_VAL_NIOL_sync_read_sync_cfg_sub_phase_sel1     0x00000000
#define MSK_NIOL_sync_read_sync_cfg_sync_in_ifil_thres         0x0000f800
#define SRT_NIOL_sync_read_sync_cfg_sync_in_ifil_thres         11
#define DFLT_VAL_NIOL_sync_read_sync_cfg_sync_in_ifil_thres    0x00000000
#define DFLT_BF_VAL_NIOL_sync_read_sync_cfg_sync_in_ifil_thres 0x00000000

/* all used bits of 'NIOL_sync_read_sync_cfg': */
#define MSK_USED_BITS_NIOL_sync_read_sync_cfg 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_timebase_rs */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_timebase_rs  0x00000078
#define Adr_NIOL_sync_sync_timebase_rs 0x00000978
#define Adr_NIOL_sync_timebase_rs      0x00000978

#define MSK_NIOL_sync_timebase_rs_val 0x0000ffff
#define SRT_NIOL_sync_timebase_rs_val 0

/* all used bits of 'NIOL_sync_timebase_rs': */
#define MSK_USED_BITS_NIOL_sync_timebase_rs 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_base_phase_rs */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_base_phase_rs  0x0000007C
#define Adr_NIOL_sync_sync_base_phase_rs 0x0000097C
#define Adr_NIOL_sync_base_phase_rs      0x0000097C

#define MSK_NIOL_sync_base_phase_rs_val 0x0000ffff
#define SRT_NIOL_sync_base_phase_rs_val 0

/* all used bits of 'NIOL_sync_base_phase_rs': */
#define MSK_USED_BITS_NIOL_sync_base_phase_rs 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_sel0_rs */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_sel0_rs  0x00000080
#define Adr_NIOL_sync_sync_sub_phase_sel0_rs 0x00000980
#define Adr_NIOL_sync_sub_phase_sel0_rs      0x00000980

#define MSK_NIOL_sync_sub_phase_sel0_rs_val 0x000007ff
#define SRT_NIOL_sync_sub_phase_sel0_rs_val 0

/* all used bits of 'NIOL_sync_sub_phase_sel0_rs': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_sel0_rs 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sub_phase_sel1_rs */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sub_phase_sel1_rs  0x00000084
#define Adr_NIOL_sync_sync_sub_phase_sel1_rs 0x00000984
#define Adr_NIOL_sync_sub_phase_sel1_rs      0x00000984

#define MSK_NIOL_sync_sub_phase_sel1_rs_val 0x000007ff
#define SRT_NIOL_sync_sub_phase_sel1_rs_val 0

/* all used bits of 'NIOL_sync_sub_phase_sel1_rs': */
#define MSK_USED_BITS_NIOL_sync_sub_phase_sel1_rs 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_0_cfg */
/* => Sync signal generator. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_0_cfg  0x00000088
#define Adr_NIOL_sync_sync_sync_gen_0_cfg 0x00000988
#define Adr_NIOL_sync_sync_gen_0_cfg      0x00000988
#define DFLT_VAL_NIOL_sync_sync_gen_0_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_0_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_0_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_0_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_0_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_0_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_0_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_0_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_0_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_0_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_0_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_0_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_0_base_phase  0x0000008C
#define Adr_NIOL_sync_sync_sync_gen_0_base_phase 0x0000098C
#define Adr_NIOL_sync_sync_gen_0_base_phase      0x0000098C
#define DFLT_VAL_NIOL_sync_sync_gen_0_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_0_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_0_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_0_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_0_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_0_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_0_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_1_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_1_cfg  0x00000090
#define Adr_NIOL_sync_sync_sync_gen_1_cfg 0x00000990
#define Adr_NIOL_sync_sync_gen_1_cfg      0x00000990
#define DFLT_VAL_NIOL_sync_sync_gen_1_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_1_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_1_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_1_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_1_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_1_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_1_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_1_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_1_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_1_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_1_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_1_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_1_base_phase  0x00000094
#define Adr_NIOL_sync_sync_sync_gen_1_base_phase 0x00000994
#define Adr_NIOL_sync_sync_gen_1_base_phase      0x00000994
#define DFLT_VAL_NIOL_sync_sync_gen_1_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_1_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_1_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_1_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_1_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_1_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_1_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_2_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_2_cfg  0x00000098
#define Adr_NIOL_sync_sync_sync_gen_2_cfg 0x00000998
#define Adr_NIOL_sync_sync_gen_2_cfg      0x00000998
#define DFLT_VAL_NIOL_sync_sync_gen_2_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_2_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_2_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_2_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_2_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_2_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_2_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_2_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_2_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_2_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_2_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_2_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_2_base_phase  0x0000009C
#define Adr_NIOL_sync_sync_sync_gen_2_base_phase 0x0000099C
#define Adr_NIOL_sync_sync_gen_2_base_phase      0x0000099C
#define DFLT_VAL_NIOL_sync_sync_gen_2_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_2_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_2_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_2_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_2_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_2_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_2_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_3_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_3_cfg  0x000000A0
#define Adr_NIOL_sync_sync_sync_gen_3_cfg 0x000009A0
#define Adr_NIOL_sync_sync_gen_3_cfg      0x000009A0
#define DFLT_VAL_NIOL_sync_sync_gen_3_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_3_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_3_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_3_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_3_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_3_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_3_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_3_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_3_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_3_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_3_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_3_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_3_base_phase  0x000000A4
#define Adr_NIOL_sync_sync_sync_gen_3_base_phase 0x000009A4
#define Adr_NIOL_sync_sync_gen_3_base_phase      0x000009A4
#define DFLT_VAL_NIOL_sync_sync_gen_3_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_3_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_3_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_3_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_3_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_3_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_3_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_4_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_4_cfg  0x000000A8
#define Adr_NIOL_sync_sync_sync_gen_4_cfg 0x000009A8
#define Adr_NIOL_sync_sync_gen_4_cfg      0x000009A8
#define DFLT_VAL_NIOL_sync_sync_gen_4_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_4_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_4_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_4_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_4_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_4_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_4_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_4_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_4_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_4_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_4_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_4_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_4_base_phase  0x000000AC
#define Adr_NIOL_sync_sync_sync_gen_4_base_phase 0x000009AC
#define Adr_NIOL_sync_sync_gen_4_base_phase      0x000009AC
#define DFLT_VAL_NIOL_sync_sync_gen_4_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_4_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_4_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_4_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_4_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_4_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_4_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_5_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_5_cfg  0x000000B0
#define Adr_NIOL_sync_sync_sync_gen_5_cfg 0x000009B0
#define Adr_NIOL_sync_sync_gen_5_cfg      0x000009B0
#define DFLT_VAL_NIOL_sync_sync_gen_5_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_5_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_5_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_5_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_5_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_5_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_5_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_5_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_5_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_5_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_5_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_5_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_5_base_phase  0x000000B4
#define Adr_NIOL_sync_sync_sync_gen_5_base_phase 0x000009B4
#define Adr_NIOL_sync_sync_gen_5_base_phase      0x000009B4
#define DFLT_VAL_NIOL_sync_sync_gen_5_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_5_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_5_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_5_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_5_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_5_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_5_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_6_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_6_cfg  0x000000B8
#define Adr_NIOL_sync_sync_sync_gen_6_cfg 0x000009B8
#define Adr_NIOL_sync_sync_gen_6_cfg      0x000009B8
#define DFLT_VAL_NIOL_sync_sync_gen_6_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_6_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_6_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_6_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_6_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_6_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_6_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_6_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_6_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_6_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_6_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_6_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_6_base_phase  0x000000BC
#define Adr_NIOL_sync_sync_sync_gen_6_base_phase 0x000009BC
#define Adr_NIOL_sync_sync_gen_6_base_phase      0x000009BC
#define DFLT_VAL_NIOL_sync_sync_gen_6_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_6_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_6_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_6_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_6_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_6_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_6_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_7_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_7_cfg  0x000000C0
#define Adr_NIOL_sync_sync_sync_gen_7_cfg 0x000009C0
#define Adr_NIOL_sync_sync_gen_7_cfg      0x000009C0
#define DFLT_VAL_NIOL_sync_sync_gen_7_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_7_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_7_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_7_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_7_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_7_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_7_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_7_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_7_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_7_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_7_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_7_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_7_base_phase  0x000000C4
#define Adr_NIOL_sync_sync_sync_gen_7_base_phase 0x000009C4
#define Adr_NIOL_sync_sync_gen_7_base_phase      0x000009C4
#define DFLT_VAL_NIOL_sync_sync_gen_7_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_7_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_7_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_7_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_7_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_7_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_7_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_8_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_8_cfg  0x000000C8
#define Adr_NIOL_sync_sync_sync_gen_8_cfg 0x000009C8
#define Adr_NIOL_sync_sync_gen_8_cfg      0x000009C8
#define DFLT_VAL_NIOL_sync_sync_gen_8_cfg 0x00000000

#define MSK_NIOL_sync_sync_gen_8_cfg_sub_phase_sel         0x0000000f
#define SRT_NIOL_sync_sync_gen_8_cfg_sub_phase_sel         0
#define DFLT_VAL_NIOL_sync_sync_gen_8_cfg_sub_phase_sel    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_8_cfg_sub_phase_sel 0x00000000
#define MSK_NIOL_sync_sync_gen_8_cfg_sub_phase             0x00007ff0
#define SRT_NIOL_sync_sync_gen_8_cfg_sub_phase             4
#define DFLT_VAL_NIOL_sync_sync_gen_8_cfg_sub_phase        0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_8_cfg_sub_phase     0x00000000

/* all used bits of 'NIOL_sync_sync_gen_8_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_8_cfg 0x00007fff

/* --------------------------------------------------------------------- */
/* Register sync_sync_gen_8_base_phase */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_gen_8_base_phase  0x000000CC
#define Adr_NIOL_sync_sync_sync_gen_8_base_phase 0x000009CC
#define Adr_NIOL_sync_sync_gen_8_base_phase      0x000009CC
#define DFLT_VAL_NIOL_sync_sync_gen_8_base_phase 0x00000000

#define MSK_NIOL_sync_sync_gen_8_base_phase_val         0x0000ffff
#define SRT_NIOL_sync_sync_gen_8_base_phase_val         0
#define DFLT_VAL_NIOL_sync_sync_gen_8_base_phase_val    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_gen_8_base_phase_val 0x00000000

/* all used bits of 'NIOL_sync_sync_gen_8_base_phase': */
#define MSK_USED_BITS_NIOL_sync_sync_gen_8_base_phase 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register sync_sync_out_cfg */
/* => Sync Out Generator */
/*    When sync[1] occurs a a pulse is generated on sync_out */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_sync_out_cfg  0x000000D0
#define Adr_NIOL_sync_sync_sync_out_cfg 0x000009D0
#define Adr_NIOL_sync_sync_out_cfg      0x000009D0
#define DFLT_VAL_NIOL_sync_sync_out_cfg 0x00000000

#define MSK_NIOL_sync_sync_out_cfg_polarity         0x00000003
#define SRT_NIOL_sync_sync_out_cfg_polarity         0
#define DFLT_VAL_NIOL_sync_sync_out_cfg_polarity    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_out_cfg_polarity 0x00000000
#define MSK_NIOL_sync_sync_out_cfg_duration         0x000007fc
#define SRT_NIOL_sync_sync_out_cfg_duration         2
#define DFLT_VAL_NIOL_sync_sync_out_cfg_duration    0x00000000
#define DFLT_BF_VAL_NIOL_sync_sync_out_cfg_duration 0x00000000

/* all used bits of 'NIOL_sync_sync_out_cfg': */
#define MSK_USED_BITS_NIOL_sync_sync_out_cfg 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_irq_raw */
/* => Writing a '1' to a bit position with an event type IRQ will clear the event flag. */
/*    Writing to bit positions with a 'status' type IRQ has no effect. */
/*     */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_irq_raw  0x000000D4
#define Adr_NIOL_sync_sync_irq_raw 0x000009D4
#define Adr_NIOL_sync_irq_raw      0x000009D4
#define DFLT_VAL_NIOL_sync_irq_raw 0x00000000

#define MSK_NIOL_sync_irq_raw_base_phase_rld_evt         0x00000001
#define SRT_NIOL_sync_irq_raw_base_phase_rld_evt         0
#define DFLT_VAL_NIOL_sync_irq_raw_base_phase_rld_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_base_phase_rld_evt 0x00000000
#define MSK_NIOL_sync_irq_raw_read_sync_evt              0x00000002
#define SRT_NIOL_sync_irq_raw_read_sync_evt              1
#define DFLT_VAL_NIOL_sync_irq_raw_read_sync_evt         0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_read_sync_evt      0x00000000
#define MSK_NIOL_sync_irq_raw_sync0_evt                  0x00000004
#define SRT_NIOL_sync_irq_raw_sync0_evt                  2
#define DFLT_VAL_NIOL_sync_irq_raw_sync0_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync0_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync1_evt                  0x00000008
#define SRT_NIOL_sync_irq_raw_sync1_evt                  3
#define DFLT_VAL_NIOL_sync_irq_raw_sync1_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync1_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync2_evt                  0x00000010
#define SRT_NIOL_sync_irq_raw_sync2_evt                  4
#define DFLT_VAL_NIOL_sync_irq_raw_sync2_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync2_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync3_evt                  0x00000020
#define SRT_NIOL_sync_irq_raw_sync3_evt                  5
#define DFLT_VAL_NIOL_sync_irq_raw_sync3_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync3_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync4_evt                  0x00000040
#define SRT_NIOL_sync_irq_raw_sync4_evt                  6
#define DFLT_VAL_NIOL_sync_irq_raw_sync4_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync4_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync5_evt                  0x00000080
#define SRT_NIOL_sync_irq_raw_sync5_evt                  7
#define DFLT_VAL_NIOL_sync_irq_raw_sync5_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync5_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync6_evt                  0x00000100
#define SRT_NIOL_sync_irq_raw_sync6_evt                  8
#define DFLT_VAL_NIOL_sync_irq_raw_sync6_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync6_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync7_evt                  0x00000200
#define SRT_NIOL_sync_irq_raw_sync7_evt                  9
#define DFLT_VAL_NIOL_sync_irq_raw_sync7_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync7_evt          0x00000000
#define MSK_NIOL_sync_irq_raw_sync8_evt                  0x00000400
#define SRT_NIOL_sync_irq_raw_sync8_evt                  10
#define DFLT_VAL_NIOL_sync_irq_raw_sync8_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_raw_sync8_evt          0x00000000

/* all used bits of 'NIOL_sync_irq_raw': */
#define MSK_USED_BITS_NIOL_sync_irq_raw 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_irq_masked */
/* => Shows status of masked IRQs (as connected to IRQ controller). */
/*     */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_irq_masked  0x000000D8
#define Adr_NIOL_sync_sync_irq_masked 0x000009D8
#define Adr_NIOL_sync_irq_masked      0x000009D8

#define MSK_NIOL_sync_irq_masked_base_phase_rld_evt 0x00000001
#define SRT_NIOL_sync_irq_masked_base_phase_rld_evt 0
#define MSK_NIOL_sync_irq_masked_read_sync_evt      0x00000002
#define SRT_NIOL_sync_irq_masked_read_sync_evt      1
#define MSK_NIOL_sync_irq_masked_sync0_evt          0x00000004
#define SRT_NIOL_sync_irq_masked_sync0_evt          2
#define MSK_NIOL_sync_irq_masked_sync1_evt          0x00000008
#define SRT_NIOL_sync_irq_masked_sync1_evt          3
#define MSK_NIOL_sync_irq_masked_sync2_evt          0x00000010
#define SRT_NIOL_sync_irq_masked_sync2_evt          4
#define MSK_NIOL_sync_irq_masked_sync3_evt          0x00000020
#define SRT_NIOL_sync_irq_masked_sync3_evt          5
#define MSK_NIOL_sync_irq_masked_sync4_evt          0x00000040
#define SRT_NIOL_sync_irq_masked_sync4_evt          6
#define MSK_NIOL_sync_irq_masked_sync5_evt          0x00000080
#define SRT_NIOL_sync_irq_masked_sync5_evt          7
#define MSK_NIOL_sync_irq_masked_sync6_evt          0x00000100
#define SRT_NIOL_sync_irq_masked_sync6_evt          8
#define MSK_NIOL_sync_irq_masked_sync7_evt          0x00000200
#define SRT_NIOL_sync_irq_masked_sync7_evt          9
#define MSK_NIOL_sync_irq_masked_sync8_evt          0x00000400
#define SRT_NIOL_sync_irq_masked_sync8_evt          10

/* all used bits of 'NIOL_sync_irq_masked': */
#define MSK_USED_BITS_NIOL_sync_irq_masked 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_irq_msk_set */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_irq_msk_set  0x000000DC
#define Adr_NIOL_sync_sync_irq_msk_set 0x000009DC
#define Adr_NIOL_sync_irq_msk_set      0x000009DC
#define DFLT_VAL_NIOL_sync_irq_msk_set 0x00000000

#define MSK_NIOL_sync_irq_msk_set_base_phase_rld_evt         0x00000001
#define SRT_NIOL_sync_irq_msk_set_base_phase_rld_evt         0
#define DFLT_VAL_NIOL_sync_irq_msk_set_base_phase_rld_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_base_phase_rld_evt 0x00000000
#define MSK_NIOL_sync_irq_msk_set_read_sync_evt              0x00000002
#define SRT_NIOL_sync_irq_msk_set_read_sync_evt              1
#define DFLT_VAL_NIOL_sync_irq_msk_set_read_sync_evt         0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_read_sync_evt      0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync0_evt                  0x00000004
#define SRT_NIOL_sync_irq_msk_set_sync0_evt                  2
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync0_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync0_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync1_evt                  0x00000008
#define SRT_NIOL_sync_irq_msk_set_sync1_evt                  3
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync1_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync1_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync2_evt                  0x00000010
#define SRT_NIOL_sync_irq_msk_set_sync2_evt                  4
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync2_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync2_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync3_evt                  0x00000020
#define SRT_NIOL_sync_irq_msk_set_sync3_evt                  5
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync3_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync3_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync4_evt                  0x00000040
#define SRT_NIOL_sync_irq_msk_set_sync4_evt                  6
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync4_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync4_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync5_evt                  0x00000080
#define SRT_NIOL_sync_irq_msk_set_sync5_evt                  7
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync5_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync5_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync6_evt                  0x00000100
#define SRT_NIOL_sync_irq_msk_set_sync6_evt                  8
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync6_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync6_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync7_evt                  0x00000200
#define SRT_NIOL_sync_irq_msk_set_sync7_evt                  9
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync7_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync7_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_set_sync8_evt                  0x00000400
#define SRT_NIOL_sync_irq_msk_set_sync8_evt                  10
#define DFLT_VAL_NIOL_sync_irq_msk_set_sync8_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_set_sync8_evt          0x00000000

/* all used bits of 'NIOL_sync_irq_msk_set': */
#define MSK_USED_BITS_NIOL_sync_irq_msk_set 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_irq_msk_reset */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_irq_msk_reset  0x000000E0
#define Adr_NIOL_sync_sync_irq_msk_reset 0x000009E0
#define Adr_NIOL_sync_irq_msk_reset      0x000009E0
#define DFLT_VAL_NIOL_sync_irq_msk_reset 0x00000000

#define MSK_NIOL_sync_irq_msk_reset_base_phase_rld_evt         0x00000001
#define SRT_NIOL_sync_irq_msk_reset_base_phase_rld_evt         0
#define DFLT_VAL_NIOL_sync_irq_msk_reset_base_phase_rld_evt    0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_base_phase_rld_evt 0x00000000
#define MSK_NIOL_sync_irq_msk_reset_read_sync_evt              0x00000002
#define SRT_NIOL_sync_irq_msk_reset_read_sync_evt              1
#define DFLT_VAL_NIOL_sync_irq_msk_reset_read_sync_evt         0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_read_sync_evt      0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync0_evt                  0x00000004
#define SRT_NIOL_sync_irq_msk_reset_sync0_evt                  2
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync0_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync0_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync1_evt                  0x00000008
#define SRT_NIOL_sync_irq_msk_reset_sync1_evt                  3
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync1_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync1_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync2_evt                  0x00000010
#define SRT_NIOL_sync_irq_msk_reset_sync2_evt                  4
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync2_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync2_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync3_evt                  0x00000020
#define SRT_NIOL_sync_irq_msk_reset_sync3_evt                  5
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync3_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync3_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync4_evt                  0x00000040
#define SRT_NIOL_sync_irq_msk_reset_sync4_evt                  6
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync4_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync4_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync5_evt                  0x00000080
#define SRT_NIOL_sync_irq_msk_reset_sync5_evt                  7
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync5_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync5_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync6_evt                  0x00000100
#define SRT_NIOL_sync_irq_msk_reset_sync6_evt                  8
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync6_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync6_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync7_evt                  0x00000200
#define SRT_NIOL_sync_irq_msk_reset_sync7_evt                  9
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync7_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync7_evt          0x00000000
#define MSK_NIOL_sync_irq_msk_reset_sync8_evt                  0x00000400
#define SRT_NIOL_sync_irq_msk_reset_sync8_evt                  10
#define DFLT_VAL_NIOL_sync_irq_msk_reset_sync8_evt             0x00000000
#define DFLT_BF_VAL_NIOL_sync_irq_msk_reset_sync8_evt          0x00000000

/* all used bits of 'NIOL_sync_irq_msk_reset': */
#define MSK_USED_BITS_NIOL_sync_irq_msk_reset 0x000007ff

/* --------------------------------------------------------------------- */
/* Register sync_irq_no */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_sync_irq_no  0x000000E4
#define Adr_NIOL_sync_sync_irq_no 0x000009E4
#define Adr_NIOL_sync_irq_no      0x000009E4

#define MSK_NIOL_sync_irq_no_val 0x0000000f
#define SRT_NIOL_sync_irq_no_val 0

/* all used bits of 'NIOL_sync_irq_no': */
#define MSK_USED_BITS_NIOL_sync_irq_no 0x0000000f


/* ===================================================================== */

/* AREA iol_uart */
/* Area of iol_uart_a, iol_uart_b, iol_uart_c, iol_uart_d */

/* ===================================================================== */

#define Addr_NIOL_iol_uart_a 0x00000A00
#define Addr_NIOL_iol_uart_b 0x00000B00
#define Addr_NIOL_iol_uart_c 0x00000C00
#define Addr_NIOL_iol_uart_d 0x00000D00

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_cfg        0x00000000
#define Adr_NIOL_iol_uart_a_iol_uart_tx_cfg 0x00000A00
#define Adr_NIOL_iol_uart_b_iol_uart_tx_cfg 0x00000B00
#define Adr_NIOL_iol_uart_c_iol_uart_tx_cfg 0x00000C00
#define Adr_NIOL_iol_uart_d_iol_uart_tx_cfg 0x00000D00
#define DFLT_VAL_NIOL_iol_uart_tx_cfg       0x00000000

#define MSK_NIOL_iol_uart_tx_cfg_en                 0x00000001
#define SRT_NIOL_iol_uart_tx_cfg_en                 0
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_en            0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_en         0x00000000
#define MSK_NIOL_iol_uart_tx_cfg_tx_inv             0x00000002
#define SRT_NIOL_iol_uart_tx_cfg_tx_inv             1
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_tx_inv        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_tx_inv     0x00000000
#define MSK_NIOL_iol_uart_tx_cfg_tx_en_inv          0x00000004
#define SRT_NIOL_iol_uart_tx_cfg_tx_en_inv          2
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_tx_en_inv     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_tx_en_inv  0x00000000
#define MSK_NIOL_iol_uart_tx_cfg_parity             0x00000018
#define SRT_NIOL_iol_uart_tx_cfg_parity             3
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_parity        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_parity     0x00000000
#define MSK_NIOL_iol_uart_tx_cfg_start_cond         0x00000060
#define SRT_NIOL_iol_uart_tx_cfg_start_cond         5
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_start_cond    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_start_cond 0x00000000
#define MSK_NIOL_iol_uart_tx_cfg_back2back          0x00000080
#define SRT_NIOL_iol_uart_tx_cfg_back2back          7
#define DFLT_VAL_NIOL_iol_uart_tx_cfg_back2back     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_cfg_back2back  0x00000000

/* all used bits of 'NIOL_iol_uart_tx_cfg': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_cfg 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_en_shift */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_en_shift        0x00000004
#define Adr_NIOL_iol_uart_a_iol_uart_tx_en_shift 0x00000A04
#define Adr_NIOL_iol_uart_b_iol_uart_tx_en_shift 0x00000B04
#define Adr_NIOL_iol_uart_c_iol_uart_tx_en_shift 0x00000C04
#define Adr_NIOL_iol_uart_d_iol_uart_tx_en_shift 0x00000D04
#define DFLT_VAL_NIOL_iol_uart_tx_en_shift       0x00000000

#define MSK_NIOL_iol_uart_tx_en_shift_val         0x00000003
#define SRT_NIOL_iol_uart_tx_en_shift_val         0
#define DFLT_VAL_NIOL_iol_uart_tx_en_shift_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_en_shift_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_en_shift': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_en_shift 0x00000003

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_en_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_en_cfg        0x00000008
#define Adr_NIOL_iol_uart_a_iol_uart_tx_en_cfg 0x00000A08
#define Adr_NIOL_iol_uart_b_iol_uart_tx_en_cfg 0x00000B08
#define Adr_NIOL_iol_uart_c_iol_uart_tx_en_cfg 0x00000C08
#define Adr_NIOL_iol_uart_d_iol_uart_tx_en_cfg 0x00000D08
#define DFLT_VAL_NIOL_iol_uart_tx_en_cfg       0x00000000

#define MSK_NIOL_iol_uart_tx_en_cfg_pre          0x000000ff
#define SRT_NIOL_iol_uart_tx_en_cfg_pre          0
#define DFLT_VAL_NIOL_iol_uart_tx_en_cfg_pre     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_en_cfg_pre  0x00000000
#define MSK_NIOL_iol_uart_tx_en_cfg_post         0x0000ff00
#define SRT_NIOL_iol_uart_tx_en_cfg_post         8
#define DFLT_VAL_NIOL_iol_uart_tx_en_cfg_post    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_en_cfg_post 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_en_cfg': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_en_cfg 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_tbit */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_tbit        0x0000000C
#define Adr_NIOL_iol_uart_a_iol_uart_tx_tbit 0x00000A0C
#define Adr_NIOL_iol_uart_b_iol_uart_tx_tbit 0x00000B0C
#define Adr_NIOL_iol_uart_c_iol_uart_tx_tbit 0x00000C0C
#define Adr_NIOL_iol_uart_d_iol_uart_tx_tbit 0x00000D0C
#define DFLT_VAL_NIOL_iol_uart_tx_tbit       0x00000000

#define MSK_NIOL_iol_uart_tx_tbit_val         0x0000ffff
#define SRT_NIOL_iol_uart_tx_tbit_val         0
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_tbit': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_tbit 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_tbit_sub */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_tbit_sub        0x00000010
#define Adr_NIOL_iol_uart_a_iol_uart_tx_tbit_sub 0x00000A10
#define Adr_NIOL_iol_uart_b_iol_uart_tx_tbit_sub 0x00000B10
#define Adr_NIOL_iol_uart_c_iol_uart_tx_tbit_sub 0x00000C10
#define Adr_NIOL_iol_uart_d_iol_uart_tx_tbit_sub 0x00000D10
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub       0x00000000

#define MSK_NIOL_iol_uart_tx_tbit_sub_start          0x00000001
#define SRT_NIOL_iol_uart_tx_tbit_sub_start          0
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_start     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_start  0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d0             0x00000002
#define SRT_NIOL_iol_uart_tx_tbit_sub_d0             1
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d0        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d0     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d1             0x00000004
#define SRT_NIOL_iol_uart_tx_tbit_sub_d1             2
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d1        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d1     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d2             0x00000008
#define SRT_NIOL_iol_uart_tx_tbit_sub_d2             3
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d2        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d2     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d3             0x00000010
#define SRT_NIOL_iol_uart_tx_tbit_sub_d3             4
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d3        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d3     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d4             0x00000020
#define SRT_NIOL_iol_uart_tx_tbit_sub_d4             5
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d4        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d4     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d5             0x00000040
#define SRT_NIOL_iol_uart_tx_tbit_sub_d5             6
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d5        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d5     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d6             0x00000080
#define SRT_NIOL_iol_uart_tx_tbit_sub_d6             7
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d6        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d6     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_d7             0x00000100
#define SRT_NIOL_iol_uart_tx_tbit_sub_d7             8
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_d7        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_d7     0x00000000
#define MSK_NIOL_iol_uart_tx_tbit_sub_parity         0x00000200
#define SRT_NIOL_iol_uart_tx_tbit_sub_parity         9
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_sub_parity    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_sub_parity 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_tbit_sub': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_tbit_sub 0x000003ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_tbit_stop_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_tbit_stop_lw        0x00000014
#define Adr_NIOL_iol_uart_a_iol_uart_tx_tbit_stop_lw 0x00000A14
#define Adr_NIOL_iol_uart_b_iol_uart_tx_tbit_stop_lw 0x00000B14
#define Adr_NIOL_iol_uart_c_iol_uart_tx_tbit_stop_lw 0x00000C14
#define Adr_NIOL_iol_uart_d_iol_uart_tx_tbit_stop_lw 0x00000D14
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_stop_lw       0x00000000

#define MSK_NIOL_iol_uart_tx_tbit_stop_lw_val         0x0000ffff
#define SRT_NIOL_iol_uart_tx_tbit_stop_lw_val         0
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_stop_lw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_stop_lw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_tbit_stop_lw': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_tbit_stop_lw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_tbit_stop_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_tbit_stop_hw        0x00000018
#define Adr_NIOL_iol_uart_a_iol_uart_tx_tbit_stop_hw 0x00000A18
#define Adr_NIOL_iol_uart_b_iol_uart_tx_tbit_stop_hw 0x00000B18
#define Adr_NIOL_iol_uart_c_iol_uart_tx_tbit_stop_hw 0x00000C18
#define Adr_NIOL_iol_uart_d_iol_uart_tx_tbit_stop_hw 0x00000D18
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_stop_hw       0x00000000

#define MSK_NIOL_iol_uart_tx_tbit_stop_hw_val         0x00000001
#define SRT_NIOL_iol_uart_tx_tbit_stop_hw_val         0
#define DFLT_VAL_NIOL_iol_uart_tx_tbit_stop_hw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_tbit_stop_hw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_tbit_stop_hw': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_tbit_stop_hw 0x00000001

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_low_water */
/* => TX Status */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_low_water        0x0000001C
#define Adr_NIOL_iol_uart_a_iol_uart_tx_low_water 0x00000A1C
#define Adr_NIOL_iol_uart_b_iol_uart_tx_low_water 0x00000B1C
#define Adr_NIOL_iol_uart_c_iol_uart_tx_low_water 0x00000C1C
#define Adr_NIOL_iol_uart_d_iol_uart_tx_low_water 0x00000D1C
#define DFLT_VAL_NIOL_iol_uart_tx_low_water       0x00000000

#define MSK_NIOL_iol_uart_tx_low_water_val         0x000007ff
#define SRT_NIOL_iol_uart_tx_low_water_val         0
#define DFLT_VAL_NIOL_iol_uart_tx_low_water_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_low_water_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_low_water': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_low_water 0x000007ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_len */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_len        0x00000020
#define Adr_NIOL_iol_uart_a_iol_uart_tx_len 0x00000A20
#define Adr_NIOL_iol_uart_b_iol_uart_tx_len 0x00000B20
#define Adr_NIOL_iol_uart_c_iol_uart_tx_len 0x00000C20
#define Adr_NIOL_iol_uart_d_iol_uart_tx_len 0x00000D20

#define MSK_NIOL_iol_uart_tx_len_val 0x000007ff
#define SRT_NIOL_iol_uart_tx_len_val 0

/* all used bits of 'NIOL_iol_uart_tx_len': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_len 0x000007ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_radr */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_radr        0x00000024
#define Adr_NIOL_iol_uart_a_iol_uart_tx_radr 0x00000A24
#define Adr_NIOL_iol_uart_b_iol_uart_tx_radr 0x00000B24
#define Adr_NIOL_iol_uart_c_iol_uart_tx_radr 0x00000C24
#define Adr_NIOL_iol_uart_d_iol_uart_tx_radr 0x00000D24

#define MSK_NIOL_iol_uart_tx_radr_val 0x0000ffff
#define SRT_NIOL_iol_uart_tx_radr_val 0

/* all used bits of 'NIOL_iol_uart_tx_radr': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_radr 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_cfg */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_cfg        0x00000028
#define Adr_NIOL_iol_uart_a_iol_uart_rx_cfg 0x00000A28
#define Adr_NIOL_iol_uart_b_iol_uart_rx_cfg 0x00000B28
#define Adr_NIOL_iol_uart_c_iol_uart_rx_cfg 0x00000C28
#define Adr_NIOL_iol_uart_d_iol_uart_rx_cfg 0x00000D28
#define DFLT_VAL_NIOL_iol_uart_rx_cfg       0x00000000

#define MSK_NIOL_iol_uart_rx_cfg_en                            0x00000001
#define SRT_NIOL_iol_uart_rx_cfg_en                            0
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_en                       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_en                    0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_rx_inv                        0x00000002
#define SRT_NIOL_iol_uart_rx_cfg_rx_inv                        1
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_rx_inv                   0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_rx_inv                0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_rx_en_inv                     0x00000004
#define SRT_NIOL_iol_uart_rx_cfg_rx_en_inv                     2
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_rx_en_inv                0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_rx_en_inv             0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_parity                        0x00000018
#define SRT_NIOL_iol_uart_rx_cfg_parity                        3
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_parity                   0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_parity                0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_rx_src                        0x00000020
#define SRT_NIOL_iol_uart_rx_cfg_rx_src                        5
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_rx_src                   0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_rx_src                0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_half_duplex                   0x000001c0
#define SRT_NIOL_iol_uart_rx_cfg_half_duplex                   6
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_half_duplex              0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_half_duplex           0x00000000
#define MSK_NIOL_iol_uart_rx_cfg_half_duplex_last_tbit         0x00000e00
#define SRT_NIOL_iol_uart_rx_cfg_half_duplex_last_tbit         9
#define DFLT_VAL_NIOL_iol_uart_rx_cfg_half_duplex_last_tbit    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_cfg_half_duplex_last_tbit 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_cfg': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_cfg 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_timeout */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_timeout        0x0000002C
#define Adr_NIOL_iol_uart_a_iol_uart_rx_timeout 0x00000A2C
#define Adr_NIOL_iol_uart_b_iol_uart_rx_timeout 0x00000B2C
#define Adr_NIOL_iol_uart_c_iol_uart_rx_timeout 0x00000C2C
#define Adr_NIOL_iol_uart_d_iol_uart_rx_timeout 0x00000D2C
#define DFLT_VAL_NIOL_iol_uart_rx_timeout       0x00000000

#define MSK_NIOL_iol_uart_rx_timeout_val         0x0000000f
#define SRT_NIOL_iol_uart_rx_timeout_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_timeout_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_timeout_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_timeout': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_timeout 0x0000000f

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_tbit_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_tbit_lw        0x00000030
#define Adr_NIOL_iol_uart_a_iol_uart_rx_tbit_lw 0x00000A30
#define Adr_NIOL_iol_uart_b_iol_uart_rx_tbit_lw 0x00000B30
#define Adr_NIOL_iol_uart_c_iol_uart_rx_tbit_lw 0x00000C30
#define Adr_NIOL_iol_uart_d_iol_uart_rx_tbit_lw 0x00000D30
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_lw       0x00000000

#define MSK_NIOL_iol_uart_rx_tbit_lw_val         0x0000ffff
#define SRT_NIOL_iol_uart_rx_tbit_lw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_lw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_lw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_tbit_lw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_tbit_lw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_tbit_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_tbit_hw        0x00000034
#define Adr_NIOL_iol_uart_a_iol_uart_rx_tbit_hw 0x00000A34
#define Adr_NIOL_iol_uart_b_iol_uart_rx_tbit_hw 0x00000B34
#define Adr_NIOL_iol_uart_c_iol_uart_rx_tbit_hw 0x00000C34
#define Adr_NIOL_iol_uart_d_iol_uart_rx_tbit_hw 0x00000D34
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_hw       0x00000000

#define MSK_NIOL_iol_uart_rx_tbit_hw_val         0x00000001
#define SRT_NIOL_iol_uart_rx_tbit_hw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_hw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_hw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_tbit_hw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_tbit_hw 0x00000001

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_tbit_sub */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_tbit_sub        0x00000038
#define Adr_NIOL_iol_uart_a_iol_uart_rx_tbit_sub 0x00000A38
#define Adr_NIOL_iol_uart_b_iol_uart_rx_tbit_sub 0x00000B38
#define Adr_NIOL_iol_uart_c_iol_uart_rx_tbit_sub 0x00000C38
#define Adr_NIOL_iol_uart_d_iol_uart_rx_tbit_sub 0x00000D38
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub       0x00000000

#define MSK_NIOL_iol_uart_rx_tbit_sub_start          0x00000001
#define SRT_NIOL_iol_uart_rx_tbit_sub_start          0
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_start     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_start  0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d0             0x00000002
#define SRT_NIOL_iol_uart_rx_tbit_sub_d0             1
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d0        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d0     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d1             0x00000004
#define SRT_NIOL_iol_uart_rx_tbit_sub_d1             2
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d1        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d1     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d2             0x00000008
#define SRT_NIOL_iol_uart_rx_tbit_sub_d2             3
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d2        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d2     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d3             0x00000010
#define SRT_NIOL_iol_uart_rx_tbit_sub_d3             4
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d3        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d3     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d4             0x00000020
#define SRT_NIOL_iol_uart_rx_tbit_sub_d4             5
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d4        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d4     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d5             0x00000040
#define SRT_NIOL_iol_uart_rx_tbit_sub_d5             6
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d5        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d5     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d6             0x00000080
#define SRT_NIOL_iol_uart_rx_tbit_sub_d6             7
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d6        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d6     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_d7             0x00000100
#define SRT_NIOL_iol_uart_rx_tbit_sub_d7             8
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_d7        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_d7     0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_parity         0x00000200
#define SRT_NIOL_iol_uart_rx_tbit_sub_parity         9
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_parity    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_parity 0x00000000
#define MSK_NIOL_iol_uart_rx_tbit_sub_stop           0x00000400
#define SRT_NIOL_iol_uart_rx_tbit_sub_stop           10
#define DFLT_VAL_NIOL_iol_uart_rx_tbit_sub_stop      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_tbit_sub_stop   0x00000000

/* all used bits of 'NIOL_iol_uart_rx_tbit_sub': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_tbit_sub 0x000007ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_startbit_ifil_thres */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_startbit_ifil_thres        0x0000003C
#define Adr_NIOL_iol_uart_a_iol_uart_rx_startbit_ifil_thres 0x00000A3C
#define Adr_NIOL_iol_uart_b_iol_uart_rx_startbit_ifil_thres 0x00000B3C
#define Adr_NIOL_iol_uart_c_iol_uart_rx_startbit_ifil_thres 0x00000C3C
#define Adr_NIOL_iol_uart_d_iol_uart_rx_startbit_ifil_thres 0x00000D3C
#define DFLT_VAL_NIOL_iol_uart_rx_startbit_ifil_thres       0x00000000

#define MSK_NIOL_iol_uart_rx_startbit_ifil_thres_val         0x0000ffff
#define SRT_NIOL_iol_uart_rx_startbit_ifil_thres_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_startbit_ifil_thres_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_startbit_ifil_thres_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_startbit_ifil_thres': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_startbit_ifil_thres 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_startbit_detect_cfg */
/* => Startbit detection configuration */
/*    Note: These options are mostly useful when not using the integral filter for the startbit detection, i.e. \ */
/*    rx_startbit_ifil_thres is set to zero. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_startbit_detect_cfg        0x00000040
#define Adr_NIOL_iol_uart_a_iol_uart_rx_startbit_detect_cfg 0x00000A40
#define Adr_NIOL_iol_uart_b_iol_uart_rx_startbit_detect_cfg 0x00000B40
#define Adr_NIOL_iol_uart_c_iol_uart_rx_startbit_detect_cfg 0x00000C40
#define Adr_NIOL_iol_uart_d_iol_uart_rx_startbit_detect_cfg 0x00000D40
#define DFLT_VAL_NIOL_iol_uart_rx_startbit_detect_cfg       0x00000000

#define MSK_NIOL_iol_uart_rx_startbit_detect_cfg_stopbit_post_thres            0x00007fff
#define SRT_NIOL_iol_uart_rx_startbit_detect_cfg_stopbit_post_thres            0
#define DFLT_VAL_NIOL_iol_uart_rx_startbit_detect_cfg_stopbit_post_thres       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_startbit_detect_cfg_stopbit_post_thres    0x00000000
#define MSK_NIOL_iol_uart_rx_startbit_detect_cfg_allow_stopbit_preempt         0x00008000
#define SRT_NIOL_iol_uart_rx_startbit_detect_cfg_allow_stopbit_preempt         15
#define DFLT_VAL_NIOL_iol_uart_rx_startbit_detect_cfg_allow_stopbit_preempt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_startbit_detect_cfg_allow_stopbit_preempt 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_startbit_detect_cfg': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_startbit_detect_cfg 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_sample_offset_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_sample_offset_lw        0x00000044
#define Adr_NIOL_iol_uart_a_iol_uart_rx_sample_offset_lw 0x00000A44
#define Adr_NIOL_iol_uart_b_iol_uart_rx_sample_offset_lw 0x00000B44
#define Adr_NIOL_iol_uart_c_iol_uart_rx_sample_offset_lw 0x00000C44
#define Adr_NIOL_iol_uart_d_iol_uart_rx_sample_offset_lw 0x00000D44
#define DFLT_VAL_NIOL_iol_uart_rx_sample_offset_lw       0x00000000

#define MSK_NIOL_iol_uart_rx_sample_offset_lw_val         0x0000ffff
#define SRT_NIOL_iol_uart_rx_sample_offset_lw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_sample_offset_lw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_sample_offset_lw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_sample_offset_lw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_sample_offset_lw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_sample_offset_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_sample_offset_hw        0x00000048
#define Adr_NIOL_iol_uart_a_iol_uart_rx_sample_offset_hw 0x00000A48
#define Adr_NIOL_iol_uart_b_iol_uart_rx_sample_offset_hw 0x00000B48
#define Adr_NIOL_iol_uart_c_iol_uart_rx_sample_offset_hw 0x00000C48
#define Adr_NIOL_iol_uart_d_iol_uart_rx_sample_offset_hw 0x00000D48
#define DFLT_VAL_NIOL_iol_uart_rx_sample_offset_hw       0x00000000

#define MSK_NIOL_iol_uart_rx_sample_offset_hw_val         0x00000001
#define SRT_NIOL_iol_uart_rx_sample_offset_hw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_sample_offset_hw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_sample_offset_hw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_sample_offset_hw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_sample_offset_hw 0x00000001

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_sample_len_lw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_sample_len_lw        0x0000004C
#define Adr_NIOL_iol_uart_a_iol_uart_rx_sample_len_lw 0x00000A4C
#define Adr_NIOL_iol_uart_b_iol_uart_rx_sample_len_lw 0x00000B4C
#define Adr_NIOL_iol_uart_c_iol_uart_rx_sample_len_lw 0x00000C4C
#define Adr_NIOL_iol_uart_d_iol_uart_rx_sample_len_lw 0x00000D4C
#define DFLT_VAL_NIOL_iol_uart_rx_sample_len_lw       0x00000000

#define MSK_NIOL_iol_uart_rx_sample_len_lw_val         0x0000ffff
#define SRT_NIOL_iol_uart_rx_sample_len_lw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_sample_len_lw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_sample_len_lw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_sample_len_lw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_sample_len_lw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_sample_len_hw */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_sample_len_hw        0x00000050
#define Adr_NIOL_iol_uart_a_iol_uart_rx_sample_len_hw 0x00000A50
#define Adr_NIOL_iol_uart_b_iol_uart_rx_sample_len_hw 0x00000B50
#define Adr_NIOL_iol_uart_c_iol_uart_rx_sample_len_hw 0x00000C50
#define Adr_NIOL_iol_uart_d_iol_uart_rx_sample_len_hw 0x00000D50
#define DFLT_VAL_NIOL_iol_uart_rx_sample_len_hw       0x00000000

#define MSK_NIOL_iol_uart_rx_sample_len_hw_val         0x00000001
#define SRT_NIOL_iol_uart_rx_sample_len_hw_val         0
#define DFLT_VAL_NIOL_iol_uart_rx_sample_len_hw_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_sample_len_hw_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_sample_len_hw': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_sample_len_hw 0x00000001

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_high_water */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_high_water        0x00000054
#define Adr_NIOL_iol_uart_a_iol_uart_rx_high_water 0x00000A54
#define Adr_NIOL_iol_uart_b_iol_uart_rx_high_water 0x00000B54
#define Adr_NIOL_iol_uart_c_iol_uart_rx_high_water 0x00000C54
#define Adr_NIOL_iol_uart_d_iol_uart_rx_high_water 0x00000D54
#define DFLT_VAL_NIOL_iol_uart_rx_high_water       0x00007800

#define MSK_NIOL_iol_uart_rx_high_water_bytes         0x000007ff
#define SRT_NIOL_iol_uart_rx_high_water_bytes         0
#define DFLT_VAL_NIOL_iol_uart_rx_high_water_bytes    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_high_water_bytes 0x00000000
#define MSK_NIOL_iol_uart_rx_high_water_bits          0x00007800
#define SRT_NIOL_iol_uart_rx_high_water_bits          11
#define DFLT_VAL_NIOL_iol_uart_rx_high_water_bits     0x00007800
#define DFLT_BF_VAL_NIOL_iol_uart_rx_high_water_bits  0x0000000f

/* all used bits of 'NIOL_iol_uart_rx_high_water': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_high_water 0x00007fff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_len */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_len        0x00000058
#define Adr_NIOL_iol_uart_a_iol_uart_rx_len 0x00000A58
#define Adr_NIOL_iol_uart_b_iol_uart_rx_len 0x00000B58
#define Adr_NIOL_iol_uart_c_iol_uart_rx_len 0x00000C58
#define Adr_NIOL_iol_uart_d_iol_uart_rx_len 0x00000D58

#define MSK_NIOL_iol_uart_rx_len_val 0x000007ff
#define SRT_NIOL_iol_uart_rx_len_val 0

/* all used bits of 'NIOL_iol_uart_rx_len': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_len 0x000007ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_len_saved */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_len_saved        0x0000005C
#define Adr_NIOL_iol_uart_a_iol_uart_rx_len_saved 0x00000A5C
#define Adr_NIOL_iol_uart_b_iol_uart_rx_len_saved 0x00000B5C
#define Adr_NIOL_iol_uart_c_iol_uart_rx_len_saved 0x00000C5C
#define Adr_NIOL_iol_uart_d_iol_uart_rx_len_saved 0x00000D5C

#define MSK_NIOL_iol_uart_rx_len_saved_val 0x000007ff
#define SRT_NIOL_iol_uart_rx_len_saved_val 0

/* all used bits of 'NIOL_iol_uart_rx_len_saved': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_len_saved 0x000007ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_buffer */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_buffer        0x00000060
#define Adr_NIOL_iol_uart_a_iol_uart_rx_buffer 0x00000A60
#define Adr_NIOL_iol_uart_b_iol_uart_rx_buffer 0x00000B60
#define Adr_NIOL_iol_uart_c_iol_uart_rx_buffer 0x00000C60
#define Adr_NIOL_iol_uart_d_iol_uart_rx_buffer 0x00000D60

#define MSK_NIOL_iol_uart_rx_buffer_data 0x000000ff
#define SRT_NIOL_iol_uart_rx_buffer_data 0
#define MSK_NIOL_iol_uart_rx_buffer_bits 0x00000f00
#define SRT_NIOL_iol_uart_rx_buffer_bits 8

/* all used bits of 'NIOL_iol_uart_rx_buffer': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_buffer 0x00000fff

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_xor */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_xor        0x00000064
#define Adr_NIOL_iol_uart_a_iol_uart_rx_xor 0x00000A64
#define Adr_NIOL_iol_uart_b_iol_uart_rx_xor 0x00000B64
#define Adr_NIOL_iol_uart_c_iol_uart_rx_xor 0x00000C64
#define Adr_NIOL_iol_uart_d_iol_uart_rx_xor 0x00000D64

#define MSK_NIOL_iol_uart_rx_xor_val 0x000000ff
#define SRT_NIOL_iol_uart_rx_xor_val 0

/* all used bits of 'NIOL_iol_uart_rx_xor': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_xor 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_response_timer */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_response_timer        0x00000068
#define Adr_NIOL_iol_uart_a_iol_uart_response_timer 0x00000A68
#define Adr_NIOL_iol_uart_b_iol_uart_response_timer 0x00000B68
#define Adr_NIOL_iol_uart_c_iol_uart_response_timer 0x00000C68
#define Adr_NIOL_iol_uart_d_iol_uart_response_timer 0x00000D68
#define DFLT_VAL_NIOL_iol_uart_response_timer       0x00000000

#define MSK_NIOL_iol_uart_response_timer_val           0x0000001f
#define SRT_NIOL_iol_uart_response_timer_val           0
#define DFLT_VAL_NIOL_iol_uart_response_timer_val      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_response_timer_val   0x00000000
#define MSK_NIOL_iol_uart_response_timer_cfg           0x00000020
#define SRT_NIOL_iol_uart_response_timer_cfg           5
#define DFLT_VAL_NIOL_iol_uart_response_timer_cfg      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_response_timer_cfg   0x00000000
#define MSK_NIOL_iol_uart_response_timer_start         0x00000040
#define SRT_NIOL_iol_uart_response_timer_start         6
#define DFLT_VAL_NIOL_iol_uart_response_timer_start    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_response_timer_start 0x00000000

/* all used bits of 'NIOL_iol_uart_response_timer': */
#define MSK_USED_BITS_NIOL_iol_uart_response_timer 0x0000007f

/* --------------------------------------------------------------------- */
/* Register iol_uart_dma_ac_high */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_dma_ac_high        0x0000006C
#define Adr_NIOL_iol_uart_a_iol_uart_dma_ac_high 0x00000A6C
#define Adr_NIOL_iol_uart_b_iol_uart_dma_ac_high 0x00000B6C
#define Adr_NIOL_iol_uart_c_iol_uart_dma_ac_high 0x00000C6C
#define Adr_NIOL_iol_uart_d_iol_uart_dma_ac_high 0x00000D6C
#define DFLT_VAL_NIOL_iol_uart_dma_ac_high       0x0000fff0

#define MSK_NIOL_iol_uart_dma_ac_high_val         0x0000fff0
#define SRT_NIOL_iol_uart_dma_ac_high_val         4
#define DFLT_VAL_NIOL_iol_uart_dma_ac_high_val    0x0000fff0
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ac_high_val 0x00000fff

/* all used bits of 'NIOL_iol_uart_dma_ac_high': */
#define MSK_USED_BITS_NIOL_iol_uart_dma_ac_high 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register iol_uart_dma_ac_low */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_dma_ac_low        0x00000070
#define Adr_NIOL_iol_uart_a_iol_uart_dma_ac_low 0x00000A70
#define Adr_NIOL_iol_uart_b_iol_uart_dma_ac_low 0x00000B70
#define Adr_NIOL_iol_uart_c_iol_uart_dma_ac_low 0x00000C70
#define Adr_NIOL_iol_uart_d_iol_uart_dma_ac_low 0x00000D70
#define DFLT_VAL_NIOL_iol_uart_dma_ac_low       0x00000000

#define MSK_NIOL_iol_uart_dma_ac_low_val         0x0000fff0
#define SRT_NIOL_iol_uart_dma_ac_low_val         4
#define DFLT_VAL_NIOL_iol_uart_dma_ac_low_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ac_low_val 0x00000000

/* all used bits of 'NIOL_iol_uart_dma_ac_low': */
#define MSK_USED_BITS_NIOL_iol_uart_dma_ac_low 0x0000fff0

/* --------------------------------------------------------------------- */
/* Register iol_uart_dma_ctrl */
/* =>  */
/* => Mode: W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_dma_ctrl        0x00000074
#define Adr_NIOL_iol_uart_a_iol_uart_dma_ctrl 0x00000A74
#define Adr_NIOL_iol_uart_b_iol_uart_dma_ctrl 0x00000B74
#define Adr_NIOL_iol_uart_c_iol_uart_dma_ctrl 0x00000C74
#define Adr_NIOL_iol_uart_d_iol_uart_dma_ctrl 0x00000D74
#define DFLT_VAL_NIOL_iol_uart_dma_ctrl       0x00000000

#define MSK_NIOL_iol_uart_dma_ctrl_tx_adr_now_skip         0x00000001
#define SRT_NIOL_iol_uart_dma_ctrl_tx_adr_now_skip         0
#define DFLT_VAL_NIOL_iol_uart_dma_ctrl_tx_adr_now_skip    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ctrl_tx_adr_now_skip 0x00000000
#define MSK_NIOL_iol_uart_dma_ctrl_tx_adr_next_clr         0x00000002
#define SRT_NIOL_iol_uart_dma_ctrl_tx_adr_next_clr         1
#define DFLT_VAL_NIOL_iol_uart_dma_ctrl_tx_adr_next_clr    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ctrl_tx_adr_next_clr 0x00000000
#define MSK_NIOL_iol_uart_dma_ctrl_rx_adr_now_skip         0x00000004
#define SRT_NIOL_iol_uart_dma_ctrl_rx_adr_now_skip         2
#define DFLT_VAL_NIOL_iol_uart_dma_ctrl_rx_adr_now_skip    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ctrl_rx_adr_now_skip 0x00000000
#define MSK_NIOL_iol_uart_dma_ctrl_rx_adr_next_clr         0x00000008
#define SRT_NIOL_iol_uart_dma_ctrl_rx_adr_next_clr         3
#define DFLT_VAL_NIOL_iol_uart_dma_ctrl_rx_adr_next_clr    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_dma_ctrl_rx_adr_next_clr 0x00000000

/* all used bits of 'NIOL_iol_uart_dma_ctrl': */
#define MSK_USED_BITS_NIOL_iol_uart_dma_ctrl 0x0000000f

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_adr_next */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_adr_next        0x00000078
#define Adr_NIOL_iol_uart_a_iol_uart_tx_adr_next 0x00000A78
#define Adr_NIOL_iol_uart_b_iol_uart_tx_adr_next 0x00000B78
#define Adr_NIOL_iol_uart_c_iol_uart_tx_adr_next 0x00000C78
#define Adr_NIOL_iol_uart_d_iol_uart_tx_adr_next 0x00000D78
#define DFLT_VAL_NIOL_iol_uart_tx_adr_next       0x00000000

#define MSK_NIOL_iol_uart_tx_adr_next_val         0x0000fffe
#define SRT_NIOL_iol_uart_tx_adr_next_val         1
#define DFLT_VAL_NIOL_iol_uart_tx_adr_next_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_tx_adr_next_val 0x00000000

/* all used bits of 'NIOL_iol_uart_tx_adr_next': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_adr_next 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_uart_tx_adr_now */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_tx_adr_now        0x0000007C
#define Adr_NIOL_iol_uart_a_iol_uart_tx_adr_now 0x00000A7C
#define Adr_NIOL_iol_uart_b_iol_uart_tx_adr_now 0x00000B7C
#define Adr_NIOL_iol_uart_c_iol_uart_tx_adr_now 0x00000C7C
#define Adr_NIOL_iol_uart_d_iol_uart_tx_adr_now 0x00000D7C

#define MSK_NIOL_iol_uart_tx_adr_now_val 0x0000fffe
#define SRT_NIOL_iol_uart_tx_adr_now_val 1

/* all used bits of 'NIOL_iol_uart_tx_adr_now': */
#define MSK_USED_BITS_NIOL_iol_uart_tx_adr_now 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_adr_next */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_adr_next        0x00000080
#define Adr_NIOL_iol_uart_a_iol_uart_rx_adr_next 0x00000A80
#define Adr_NIOL_iol_uart_b_iol_uart_rx_adr_next 0x00000B80
#define Adr_NIOL_iol_uart_c_iol_uart_rx_adr_next 0x00000C80
#define Adr_NIOL_iol_uart_d_iol_uart_rx_adr_next 0x00000D80
#define DFLT_VAL_NIOL_iol_uart_rx_adr_next       0x00000000

#define MSK_NIOL_iol_uart_rx_adr_next_val         0x0000fffe
#define SRT_NIOL_iol_uart_rx_adr_next_val         1
#define DFLT_VAL_NIOL_iol_uart_rx_adr_next_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_rx_adr_next_val 0x00000000

/* all used bits of 'NIOL_iol_uart_rx_adr_next': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_adr_next 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_uart_rx_adr_now */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_rx_adr_now        0x00000084
#define Adr_NIOL_iol_uart_a_iol_uart_rx_adr_now 0x00000A84
#define Adr_NIOL_iol_uart_b_iol_uart_rx_adr_now 0x00000B84
#define Adr_NIOL_iol_uart_c_iol_uart_rx_adr_now 0x00000C84
#define Adr_NIOL_iol_uart_d_iol_uart_rx_adr_now 0x00000D84

#define MSK_NIOL_iol_uart_rx_adr_now_val 0x0000fffe
#define SRT_NIOL_iol_uart_rx_adr_now_val 1

/* all used bits of 'NIOL_iol_uart_rx_adr_now': */
#define MSK_USED_BITS_NIOL_iol_uart_rx_adr_now 0x0000fffe

/* --------------------------------------------------------------------- */
/* Register iol_uart_iol_crc_compression */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_iol_crc_compression        0x00000088
#define Adr_NIOL_iol_uart_a_iol_uart_iol_crc_compression 0x00000A88
#define Adr_NIOL_iol_uart_b_iol_uart_iol_crc_compression 0x00000B88
#define Adr_NIOL_iol_uart_c_iol_uart_iol_crc_compression 0x00000C88
#define Adr_NIOL_iol_uart_d_iol_uart_iol_crc_compression 0x00000D88
#define DFLT_VAL_NIOL_iol_uart_iol_crc_compression       0x00000000

#define MSK_NIOL_iol_uart_iol_crc_compression_val         0x000000ff
#define SRT_NIOL_iol_uart_iol_crc_compression_val         0
#define DFLT_VAL_NIOL_iol_uart_iol_crc_compression_val    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_iol_crc_compression_val 0x00000000

/* all used bits of 'NIOL_iol_uart_iol_crc_compression': */
#define MSK_USED_BITS_NIOL_iol_uart_iol_crc_compression 0x000000ff

/* --------------------------------------------------------------------- */
/* Register iol_uart_irq_raw */
/* => Raw IRQs: */
/*    Read access shows status of unmasked IRQs. */
/*    IRQs are set automatically and reset by writing to this register: */
/*    Write access with '1' resets the appropriate IRQ (if event IRQ, status IRQs must be reset at their source). */
/*    Write access with '0' does not influence this bit. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_irq_raw        0x0000008C
#define Adr_NIOL_iol_uart_a_iol_uart_irq_raw 0x00000A8C
#define Adr_NIOL_iol_uart_b_iol_uart_irq_raw 0x00000B8C
#define Adr_NIOL_iol_uart_c_iol_uart_irq_raw 0x00000C8C
#define Adr_NIOL_iol_uart_d_iol_uart_irq_raw 0x00000D8C
#define DFLT_VAL_NIOL_iol_uart_irq_raw       0x00000000

#define MSK_NIOL_iol_uart_irq_raw_tx_completed_evt            0x00000001
#define SRT_NIOL_iol_uart_irq_raw_tx_completed_evt            0
#define DFLT_VAL_NIOL_iol_uart_irq_raw_tx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_tx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_raw_tx_dma_err_evt              0x00000002
#define SRT_NIOL_iol_uart_irq_raw_tx_dma_err_evt              1
#define DFLT_VAL_NIOL_iol_uart_irq_raw_tx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_tx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_raw_tx_sync_err_evt             0x00000004
#define SRT_NIOL_iol_uart_irq_raw_tx_sync_err_evt             2
#define DFLT_VAL_NIOL_iol_uart_irq_raw_tx_sync_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_tx_sync_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_raw_response_timer_evt          0x00000008
#define SRT_NIOL_iol_uart_irq_raw_response_timer_evt          3
#define DFLT_VAL_NIOL_iol_uart_irq_raw_response_timer_evt     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_response_timer_evt  0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_completed_evt            0x00000010
#define SRT_NIOL_iol_uart_irq_raw_rx_completed_evt            4
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_start_err_evt            0x00000020
#define SRT_NIOL_iol_uart_irq_raw_rx_start_err_evt            5
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_start_err_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_start_err_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_parity_err_evt           0x00000040
#define SRT_NIOL_iol_uart_irq_raw_rx_parity_err_evt           6
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_parity_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_parity_err_evt   0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_stop_err_evt             0x00000080
#define SRT_NIOL_iol_uart_irq_raw_rx_stop_err_evt             7
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_stop_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_stop_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_timeout_evt              0x00000100
#define SRT_NIOL_iol_uart_irq_raw_rx_timeout_evt              8
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_timeout_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_timeout_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_overflow_err_evt         0x00000200
#define SRT_NIOL_iol_uart_irq_raw_rx_overflow_err_evt         9
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_overflow_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_overflow_err_evt 0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_dma_err_evt              0x00000400
#define SRT_NIOL_iol_uart_irq_raw_rx_dma_err_evt              10
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_raw_ac_err_evt                  0x00000800
#define SRT_NIOL_iol_uart_irq_raw_ac_err_evt                  11
#define DFLT_VAL_NIOL_iol_uart_irq_raw_ac_err_evt             0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_ac_err_evt          0x00000000
#define MSK_NIOL_iol_uart_irq_raw_tx_low_water                0x00001000
#define SRT_NIOL_iol_uart_irq_raw_tx_low_water                12
#define DFLT_VAL_NIOL_iol_uart_irq_raw_tx_low_water           0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_tx_low_water        0x00000000
#define MSK_NIOL_iol_uart_irq_raw_tx_adr_next_empty           0x00002000
#define SRT_NIOL_iol_uart_irq_raw_tx_adr_next_empty           13
#define DFLT_VAL_NIOL_iol_uart_irq_raw_tx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_tx_adr_next_empty   0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_high_water               0x00004000
#define SRT_NIOL_iol_uart_irq_raw_rx_high_water               14
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_high_water          0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_high_water       0x00000000
#define MSK_NIOL_iol_uart_irq_raw_rx_adr_next_empty           0x00008000
#define SRT_NIOL_iol_uart_irq_raw_rx_adr_next_empty           15
#define DFLT_VAL_NIOL_iol_uart_irq_raw_rx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_raw_rx_adr_next_empty   0x00000000

/* all used bits of 'NIOL_iol_uart_irq_raw': */
#define MSK_USED_BITS_NIOL_iol_uart_irq_raw 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_irq_mask_set */
/* => IRQ enable mask: */
/*    The IRQ mask enables interrupt requests for corresponding interrupt sources. \ */
/*    As its bits might be changed by different software tasks, \ */
/*    the IRQ mask register is not writable directly, but by set and reset masks: */
/*    Write access with '1' sets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/*    Attention: Before activating interrupt mask, delete old pending interrupts by writing to adr_iol_uart_irq_raw */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_irq_mask_set        0x00000090
#define Adr_NIOL_iol_uart_a_iol_uart_irq_mask_set 0x00000A90
#define Adr_NIOL_iol_uart_b_iol_uart_irq_mask_set 0x00000B90
#define Adr_NIOL_iol_uart_c_iol_uart_irq_mask_set 0x00000C90
#define Adr_NIOL_iol_uart_d_iol_uart_irq_mask_set 0x00000D90
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set       0x00000000

#define MSK_NIOL_iol_uart_irq_mask_set_tx_completed_evt            0x00000001
#define SRT_NIOL_iol_uart_irq_mask_set_tx_completed_evt            0
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_tx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_tx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_tx_dma_err_evt              0x00000002
#define SRT_NIOL_iol_uart_irq_mask_set_tx_dma_err_evt              1
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_tx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_tx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_tx_sync_err_evt             0x00000004
#define SRT_NIOL_iol_uart_irq_mask_set_tx_sync_err_evt             2
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_tx_sync_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_tx_sync_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_response_timer_evt          0x00000008
#define SRT_NIOL_iol_uart_irq_mask_set_response_timer_evt          3
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_response_timer_evt     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_response_timer_evt  0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_completed_evt            0x00000010
#define SRT_NIOL_iol_uart_irq_mask_set_rx_completed_evt            4
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_start_err_evt            0x00000020
#define SRT_NIOL_iol_uart_irq_mask_set_rx_start_err_evt            5
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_start_err_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_start_err_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_parity_err_evt           0x00000040
#define SRT_NIOL_iol_uart_irq_mask_set_rx_parity_err_evt           6
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_parity_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_parity_err_evt   0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_stop_err_evt             0x00000080
#define SRT_NIOL_iol_uart_irq_mask_set_rx_stop_err_evt             7
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_stop_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_stop_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_timeout_evt              0x00000100
#define SRT_NIOL_iol_uart_irq_mask_set_rx_timeout_evt              8
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_timeout_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_timeout_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_overflow_err_evt         0x00000200
#define SRT_NIOL_iol_uart_irq_mask_set_rx_overflow_err_evt         9
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_overflow_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_overflow_err_evt 0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_dma_err_evt              0x00000400
#define SRT_NIOL_iol_uart_irq_mask_set_rx_dma_err_evt              10
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_ac_err_evt                  0x00000800
#define SRT_NIOL_iol_uart_irq_mask_set_ac_err_evt                  11
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_ac_err_evt             0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_ac_err_evt          0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_tx_low_water                0x00001000
#define SRT_NIOL_iol_uart_irq_mask_set_tx_low_water                12
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_tx_low_water           0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_tx_low_water        0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_tx_adr_next_empty           0x00002000
#define SRT_NIOL_iol_uart_irq_mask_set_tx_adr_next_empty           13
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_tx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_tx_adr_next_empty   0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_high_water               0x00004000
#define SRT_NIOL_iol_uart_irq_mask_set_rx_high_water               14
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_high_water          0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_high_water       0x00000000
#define MSK_NIOL_iol_uart_irq_mask_set_rx_adr_next_empty           0x00008000
#define SRT_NIOL_iol_uart_irq_mask_set_rx_adr_next_empty           15
#define DFLT_VAL_NIOL_iol_uart_irq_mask_set_rx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_set_rx_adr_next_empty   0x00000000

/* all used bits of 'NIOL_iol_uart_irq_mask_set': */
#define MSK_USED_BITS_NIOL_iol_uart_irq_mask_set 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_irq_mask_reset */
/* => IRQ disable mask: */
/*    This is the corresponding reset mask to disable interrupt requests for corresponding interrupt sources: */
/*    Write access with '1' resets interrupt mask bit. */
/*    Write access with '0' does not influence this bit. */
/*    Read access shows actual interrupt mask. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_irq_mask_reset        0x00000094
#define Adr_NIOL_iol_uart_a_iol_uart_irq_mask_reset 0x00000A94
#define Adr_NIOL_iol_uart_b_iol_uart_irq_mask_reset 0x00000B94
#define Adr_NIOL_iol_uart_c_iol_uart_irq_mask_reset 0x00000C94
#define Adr_NIOL_iol_uart_d_iol_uart_irq_mask_reset 0x00000D94
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset       0x00000000

#define MSK_NIOL_iol_uart_irq_mask_reset_tx_completed_evt            0x00000001
#define SRT_NIOL_iol_uart_irq_mask_reset_tx_completed_evt            0
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_tx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_tx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_tx_dma_err_evt              0x00000002
#define SRT_NIOL_iol_uart_irq_mask_reset_tx_dma_err_evt              1
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_tx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_tx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_tx_sync_err_evt             0x00000004
#define SRT_NIOL_iol_uart_irq_mask_reset_tx_sync_err_evt             2
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_tx_sync_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_tx_sync_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_response_timer_evt          0x00000008
#define SRT_NIOL_iol_uart_irq_mask_reset_response_timer_evt          3
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_response_timer_evt     0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_response_timer_evt  0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_completed_evt            0x00000010
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_completed_evt            4
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_completed_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_completed_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_start_err_evt            0x00000020
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_start_err_evt            5
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_start_err_evt       0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_start_err_evt    0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_parity_err_evt           0x00000040
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_parity_err_evt           6
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_parity_err_evt      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_parity_err_evt   0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_stop_err_evt             0x00000080
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_stop_err_evt             7
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_stop_err_evt        0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_stop_err_evt     0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_timeout_evt              0x00000100
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_timeout_evt              8
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_timeout_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_timeout_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_overflow_err_evt         0x00000200
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_overflow_err_evt         9
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_overflow_err_evt    0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_overflow_err_evt 0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_dma_err_evt              0x00000400
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_dma_err_evt              10
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_dma_err_evt         0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_dma_err_evt      0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_ac_err_evt                  0x00000800
#define SRT_NIOL_iol_uart_irq_mask_reset_ac_err_evt                  11
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_ac_err_evt             0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_ac_err_evt          0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_tx_low_water                0x00001000
#define SRT_NIOL_iol_uart_irq_mask_reset_tx_low_water                12
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_tx_low_water           0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_tx_low_water        0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_tx_adr_next_empty           0x00002000
#define SRT_NIOL_iol_uart_irq_mask_reset_tx_adr_next_empty           13
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_tx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_tx_adr_next_empty   0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_high_water               0x00004000
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_high_water               14
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_high_water          0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_high_water       0x00000000
#define MSK_NIOL_iol_uart_irq_mask_reset_rx_adr_next_empty           0x00008000
#define SRT_NIOL_iol_uart_irq_mask_reset_rx_adr_next_empty           15
#define DFLT_VAL_NIOL_iol_uart_irq_mask_reset_rx_adr_next_empty      0x00000000
#define DFLT_BF_VAL_NIOL_iol_uart_irq_mask_reset_rx_adr_next_empty   0x00000000

/* all used bits of 'NIOL_iol_uart_irq_mask_reset': */
#define MSK_USED_BITS_NIOL_iol_uart_irq_mask_reset 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_irq_masked */
/* => Masked IRQs: */
/*    Shows status of masked IRQs (as connected to IRQ controller). */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_irq_masked        0x00000098
#define Adr_NIOL_iol_uart_a_iol_uart_irq_masked 0x00000A98
#define Adr_NIOL_iol_uart_b_iol_uart_irq_masked 0x00000B98
#define Adr_NIOL_iol_uart_c_iol_uart_irq_masked 0x00000C98
#define Adr_NIOL_iol_uart_d_iol_uart_irq_masked 0x00000D98

#define MSK_NIOL_iol_uart_irq_masked_tx_completed_evt    0x00000001
#define SRT_NIOL_iol_uart_irq_masked_tx_completed_evt    0
#define MSK_NIOL_iol_uart_irq_masked_tx_dma_err_evt      0x00000002
#define SRT_NIOL_iol_uart_irq_masked_tx_dma_err_evt      1
#define MSK_NIOL_iol_uart_irq_masked_tx_sync_err_evt     0x00000004
#define SRT_NIOL_iol_uart_irq_masked_tx_sync_err_evt     2
#define MSK_NIOL_iol_uart_irq_masked_response_timer_evt  0x00000008
#define SRT_NIOL_iol_uart_irq_masked_response_timer_evt  3
#define MSK_NIOL_iol_uart_irq_masked_rx_completed_evt    0x00000010
#define SRT_NIOL_iol_uart_irq_masked_rx_completed_evt    4
#define MSK_NIOL_iol_uart_irq_masked_rx_start_err_evt    0x00000020
#define SRT_NIOL_iol_uart_irq_masked_rx_start_err_evt    5
#define MSK_NIOL_iol_uart_irq_masked_rx_parity_err_evt   0x00000040
#define SRT_NIOL_iol_uart_irq_masked_rx_parity_err_evt   6
#define MSK_NIOL_iol_uart_irq_masked_rx_stop_err_evt     0x00000080
#define SRT_NIOL_iol_uart_irq_masked_rx_stop_err_evt     7
#define MSK_NIOL_iol_uart_irq_masked_rx_timeout_evt      0x00000100
#define SRT_NIOL_iol_uart_irq_masked_rx_timeout_evt      8
#define MSK_NIOL_iol_uart_irq_masked_rx_overflow_err_evt 0x00000200
#define SRT_NIOL_iol_uart_irq_masked_rx_overflow_err_evt 9
#define MSK_NIOL_iol_uart_irq_masked_rx_dma_err_evt      0x00000400
#define SRT_NIOL_iol_uart_irq_masked_rx_dma_err_evt      10
#define MSK_NIOL_iol_uart_irq_masked_ac_err_evt          0x00000800
#define SRT_NIOL_iol_uart_irq_masked_ac_err_evt          11
#define MSK_NIOL_iol_uart_irq_masked_tx_low_water        0x00001000
#define SRT_NIOL_iol_uart_irq_masked_tx_low_water        12
#define MSK_NIOL_iol_uart_irq_masked_tx_adr_next_empty   0x00002000
#define SRT_NIOL_iol_uart_irq_masked_tx_adr_next_empty   13
#define MSK_NIOL_iol_uart_irq_masked_rx_high_water       0x00004000
#define SRT_NIOL_iol_uart_irq_masked_rx_high_water       14
#define MSK_NIOL_iol_uart_irq_masked_rx_adr_next_empty   0x00008000
#define SRT_NIOL_iol_uart_irq_masked_rx_adr_next_empty   15

/* all used bits of 'NIOL_iol_uart_irq_masked': */
#define MSK_USED_BITS_NIOL_iol_uart_irq_masked 0x0000ffff

/* --------------------------------------------------------------------- */
/* Register iol_uart_irq_no */
/* => Lowest active interrupt: */
/*    Shows the highest prior active IRQ (= lowest IRQ number). */
/*    When no IRQ is pending the number of the highest IRQ plus one is returned. */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_iol_uart_irq_no        0x0000009C
#define Adr_NIOL_iol_uart_a_iol_uart_irq_no 0x00000A9C
#define Adr_NIOL_iol_uart_b_iol_uart_irq_no 0x00000B9C
#define Adr_NIOL_iol_uart_c_iol_uart_irq_no 0x00000C9C
#define Adr_NIOL_iol_uart_d_iol_uart_irq_no 0x00000D9C

#define MSK_NIOL_iol_uart_irq_no_val 0x0000001f
#define SRT_NIOL_iol_uart_irq_no_val 0

/* all used bits of 'NIOL_iol_uart_irq_no': */
#define MSK_USED_BITS_NIOL_iol_uart_irq_no 0x0000001f


/* ===================================================================== */

/* Area of debug */

/* ===================================================================== */

#define Addr_NIOL_debug 0x00001000

/* --------------------------------------------------------------------- */
/* Register debug_dbg_ctrl */
/* => Debug Control DBG_CTRL */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_ctrl   0x00000000
#define Adr_NIOL_debug_debug_dbg_ctrl 0x00001000
#define Adr_NIOL_debug_dbg_ctrl       0x00001000
#define DFLT_VAL_NIOL_debug_dbg_ctrl  0x00000000

#define MSK_NIOL_debug_dbg_ctrl_SSTE         0x00000001
#define SRT_NIOL_debug_dbg_ctrl_SSTE         0
#define DFLT_VAL_NIOL_debug_dbg_ctrl_SSTE    0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ctrl_SSTE 0x00000000
#define MSK_NIOL_debug_dbg_ctrl_HALT         0x00010000
#define SRT_NIOL_debug_dbg_ctrl_HALT         16
#define DFLT_VAL_NIOL_debug_dbg_ctrl_HALT    0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ctrl_HALT 0x00000000

/* all used bits of 'NIOL_debug_dbg_ctrl': */
#define MSK_USED_BITS_NIOL_debug_dbg_ctrl 0x00010001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_hit */
/* => Debug Hit DBG_HIT */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_hit   0x00000004
#define Adr_NIOL_debug_debug_dbg_hit 0x00001004
#define Adr_NIOL_debug_dbg_hit       0x00001004
#define DFLT_VAL_NIOL_debug_dbg_hit  0x00000000

#define MSK_NIOL_debug_dbg_hit_SSTH         0x00000001
#define SRT_NIOL_debug_dbg_hit_SSTH         0
#define DFLT_VAL_NIOL_debug_dbg_hit_SSTH    0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_hit_SSTH 0x00000000
#define MSK_NIOL_debug_dbg_hit_HALT         0x00010000
#define SRT_NIOL_debug_dbg_hit_HALT         16
#define DFLT_VAL_NIOL_debug_dbg_hit_HALT    0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_hit_HALT 0x00000000

/* all used bits of 'NIOL_debug_dbg_hit': */
#define MSK_USED_BITS_NIOL_debug_dbg_hit 0x00010001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_ie */
/* => Debug Interrupt Enable DBG_IE */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_ie   0x00000008
#define Adr_NIOL_debug_debug_dbg_ie 0x00001008
#define Adr_NIOL_debug_dbg_ie       0x00001008
#define DFLT_VAL_NIOL_debug_dbg_ie  0x00000000

#define MSK_NIOL_debug_dbg_ie_IAM           0x00000001
#define SRT_NIOL_debug_dbg_ie_IAM           0
#define DFLT_VAL_NIOL_debug_dbg_ie_IAM      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_IAM   0x00000000
#define MSK_NIOL_debug_dbg_ie_IAF           0x00000002
#define SRT_NIOL_debug_dbg_ie_IAF           1
#define DFLT_VAL_NIOL_debug_dbg_ie_IAF      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_IAF   0x00000000
#define MSK_NIOL_debug_dbg_ie_ILL           0x00000004
#define SRT_NIOL_debug_dbg_ie_ILL           2
#define DFLT_VAL_NIOL_debug_dbg_ie_ILL      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_ILL   0x00000000
#define MSK_NIOL_debug_dbg_ie_BP            0x00000008
#define SRT_NIOL_debug_dbg_ie_BP            3
#define DFLT_VAL_NIOL_debug_dbg_ie_BP       0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_BP    0x00000000
#define MSK_NIOL_debug_dbg_ie_LAM           0x00000010
#define SRT_NIOL_debug_dbg_ie_LAM           4
#define DFLT_VAL_NIOL_debug_dbg_ie_LAM      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_LAM   0x00000000
#define MSK_NIOL_debug_dbg_ie_LAF           0x00000020
#define SRT_NIOL_debug_dbg_ie_LAF           5
#define DFLT_VAL_NIOL_debug_dbg_ie_LAF      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_LAF   0x00000000
#define MSK_NIOL_debug_dbg_ie_SAM           0x00000040
#define SRT_NIOL_debug_dbg_ie_SAM           6
#define DFLT_VAL_NIOL_debug_dbg_ie_SAM      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_SAM   0x00000000
#define MSK_NIOL_debug_dbg_ie_SAF           0x00000080
#define SRT_NIOL_debug_dbg_ie_SAF           7
#define DFLT_VAL_NIOL_debug_dbg_ie_SAF      0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_SAF   0x00000000
#define MSK_NIOL_debug_dbg_ie_ECALL         0x00000800
#define SRT_NIOL_debug_dbg_ie_ECALL         11
#define DFLT_VAL_NIOL_debug_dbg_ie_ECALL    0x00000000
#define DFLT_BF_VAL_NIOL_debug_dbg_ie_ECALL 0x00000000

/* all used bits of 'NIOL_debug_dbg_ie': */
#define MSK_USED_BITS_NIOL_debug_dbg_ie 0x000008ff

/* --------------------------------------------------------------------- */
/* Register debug_dbg_cause */
/* => Debug Cause DBG_CAUSE */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_cause   0x0000000C
#define Adr_NIOL_debug_debug_dbg_cause 0x0000100C
#define Adr_NIOL_debug_dbg_cause       0x0000100C

#define MSK_NIOL_debug_dbg_cause_CAUSE 0x0000001f
#define SRT_NIOL_debug_dbg_cause_CAUSE 0
#define MSK_NIOL_debug_dbg_cause_IRQ   0x80000000
#define SRT_NIOL_debug_dbg_cause_IRQ   31

/* all used bits of 'NIOL_debug_dbg_cause': */
#define MSK_USED_BITS_NIOL_debug_dbg_cause 0x8000001f

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl0 */
/* => Debug Hardware Breakpoint 0 Control (DBG_BPCTRL0) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl0   0x00000040
#define Adr_NIOL_debug_debug_dbg_bpctrl0 0x00001040
#define Adr_NIOL_debug_dbg_bpctrl0       0x00001040

#define MSK_NIOL_debug_dbg_bpctrl0_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl0_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl0': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl0 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata0 */
/* => Debug Hardware Breakpoint 0 DATA (DBG_BPDATA0) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata0   0x00000044
#define Adr_NIOL_debug_debug_dbg_bpdata0 0x00001044
#define Adr_NIOL_debug_dbg_bpdata0       0x00001044

#define MSK_NIOL_debug_dbg_bpdata0_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata0_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata0': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata0 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl1 */
/* => Debug Hardware Breakpoint 1 Control (DBG_BPCTRL1) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl1   0x00000048
#define Adr_NIOL_debug_debug_dbg_bpctrl1 0x00001048
#define Adr_NIOL_debug_dbg_bpctrl1       0x00001048

#define MSK_NIOL_debug_dbg_bpctrl1_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl1_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl1': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl1 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata1 */
/* => Debug Hardware Breakpoint 1 DATA (DBG_BPDATA1) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata1   0x0000004C
#define Adr_NIOL_debug_debug_dbg_bpdata1 0x0000104C
#define Adr_NIOL_debug_dbg_bpdata1       0x0000104C

#define MSK_NIOL_debug_dbg_bpdata1_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata1_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata1': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata1 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl2 */
/* => Debug Hardware Breakpoint 2 Control (DBG_BPCTRL2) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl2   0x00000050
#define Adr_NIOL_debug_debug_dbg_bpctrl2 0x00001050
#define Adr_NIOL_debug_dbg_bpctrl2       0x00001050

#define MSK_NIOL_debug_dbg_bpctrl2_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl2_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl2': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl2 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata2 */
/* => Debug Hardware Breakpoint 2 DATA (DBG_BPDATA2) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata2   0x00000054
#define Adr_NIOL_debug_debug_dbg_bpdata2 0x00001054
#define Adr_NIOL_debug_dbg_bpdata2       0x00001054

#define MSK_NIOL_debug_dbg_bpdata2_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata2_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata2': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata2 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl3 */
/* => Debug Hardware Breakpoint 3 Control (DBG_BPCTRL3) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl3   0x00000058
#define Adr_NIOL_debug_debug_dbg_bpctrl3 0x00001058
#define Adr_NIOL_debug_dbg_bpctrl3       0x00001058

#define MSK_NIOL_debug_dbg_bpctrl3_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl3_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl3': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl3 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata3 */
/* => Debug Hardware Breakpoint 3 DATA (DBG_BPDATA3) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata3   0x0000005C
#define Adr_NIOL_debug_debug_dbg_bpdata3 0x0000105C
#define Adr_NIOL_debug_dbg_bpdata3       0x0000105C

#define MSK_NIOL_debug_dbg_bpdata3_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata3_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata3': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata3 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl4 */
/* => Debug Hardware Breakpoint 4 Control (DBG_BPCTRL4) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl4   0x00000060
#define Adr_NIOL_debug_debug_dbg_bpctrl4 0x00001060
#define Adr_NIOL_debug_dbg_bpctrl4       0x00001060

#define MSK_NIOL_debug_dbg_bpctrl4_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl4_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl4': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl4 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata4 */
/* => Debug Hardware Breakpoint 4 DATA (DBG_BPDATA4) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata4   0x00000064
#define Adr_NIOL_debug_debug_dbg_bpdata4 0x00001064
#define Adr_NIOL_debug_dbg_bpdata4       0x00001064

#define MSK_NIOL_debug_dbg_bpdata4_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata4_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata4': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata4 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl5 */
/* => Debug Hardware Breakpoint 5 Control (DBG_BPCTRL5) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl5   0x00000068
#define Adr_NIOL_debug_debug_dbg_bpctrl5 0x00001068
#define Adr_NIOL_debug_dbg_bpctrl5       0x00001068

#define MSK_NIOL_debug_dbg_bpctrl5_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl5_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl5': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl5 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata5 */
/* => Debug Hardware Breakpoint 5 DATA (DBG_BPDATA5) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata5   0x0000006C
#define Adr_NIOL_debug_debug_dbg_bpdata5 0x0000106C
#define Adr_NIOL_debug_dbg_bpdata5       0x0000106C

#define MSK_NIOL_debug_dbg_bpdata5_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata5_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata5': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata5 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl6 */
/* => Debug Hardware Breakpoint 6 Control (DBG_BPCTRL6) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl6   0x00000070
#define Adr_NIOL_debug_debug_dbg_bpctrl6 0x00001070
#define Adr_NIOL_debug_dbg_bpctrl6       0x00001070

#define MSK_NIOL_debug_dbg_bpctrl6_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl6_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl6': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl6 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata6 */
/* => Debug Hardware Breakpoint 6 DATA (DBG_BPDATA6) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata6   0x00000074
#define Adr_NIOL_debug_debug_dbg_bpdata6 0x00001074
#define Adr_NIOL_debug_dbg_bpdata6       0x00001074

#define MSK_NIOL_debug_dbg_bpdata6_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata6_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata6': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata6 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpctrl7 */
/* => Debug Hardware Breakpoint 7 Control (DBG_BPCTRL7) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpctrl7   0x00000078
#define Adr_NIOL_debug_debug_dbg_bpctrl7 0x00001078
#define Adr_NIOL_debug_dbg_bpctrl7       0x00001078

#define MSK_NIOL_debug_dbg_bpctrl7_IMPL 0x00000001
#define SRT_NIOL_debug_dbg_bpctrl7_IMPL 0

/* all used bits of 'NIOL_debug_dbg_bpctrl7': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpctrl7 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_dbg_bpdata7 */
/* => Debug Hardware Breakpoint 7 DATA (DBG_BPDATA7) */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_dbg_bpdata7   0x0000007C
#define Adr_NIOL_debug_debug_dbg_bpdata7 0x0000107C
#define Adr_NIOL_debug_dbg_bpdata7       0x0000107C

#define MSK_NIOL_debug_dbg_bpdata7_val 0x00000001
#define SRT_NIOL_debug_dbg_bpdata7_val 0

/* all used bits of 'NIOL_debug_dbg_bpdata7': */
#define MSK_USED_BITS_NIOL_debug_dbg_bpdata7 0x00000001

/* --------------------------------------------------------------------- */
/* Register debug_gpr0 */
/* => register x0 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr0   0x00000080
#define Adr_NIOL_debug_debug_gpr0 0x00001080
#define Adr_NIOL_debug_gpr0       0x00001080
#define DFLT_VAL_NIOL_debug_gpr0  0x00000000

#define MSK_NIOL_debug_gpr0_val         0xffffffff
#define SRT_NIOL_debug_gpr0_val         0
#define DFLT_VAL_NIOL_debug_gpr0_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr0_val 0x00000000

/* all used bits of 'NIOL_debug_gpr0': */
#define MSK_USED_BITS_NIOL_debug_gpr0 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr1 */
/* => register x1 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr1   0x00000084
#define Adr_NIOL_debug_debug_gpr1 0x00001084
#define Adr_NIOL_debug_gpr1       0x00001084
#define DFLT_VAL_NIOL_debug_gpr1  0x00000000

#define MSK_NIOL_debug_gpr1_val         0xffffffff
#define SRT_NIOL_debug_gpr1_val         0
#define DFLT_VAL_NIOL_debug_gpr1_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr1_val 0x00000000

/* all used bits of 'NIOL_debug_gpr1': */
#define MSK_USED_BITS_NIOL_debug_gpr1 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr2 */
/* => register x2 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr2   0x00000088
#define Adr_NIOL_debug_debug_gpr2 0x00001088
#define Adr_NIOL_debug_gpr2       0x00001088
#define DFLT_VAL_NIOL_debug_gpr2  0x00000000

#define MSK_NIOL_debug_gpr2_val         0xffffffff
#define SRT_NIOL_debug_gpr2_val         0
#define DFLT_VAL_NIOL_debug_gpr2_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr2_val 0x00000000

/* all used bits of 'NIOL_debug_gpr2': */
#define MSK_USED_BITS_NIOL_debug_gpr2 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr3 */
/* => register x3 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr3   0x0000008C
#define Adr_NIOL_debug_debug_gpr3 0x0000108C
#define Adr_NIOL_debug_gpr3       0x0000108C
#define DFLT_VAL_NIOL_debug_gpr3  0x00000000

#define MSK_NIOL_debug_gpr3_val         0xffffffff
#define SRT_NIOL_debug_gpr3_val         0
#define DFLT_VAL_NIOL_debug_gpr3_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr3_val 0x00000000

/* all used bits of 'NIOL_debug_gpr3': */
#define MSK_USED_BITS_NIOL_debug_gpr3 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr4 */
/* => register x4 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr4   0x00000090
#define Adr_NIOL_debug_debug_gpr4 0x00001090
#define Adr_NIOL_debug_gpr4       0x00001090
#define DFLT_VAL_NIOL_debug_gpr4  0x00000000

#define MSK_NIOL_debug_gpr4_val         0xffffffff
#define SRT_NIOL_debug_gpr4_val         0
#define DFLT_VAL_NIOL_debug_gpr4_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr4_val 0x00000000

/* all used bits of 'NIOL_debug_gpr4': */
#define MSK_USED_BITS_NIOL_debug_gpr4 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr5 */
/* => register x5 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr5   0x00000094
#define Adr_NIOL_debug_debug_gpr5 0x00001094
#define Adr_NIOL_debug_gpr5       0x00001094
#define DFLT_VAL_NIOL_debug_gpr5  0x00000000

#define MSK_NIOL_debug_gpr5_val         0xffffffff
#define SRT_NIOL_debug_gpr5_val         0
#define DFLT_VAL_NIOL_debug_gpr5_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr5_val 0x00000000

/* all used bits of 'NIOL_debug_gpr5': */
#define MSK_USED_BITS_NIOL_debug_gpr5 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr6 */
/* => register x6 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr6   0x00000098
#define Adr_NIOL_debug_debug_gpr6 0x00001098
#define Adr_NIOL_debug_gpr6       0x00001098
#define DFLT_VAL_NIOL_debug_gpr6  0x00000000

#define MSK_NIOL_debug_gpr6_val         0xffffffff
#define SRT_NIOL_debug_gpr6_val         0
#define DFLT_VAL_NIOL_debug_gpr6_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr6_val 0x00000000

/* all used bits of 'NIOL_debug_gpr6': */
#define MSK_USED_BITS_NIOL_debug_gpr6 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr7 */
/* => register x7 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr7   0x0000009C
#define Adr_NIOL_debug_debug_gpr7 0x0000109C
#define Adr_NIOL_debug_gpr7       0x0000109C
#define DFLT_VAL_NIOL_debug_gpr7  0x00000000

#define MSK_NIOL_debug_gpr7_val         0xffffffff
#define SRT_NIOL_debug_gpr7_val         0
#define DFLT_VAL_NIOL_debug_gpr7_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr7_val 0x00000000

/* all used bits of 'NIOL_debug_gpr7': */
#define MSK_USED_BITS_NIOL_debug_gpr7 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr8 */
/* => register x8 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr8   0x000000A0
#define Adr_NIOL_debug_debug_gpr8 0x000010A0
#define Adr_NIOL_debug_gpr8       0x000010A0
#define DFLT_VAL_NIOL_debug_gpr8  0x00000000

#define MSK_NIOL_debug_gpr8_val         0xffffffff
#define SRT_NIOL_debug_gpr8_val         0
#define DFLT_VAL_NIOL_debug_gpr8_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr8_val 0x00000000

/* all used bits of 'NIOL_debug_gpr8': */
#define MSK_USED_BITS_NIOL_debug_gpr8 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr9 */
/* => register x9 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr9   0x000000A4
#define Adr_NIOL_debug_debug_gpr9 0x000010A4
#define Adr_NIOL_debug_gpr9       0x000010A4
#define DFLT_VAL_NIOL_debug_gpr9  0x00000000

#define MSK_NIOL_debug_gpr9_val         0xffffffff
#define SRT_NIOL_debug_gpr9_val         0
#define DFLT_VAL_NIOL_debug_gpr9_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr9_val 0x00000000

/* all used bits of 'NIOL_debug_gpr9': */
#define MSK_USED_BITS_NIOL_debug_gpr9 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr10 */
/* => register x10 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr10   0x000000A8
#define Adr_NIOL_debug_debug_gpr10 0x000010A8
#define Adr_NIOL_debug_gpr10       0x000010A8
#define DFLT_VAL_NIOL_debug_gpr10  0x00000000

#define MSK_NIOL_debug_gpr10_val         0xffffffff
#define SRT_NIOL_debug_gpr10_val         0
#define DFLT_VAL_NIOL_debug_gpr10_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr10_val 0x00000000

/* all used bits of 'NIOL_debug_gpr10': */
#define MSK_USED_BITS_NIOL_debug_gpr10 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr11 */
/* => register x11 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr11   0x000000AC
#define Adr_NIOL_debug_debug_gpr11 0x000010AC
#define Adr_NIOL_debug_gpr11       0x000010AC
#define DFLT_VAL_NIOL_debug_gpr11  0x00000000

#define MSK_NIOL_debug_gpr11_val         0xffffffff
#define SRT_NIOL_debug_gpr11_val         0
#define DFLT_VAL_NIOL_debug_gpr11_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr11_val 0x00000000

/* all used bits of 'NIOL_debug_gpr11': */
#define MSK_USED_BITS_NIOL_debug_gpr11 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr12 */
/* => register x12 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr12   0x000000B0
#define Adr_NIOL_debug_debug_gpr12 0x000010B0
#define Adr_NIOL_debug_gpr12       0x000010B0
#define DFLT_VAL_NIOL_debug_gpr12  0x00000000

#define MSK_NIOL_debug_gpr12_val         0xffffffff
#define SRT_NIOL_debug_gpr12_val         0
#define DFLT_VAL_NIOL_debug_gpr12_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr12_val 0x00000000

/* all used bits of 'NIOL_debug_gpr12': */
#define MSK_USED_BITS_NIOL_debug_gpr12 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr13 */
/* => register x13 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr13   0x000000B4
#define Adr_NIOL_debug_debug_gpr13 0x000010B4
#define Adr_NIOL_debug_gpr13       0x000010B4
#define DFLT_VAL_NIOL_debug_gpr13  0x00000000

#define MSK_NIOL_debug_gpr13_val         0xffffffff
#define SRT_NIOL_debug_gpr13_val         0
#define DFLT_VAL_NIOL_debug_gpr13_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr13_val 0x00000000

/* all used bits of 'NIOL_debug_gpr13': */
#define MSK_USED_BITS_NIOL_debug_gpr13 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr14 */
/* => register x14 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr14   0x000000B8
#define Adr_NIOL_debug_debug_gpr14 0x000010B8
#define Adr_NIOL_debug_gpr14       0x000010B8
#define DFLT_VAL_NIOL_debug_gpr14  0x00000000

#define MSK_NIOL_debug_gpr14_val         0xffffffff
#define SRT_NIOL_debug_gpr14_val         0
#define DFLT_VAL_NIOL_debug_gpr14_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr14_val 0x00000000

/* all used bits of 'NIOL_debug_gpr14': */
#define MSK_USED_BITS_NIOL_debug_gpr14 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr15 */
/* => register x15 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr15   0x000000BC
#define Adr_NIOL_debug_debug_gpr15 0x000010BC
#define Adr_NIOL_debug_gpr15       0x000010BC
#define DFLT_VAL_NIOL_debug_gpr15  0x00000000

#define MSK_NIOL_debug_gpr15_val         0xffffffff
#define SRT_NIOL_debug_gpr15_val         0
#define DFLT_VAL_NIOL_debug_gpr15_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr15_val 0x00000000

/* all used bits of 'NIOL_debug_gpr15': */
#define MSK_USED_BITS_NIOL_debug_gpr15 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr16 */
/* => register x16 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr16   0x000000C0
#define Adr_NIOL_debug_debug_gpr16 0x000010C0
#define Adr_NIOL_debug_gpr16       0x000010C0
#define DFLT_VAL_NIOL_debug_gpr16  0x00000000

#define MSK_NIOL_debug_gpr16_val         0xffffffff
#define SRT_NIOL_debug_gpr16_val         0
#define DFLT_VAL_NIOL_debug_gpr16_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr16_val 0x00000000

/* all used bits of 'NIOL_debug_gpr16': */
#define MSK_USED_BITS_NIOL_debug_gpr16 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr17 */
/* => register x17 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr17   0x000000C4
#define Adr_NIOL_debug_debug_gpr17 0x000010C4
#define Adr_NIOL_debug_gpr17       0x000010C4
#define DFLT_VAL_NIOL_debug_gpr17  0x00000000

#define MSK_NIOL_debug_gpr17_val         0xffffffff
#define SRT_NIOL_debug_gpr17_val         0
#define DFLT_VAL_NIOL_debug_gpr17_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr17_val 0x00000000

/* all used bits of 'NIOL_debug_gpr17': */
#define MSK_USED_BITS_NIOL_debug_gpr17 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr18 */
/* => register x18 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr18   0x000000C8
#define Adr_NIOL_debug_debug_gpr18 0x000010C8
#define Adr_NIOL_debug_gpr18       0x000010C8
#define DFLT_VAL_NIOL_debug_gpr18  0x00000000

#define MSK_NIOL_debug_gpr18_val         0xffffffff
#define SRT_NIOL_debug_gpr18_val         0
#define DFLT_VAL_NIOL_debug_gpr18_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr18_val 0x00000000

/* all used bits of 'NIOL_debug_gpr18': */
#define MSK_USED_BITS_NIOL_debug_gpr18 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr19 */
/* => register x19 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr19   0x000000CC
#define Adr_NIOL_debug_debug_gpr19 0x000010CC
#define Adr_NIOL_debug_gpr19       0x000010CC
#define DFLT_VAL_NIOL_debug_gpr19  0x00000000

#define MSK_NIOL_debug_gpr19_val         0xffffffff
#define SRT_NIOL_debug_gpr19_val         0
#define DFLT_VAL_NIOL_debug_gpr19_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr19_val 0x00000000

/* all used bits of 'NIOL_debug_gpr19': */
#define MSK_USED_BITS_NIOL_debug_gpr19 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr20 */
/* => register x20 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr20   0x000000D0
#define Adr_NIOL_debug_debug_gpr20 0x000010D0
#define Adr_NIOL_debug_gpr20       0x000010D0
#define DFLT_VAL_NIOL_debug_gpr20  0x00000000

#define MSK_NIOL_debug_gpr20_val         0xffffffff
#define SRT_NIOL_debug_gpr20_val         0
#define DFLT_VAL_NIOL_debug_gpr20_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr20_val 0x00000000

/* all used bits of 'NIOL_debug_gpr20': */
#define MSK_USED_BITS_NIOL_debug_gpr20 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr21 */
/* => register x21 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr21   0x000000D4
#define Adr_NIOL_debug_debug_gpr21 0x000010D4
#define Adr_NIOL_debug_gpr21       0x000010D4
#define DFLT_VAL_NIOL_debug_gpr21  0x00000000

#define MSK_NIOL_debug_gpr21_val         0xffffffff
#define SRT_NIOL_debug_gpr21_val         0
#define DFLT_VAL_NIOL_debug_gpr21_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr21_val 0x00000000

/* all used bits of 'NIOL_debug_gpr21': */
#define MSK_USED_BITS_NIOL_debug_gpr21 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr22 */
/* => register x22 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr22   0x000000D8
#define Adr_NIOL_debug_debug_gpr22 0x000010D8
#define Adr_NIOL_debug_gpr22       0x000010D8
#define DFLT_VAL_NIOL_debug_gpr22  0x00000000

#define MSK_NIOL_debug_gpr22_val         0xffffffff
#define SRT_NIOL_debug_gpr22_val         0
#define DFLT_VAL_NIOL_debug_gpr22_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr22_val 0x00000000

/* all used bits of 'NIOL_debug_gpr22': */
#define MSK_USED_BITS_NIOL_debug_gpr22 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr23 */
/* => register x23 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr23   0x000000DC
#define Adr_NIOL_debug_debug_gpr23 0x000010DC
#define Adr_NIOL_debug_gpr23       0x000010DC
#define DFLT_VAL_NIOL_debug_gpr23  0x00000000

#define MSK_NIOL_debug_gpr23_val         0xffffffff
#define SRT_NIOL_debug_gpr23_val         0
#define DFLT_VAL_NIOL_debug_gpr23_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr23_val 0x00000000

/* all used bits of 'NIOL_debug_gpr23': */
#define MSK_USED_BITS_NIOL_debug_gpr23 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr24 */
/* => register x24 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr24   0x000000E0
#define Adr_NIOL_debug_debug_gpr24 0x000010E0
#define Adr_NIOL_debug_gpr24       0x000010E0
#define DFLT_VAL_NIOL_debug_gpr24  0x00000000

#define MSK_NIOL_debug_gpr24_val         0xffffffff
#define SRT_NIOL_debug_gpr24_val         0
#define DFLT_VAL_NIOL_debug_gpr24_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr24_val 0x00000000

/* all used bits of 'NIOL_debug_gpr24': */
#define MSK_USED_BITS_NIOL_debug_gpr24 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr25 */
/* => register x25 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr25   0x000000E4
#define Adr_NIOL_debug_debug_gpr25 0x000010E4
#define Adr_NIOL_debug_gpr25       0x000010E4
#define DFLT_VAL_NIOL_debug_gpr25  0x00000000

#define MSK_NIOL_debug_gpr25_val         0xffffffff
#define SRT_NIOL_debug_gpr25_val         0
#define DFLT_VAL_NIOL_debug_gpr25_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr25_val 0x00000000

/* all used bits of 'NIOL_debug_gpr25': */
#define MSK_USED_BITS_NIOL_debug_gpr25 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr26 */
/* => register x26 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr26   0x000000E8
#define Adr_NIOL_debug_debug_gpr26 0x000010E8
#define Adr_NIOL_debug_gpr26       0x000010E8
#define DFLT_VAL_NIOL_debug_gpr26  0x00000000

#define MSK_NIOL_debug_gpr26_val         0xffffffff
#define SRT_NIOL_debug_gpr26_val         0
#define DFLT_VAL_NIOL_debug_gpr26_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr26_val 0x00000000

/* all used bits of 'NIOL_debug_gpr26': */
#define MSK_USED_BITS_NIOL_debug_gpr26 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr27 */
/* => register x27 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr27   0x000000EC
#define Adr_NIOL_debug_debug_gpr27 0x000010EC
#define Adr_NIOL_debug_gpr27       0x000010EC
#define DFLT_VAL_NIOL_debug_gpr27  0x00000000

#define MSK_NIOL_debug_gpr27_val         0xffffffff
#define SRT_NIOL_debug_gpr27_val         0
#define DFLT_VAL_NIOL_debug_gpr27_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr27_val 0x00000000

/* all used bits of 'NIOL_debug_gpr27': */
#define MSK_USED_BITS_NIOL_debug_gpr27 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr28 */
/* => register x28 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr28   0x000000F0
#define Adr_NIOL_debug_debug_gpr28 0x000010F0
#define Adr_NIOL_debug_gpr28       0x000010F0
#define DFLT_VAL_NIOL_debug_gpr28  0x00000000

#define MSK_NIOL_debug_gpr28_val         0xffffffff
#define SRT_NIOL_debug_gpr28_val         0
#define DFLT_VAL_NIOL_debug_gpr28_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr28_val 0x00000000

/* all used bits of 'NIOL_debug_gpr28': */
#define MSK_USED_BITS_NIOL_debug_gpr28 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr29 */
/* => register x29 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr29   0x000000F4
#define Adr_NIOL_debug_debug_gpr29 0x000010F4
#define Adr_NIOL_debug_gpr29       0x000010F4
#define DFLT_VAL_NIOL_debug_gpr29  0x00000000

#define MSK_NIOL_debug_gpr29_val         0xffffffff
#define SRT_NIOL_debug_gpr29_val         0
#define DFLT_VAL_NIOL_debug_gpr29_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr29_val 0x00000000

/* all used bits of 'NIOL_debug_gpr29': */
#define MSK_USED_BITS_NIOL_debug_gpr29 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr30 */
/* => register x30 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr30   0x000000F8
#define Adr_NIOL_debug_debug_gpr30 0x000010F8
#define Adr_NIOL_debug_gpr30       0x000010F8
#define DFLT_VAL_NIOL_debug_gpr30  0x00000000

#define MSK_NIOL_debug_gpr30_val         0xffffffff
#define SRT_NIOL_debug_gpr30_val         0
#define DFLT_VAL_NIOL_debug_gpr30_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr30_val 0x00000000

/* all used bits of 'NIOL_debug_gpr30': */
#define MSK_USED_BITS_NIOL_debug_gpr30 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_gpr31 */
/* => register x31 from register file */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_gpr31   0x000000FC
#define Adr_NIOL_debug_debug_gpr31 0x000010FC
#define Adr_NIOL_debug_gpr31       0x000010FC
#define DFLT_VAL_NIOL_debug_gpr31  0x00000000

#define MSK_NIOL_debug_gpr31_val         0xffffffff
#define SRT_NIOL_debug_gpr31_val         0
#define DFLT_VAL_NIOL_debug_gpr31_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_gpr31_val 0x00000000

/* all used bits of 'NIOL_debug_gpr31': */
#define MSK_USED_BITS_NIOL_debug_gpr31 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr0 */
/* => register f0 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr0   0x00000100
#define Adr_NIOL_debug_debug_fpr0 0x00001100
#define Adr_NIOL_debug_fpr0       0x00001100
#define DFLT_VAL_NIOL_debug_fpr0  0x00000000

#define MSK_NIOL_debug_fpr0_val         0xffffffff
#define SRT_NIOL_debug_fpr0_val         0
#define DFLT_VAL_NIOL_debug_fpr0_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr0_val 0x00000000

/* all used bits of 'NIOL_debug_fpr0': */
#define MSK_USED_BITS_NIOL_debug_fpr0 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr1 */
/* => register f1 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr1   0x00000104
#define Adr_NIOL_debug_debug_fpr1 0x00001104
#define Adr_NIOL_debug_fpr1       0x00001104
#define DFLT_VAL_NIOL_debug_fpr1  0x00000000

#define MSK_NIOL_debug_fpr1_val         0xffffffff
#define SRT_NIOL_debug_fpr1_val         0
#define DFLT_VAL_NIOL_debug_fpr1_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr1_val 0x00000000

/* all used bits of 'NIOL_debug_fpr1': */
#define MSK_USED_BITS_NIOL_debug_fpr1 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr2 */
/* => register f2 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr2   0x00000108
#define Adr_NIOL_debug_debug_fpr2 0x00001108
#define Adr_NIOL_debug_fpr2       0x00001108
#define DFLT_VAL_NIOL_debug_fpr2  0x00000000

#define MSK_NIOL_debug_fpr2_val         0xffffffff
#define SRT_NIOL_debug_fpr2_val         0
#define DFLT_VAL_NIOL_debug_fpr2_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr2_val 0x00000000

/* all used bits of 'NIOL_debug_fpr2': */
#define MSK_USED_BITS_NIOL_debug_fpr2 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr3 */
/* => register f3 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr3   0x0000010C
#define Adr_NIOL_debug_debug_fpr3 0x0000110C
#define Adr_NIOL_debug_fpr3       0x0000110C
#define DFLT_VAL_NIOL_debug_fpr3  0x00000000

#define MSK_NIOL_debug_fpr3_val         0xffffffff
#define SRT_NIOL_debug_fpr3_val         0
#define DFLT_VAL_NIOL_debug_fpr3_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr3_val 0x00000000

/* all used bits of 'NIOL_debug_fpr3': */
#define MSK_USED_BITS_NIOL_debug_fpr3 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr4 */
/* => register f4 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr4   0x00000110
#define Adr_NIOL_debug_debug_fpr4 0x00001110
#define Adr_NIOL_debug_fpr4       0x00001110
#define DFLT_VAL_NIOL_debug_fpr4  0x00000000

#define MSK_NIOL_debug_fpr4_val         0xffffffff
#define SRT_NIOL_debug_fpr4_val         0
#define DFLT_VAL_NIOL_debug_fpr4_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr4_val 0x00000000

/* all used bits of 'NIOL_debug_fpr4': */
#define MSK_USED_BITS_NIOL_debug_fpr4 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr5 */
/* => register f5 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr5   0x00000114
#define Adr_NIOL_debug_debug_fpr5 0x00001114
#define Adr_NIOL_debug_fpr5       0x00001114
#define DFLT_VAL_NIOL_debug_fpr5  0x00000000

#define MSK_NIOL_debug_fpr5_val         0xffffffff
#define SRT_NIOL_debug_fpr5_val         0
#define DFLT_VAL_NIOL_debug_fpr5_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr5_val 0x00000000

/* all used bits of 'NIOL_debug_fpr5': */
#define MSK_USED_BITS_NIOL_debug_fpr5 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr6 */
/* => register f6 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr6   0x00000118
#define Adr_NIOL_debug_debug_fpr6 0x00001118
#define Adr_NIOL_debug_fpr6       0x00001118
#define DFLT_VAL_NIOL_debug_fpr6  0x00000000

#define MSK_NIOL_debug_fpr6_val         0xffffffff
#define SRT_NIOL_debug_fpr6_val         0
#define DFLT_VAL_NIOL_debug_fpr6_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr6_val 0x00000000

/* all used bits of 'NIOL_debug_fpr6': */
#define MSK_USED_BITS_NIOL_debug_fpr6 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr7 */
/* => register f7 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr7   0x0000011C
#define Adr_NIOL_debug_debug_fpr7 0x0000111C
#define Adr_NIOL_debug_fpr7       0x0000111C
#define DFLT_VAL_NIOL_debug_fpr7  0x00000000

#define MSK_NIOL_debug_fpr7_val         0xffffffff
#define SRT_NIOL_debug_fpr7_val         0
#define DFLT_VAL_NIOL_debug_fpr7_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr7_val 0x00000000

/* all used bits of 'NIOL_debug_fpr7': */
#define MSK_USED_BITS_NIOL_debug_fpr7 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr8 */
/* => register f8 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr8   0x00000120
#define Adr_NIOL_debug_debug_fpr8 0x00001120
#define Adr_NIOL_debug_fpr8       0x00001120
#define DFLT_VAL_NIOL_debug_fpr8  0x00000000

#define MSK_NIOL_debug_fpr8_val         0xffffffff
#define SRT_NIOL_debug_fpr8_val         0
#define DFLT_VAL_NIOL_debug_fpr8_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr8_val 0x00000000

/* all used bits of 'NIOL_debug_fpr8': */
#define MSK_USED_BITS_NIOL_debug_fpr8 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr9 */
/* => register f9 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr9   0x00000124
#define Adr_NIOL_debug_debug_fpr9 0x00001124
#define Adr_NIOL_debug_fpr9       0x00001124
#define DFLT_VAL_NIOL_debug_fpr9  0x00000000

#define MSK_NIOL_debug_fpr9_val         0xffffffff
#define SRT_NIOL_debug_fpr9_val         0
#define DFLT_VAL_NIOL_debug_fpr9_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr9_val 0x00000000

/* all used bits of 'NIOL_debug_fpr9': */
#define MSK_USED_BITS_NIOL_debug_fpr9 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr10 */
/* => register f10 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr10   0x00000128
#define Adr_NIOL_debug_debug_fpr10 0x00001128
#define Adr_NIOL_debug_fpr10       0x00001128
#define DFLT_VAL_NIOL_debug_fpr10  0x00000000

#define MSK_NIOL_debug_fpr10_val         0xffffffff
#define SRT_NIOL_debug_fpr10_val         0
#define DFLT_VAL_NIOL_debug_fpr10_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr10_val 0x00000000

/* all used bits of 'NIOL_debug_fpr10': */
#define MSK_USED_BITS_NIOL_debug_fpr10 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr11 */
/* => register f11 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr11   0x0000012C
#define Adr_NIOL_debug_debug_fpr11 0x0000112C
#define Adr_NIOL_debug_fpr11       0x0000112C
#define DFLT_VAL_NIOL_debug_fpr11  0x00000000

#define MSK_NIOL_debug_fpr11_val         0xffffffff
#define SRT_NIOL_debug_fpr11_val         0
#define DFLT_VAL_NIOL_debug_fpr11_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr11_val 0x00000000

/* all used bits of 'NIOL_debug_fpr11': */
#define MSK_USED_BITS_NIOL_debug_fpr11 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr12 */
/* => register f12 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr12   0x00000130
#define Adr_NIOL_debug_debug_fpr12 0x00001130
#define Adr_NIOL_debug_fpr12       0x00001130
#define DFLT_VAL_NIOL_debug_fpr12  0x00000000

#define MSK_NIOL_debug_fpr12_val         0xffffffff
#define SRT_NIOL_debug_fpr12_val         0
#define DFLT_VAL_NIOL_debug_fpr12_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr12_val 0x00000000

/* all used bits of 'NIOL_debug_fpr12': */
#define MSK_USED_BITS_NIOL_debug_fpr12 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr13 */
/* => register f13 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr13   0x00000134
#define Adr_NIOL_debug_debug_fpr13 0x00001134
#define Adr_NIOL_debug_fpr13       0x00001134
#define DFLT_VAL_NIOL_debug_fpr13  0x00000000

#define MSK_NIOL_debug_fpr13_val         0xffffffff
#define SRT_NIOL_debug_fpr13_val         0
#define DFLT_VAL_NIOL_debug_fpr13_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr13_val 0x00000000

/* all used bits of 'NIOL_debug_fpr13': */
#define MSK_USED_BITS_NIOL_debug_fpr13 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr14 */
/* => register f14 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr14   0x00000138
#define Adr_NIOL_debug_debug_fpr14 0x00001138
#define Adr_NIOL_debug_fpr14       0x00001138
#define DFLT_VAL_NIOL_debug_fpr14  0x00000000

#define MSK_NIOL_debug_fpr14_val         0xffffffff
#define SRT_NIOL_debug_fpr14_val         0
#define DFLT_VAL_NIOL_debug_fpr14_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr14_val 0x00000000

/* all used bits of 'NIOL_debug_fpr14': */
#define MSK_USED_BITS_NIOL_debug_fpr14 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr15 */
/* => register f15 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr15   0x0000013C
#define Adr_NIOL_debug_debug_fpr15 0x0000113C
#define Adr_NIOL_debug_fpr15       0x0000113C
#define DFLT_VAL_NIOL_debug_fpr15  0x00000000

#define MSK_NIOL_debug_fpr15_val         0xffffffff
#define SRT_NIOL_debug_fpr15_val         0
#define DFLT_VAL_NIOL_debug_fpr15_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr15_val 0x00000000

/* all used bits of 'NIOL_debug_fpr15': */
#define MSK_USED_BITS_NIOL_debug_fpr15 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr16 */
/* => register f16 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr16   0x00000140
#define Adr_NIOL_debug_debug_fpr16 0x00001140
#define Adr_NIOL_debug_fpr16       0x00001140
#define DFLT_VAL_NIOL_debug_fpr16  0x00000000

#define MSK_NIOL_debug_fpr16_val         0xffffffff
#define SRT_NIOL_debug_fpr16_val         0
#define DFLT_VAL_NIOL_debug_fpr16_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr16_val 0x00000000

/* all used bits of 'NIOL_debug_fpr16': */
#define MSK_USED_BITS_NIOL_debug_fpr16 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr17 */
/* => register f17 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr17   0x00000144
#define Adr_NIOL_debug_debug_fpr17 0x00001144
#define Adr_NIOL_debug_fpr17       0x00001144
#define DFLT_VAL_NIOL_debug_fpr17  0x00000000

#define MSK_NIOL_debug_fpr17_val         0xffffffff
#define SRT_NIOL_debug_fpr17_val         0
#define DFLT_VAL_NIOL_debug_fpr17_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr17_val 0x00000000

/* all used bits of 'NIOL_debug_fpr17': */
#define MSK_USED_BITS_NIOL_debug_fpr17 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr18 */
/* => register f18 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr18   0x00000148
#define Adr_NIOL_debug_debug_fpr18 0x00001148
#define Adr_NIOL_debug_fpr18       0x00001148
#define DFLT_VAL_NIOL_debug_fpr18  0x00000000

#define MSK_NIOL_debug_fpr18_val         0xffffffff
#define SRT_NIOL_debug_fpr18_val         0
#define DFLT_VAL_NIOL_debug_fpr18_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr18_val 0x00000000

/* all used bits of 'NIOL_debug_fpr18': */
#define MSK_USED_BITS_NIOL_debug_fpr18 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr19 */
/* => register f19 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr19   0x0000014C
#define Adr_NIOL_debug_debug_fpr19 0x0000114C
#define Adr_NIOL_debug_fpr19       0x0000114C
#define DFLT_VAL_NIOL_debug_fpr19  0x00000000

#define MSK_NIOL_debug_fpr19_val         0xffffffff
#define SRT_NIOL_debug_fpr19_val         0
#define DFLT_VAL_NIOL_debug_fpr19_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr19_val 0x00000000

/* all used bits of 'NIOL_debug_fpr19': */
#define MSK_USED_BITS_NIOL_debug_fpr19 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr20 */
/* => register f20 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr20   0x00000150
#define Adr_NIOL_debug_debug_fpr20 0x00001150
#define Adr_NIOL_debug_fpr20       0x00001150
#define DFLT_VAL_NIOL_debug_fpr20  0x00000000

#define MSK_NIOL_debug_fpr20_val         0xffffffff
#define SRT_NIOL_debug_fpr20_val         0
#define DFLT_VAL_NIOL_debug_fpr20_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr20_val 0x00000000

/* all used bits of 'NIOL_debug_fpr20': */
#define MSK_USED_BITS_NIOL_debug_fpr20 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr21 */
/* => register f21 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr21   0x00000154
#define Adr_NIOL_debug_debug_fpr21 0x00001154
#define Adr_NIOL_debug_fpr21       0x00001154
#define DFLT_VAL_NIOL_debug_fpr21  0x00000000

#define MSK_NIOL_debug_fpr21_val         0xffffffff
#define SRT_NIOL_debug_fpr21_val         0
#define DFLT_VAL_NIOL_debug_fpr21_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr21_val 0x00000000

/* all used bits of 'NIOL_debug_fpr21': */
#define MSK_USED_BITS_NIOL_debug_fpr21 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr22 */
/* => register f22 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr22   0x00000158
#define Adr_NIOL_debug_debug_fpr22 0x00001158
#define Adr_NIOL_debug_fpr22       0x00001158
#define DFLT_VAL_NIOL_debug_fpr22  0x00000000

#define MSK_NIOL_debug_fpr22_val         0xffffffff
#define SRT_NIOL_debug_fpr22_val         0
#define DFLT_VAL_NIOL_debug_fpr22_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr22_val 0x00000000

/* all used bits of 'NIOL_debug_fpr22': */
#define MSK_USED_BITS_NIOL_debug_fpr22 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr23 */
/* => register f23 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr23   0x0000015C
#define Adr_NIOL_debug_debug_fpr23 0x0000115C
#define Adr_NIOL_debug_fpr23       0x0000115C
#define DFLT_VAL_NIOL_debug_fpr23  0x00000000

#define MSK_NIOL_debug_fpr23_val         0xffffffff
#define SRT_NIOL_debug_fpr23_val         0
#define DFLT_VAL_NIOL_debug_fpr23_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr23_val 0x00000000

/* all used bits of 'NIOL_debug_fpr23': */
#define MSK_USED_BITS_NIOL_debug_fpr23 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr24 */
/* => register f24 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr24   0x00000160
#define Adr_NIOL_debug_debug_fpr24 0x00001160
#define Adr_NIOL_debug_fpr24       0x00001160
#define DFLT_VAL_NIOL_debug_fpr24  0x00000000

#define MSK_NIOL_debug_fpr24_val         0xffffffff
#define SRT_NIOL_debug_fpr24_val         0
#define DFLT_VAL_NIOL_debug_fpr24_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr24_val 0x00000000

/* all used bits of 'NIOL_debug_fpr24': */
#define MSK_USED_BITS_NIOL_debug_fpr24 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr25 */
/* => register f25 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr25   0x00000164
#define Adr_NIOL_debug_debug_fpr25 0x00001164
#define Adr_NIOL_debug_fpr25       0x00001164
#define DFLT_VAL_NIOL_debug_fpr25  0x00000000

#define MSK_NIOL_debug_fpr25_val         0xffffffff
#define SRT_NIOL_debug_fpr25_val         0
#define DFLT_VAL_NIOL_debug_fpr25_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr25_val 0x00000000

/* all used bits of 'NIOL_debug_fpr25': */
#define MSK_USED_BITS_NIOL_debug_fpr25 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr26 */
/* => register f26 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr26   0x00000168
#define Adr_NIOL_debug_debug_fpr26 0x00001168
#define Adr_NIOL_debug_fpr26       0x00001168
#define DFLT_VAL_NIOL_debug_fpr26  0x00000000

#define MSK_NIOL_debug_fpr26_val         0xffffffff
#define SRT_NIOL_debug_fpr26_val         0
#define DFLT_VAL_NIOL_debug_fpr26_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr26_val 0x00000000

/* all used bits of 'NIOL_debug_fpr26': */
#define MSK_USED_BITS_NIOL_debug_fpr26 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr27 */
/* => register f27 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr27   0x0000016C
#define Adr_NIOL_debug_debug_fpr27 0x0000116C
#define Adr_NIOL_debug_fpr27       0x0000116C
#define DFLT_VAL_NIOL_debug_fpr27  0x00000000

#define MSK_NIOL_debug_fpr27_val         0xffffffff
#define SRT_NIOL_debug_fpr27_val         0
#define DFLT_VAL_NIOL_debug_fpr27_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr27_val 0x00000000

/* all used bits of 'NIOL_debug_fpr27': */
#define MSK_USED_BITS_NIOL_debug_fpr27 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr28 */
/* => register f28 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr28   0x00000170
#define Adr_NIOL_debug_debug_fpr28 0x00001170
#define Adr_NIOL_debug_fpr28       0x00001170
#define DFLT_VAL_NIOL_debug_fpr28  0x00000000

#define MSK_NIOL_debug_fpr28_val         0xffffffff
#define SRT_NIOL_debug_fpr28_val         0
#define DFLT_VAL_NIOL_debug_fpr28_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr28_val 0x00000000

/* all used bits of 'NIOL_debug_fpr28': */
#define MSK_USED_BITS_NIOL_debug_fpr28 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr29 */
/* => register f29 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr29   0x00000174
#define Adr_NIOL_debug_debug_fpr29 0x00001174
#define Adr_NIOL_debug_fpr29       0x00001174
#define DFLT_VAL_NIOL_debug_fpr29  0x00000000

#define MSK_NIOL_debug_fpr29_val         0xffffffff
#define SRT_NIOL_debug_fpr29_val         0
#define DFLT_VAL_NIOL_debug_fpr29_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr29_val 0x00000000

/* all used bits of 'NIOL_debug_fpr29': */
#define MSK_USED_BITS_NIOL_debug_fpr29 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr30 */
/* => register f30 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr30   0x00000178
#define Adr_NIOL_debug_debug_fpr30 0x00001178
#define Adr_NIOL_debug_fpr30       0x00001178
#define DFLT_VAL_NIOL_debug_fpr30  0x00000000

#define MSK_NIOL_debug_fpr30_val         0xffffffff
#define SRT_NIOL_debug_fpr30_val         0
#define DFLT_VAL_NIOL_debug_fpr30_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr30_val 0x00000000

/* all used bits of 'NIOL_debug_fpr30': */
#define MSK_USED_BITS_NIOL_debug_fpr30 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr31 */
/* => register f31 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr31   0x0000017C
#define Adr_NIOL_debug_debug_fpr31 0x0000117C
#define Adr_NIOL_debug_fpr31       0x0000117C
#define DFLT_VAL_NIOL_debug_fpr31  0x00000000

#define MSK_NIOL_debug_fpr31_val         0xffffffff
#define SRT_NIOL_debug_fpr31_val         0
#define DFLT_VAL_NIOL_debug_fpr31_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr31_val 0x00000000

/* all used bits of 'NIOL_debug_fpr31': */
#define MSK_USED_BITS_NIOL_debug_fpr31 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr32 */
/* => register f32 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr32   0x00000180
#define Adr_NIOL_debug_debug_fpr32 0x00001180
#define Adr_NIOL_debug_fpr32       0x00001180
#define DFLT_VAL_NIOL_debug_fpr32  0x00000000

#define MSK_NIOL_debug_fpr32_val         0xffffffff
#define SRT_NIOL_debug_fpr32_val         0
#define DFLT_VAL_NIOL_debug_fpr32_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr32_val 0x00000000

/* all used bits of 'NIOL_debug_fpr32': */
#define MSK_USED_BITS_NIOL_debug_fpr32 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr33 */
/* => register f33 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr33   0x00000184
#define Adr_NIOL_debug_debug_fpr33 0x00001184
#define Adr_NIOL_debug_fpr33       0x00001184
#define DFLT_VAL_NIOL_debug_fpr33  0x00000000

#define MSK_NIOL_debug_fpr33_val         0xffffffff
#define SRT_NIOL_debug_fpr33_val         0
#define DFLT_VAL_NIOL_debug_fpr33_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr33_val 0x00000000

/* all used bits of 'NIOL_debug_fpr33': */
#define MSK_USED_BITS_NIOL_debug_fpr33 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr34 */
/* => register f34 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr34   0x00000188
#define Adr_NIOL_debug_debug_fpr34 0x00001188
#define Adr_NIOL_debug_fpr34       0x00001188
#define DFLT_VAL_NIOL_debug_fpr34  0x00000000

#define MSK_NIOL_debug_fpr34_val         0xffffffff
#define SRT_NIOL_debug_fpr34_val         0
#define DFLT_VAL_NIOL_debug_fpr34_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr34_val 0x00000000

/* all used bits of 'NIOL_debug_fpr34': */
#define MSK_USED_BITS_NIOL_debug_fpr34 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr35 */
/* => register f35 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr35   0x0000018C
#define Adr_NIOL_debug_debug_fpr35 0x0000118C
#define Adr_NIOL_debug_fpr35       0x0000118C
#define DFLT_VAL_NIOL_debug_fpr35  0x00000000

#define MSK_NIOL_debug_fpr35_val         0xffffffff
#define SRT_NIOL_debug_fpr35_val         0
#define DFLT_VAL_NIOL_debug_fpr35_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr35_val 0x00000000

/* all used bits of 'NIOL_debug_fpr35': */
#define MSK_USED_BITS_NIOL_debug_fpr35 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr36 */
/* => register f36 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr36   0x00000190
#define Adr_NIOL_debug_debug_fpr36 0x00001190
#define Adr_NIOL_debug_fpr36       0x00001190
#define DFLT_VAL_NIOL_debug_fpr36  0x00000000

#define MSK_NIOL_debug_fpr36_val         0xffffffff
#define SRT_NIOL_debug_fpr36_val         0
#define DFLT_VAL_NIOL_debug_fpr36_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr36_val 0x00000000

/* all used bits of 'NIOL_debug_fpr36': */
#define MSK_USED_BITS_NIOL_debug_fpr36 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr37 */
/* => register f37 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr37   0x00000194
#define Adr_NIOL_debug_debug_fpr37 0x00001194
#define Adr_NIOL_debug_fpr37       0x00001194
#define DFLT_VAL_NIOL_debug_fpr37  0x00000000

#define MSK_NIOL_debug_fpr37_val         0xffffffff
#define SRT_NIOL_debug_fpr37_val         0
#define DFLT_VAL_NIOL_debug_fpr37_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr37_val 0x00000000

/* all used bits of 'NIOL_debug_fpr37': */
#define MSK_USED_BITS_NIOL_debug_fpr37 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr38 */
/* => register f38 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr38   0x00000198
#define Adr_NIOL_debug_debug_fpr38 0x00001198
#define Adr_NIOL_debug_fpr38       0x00001198
#define DFLT_VAL_NIOL_debug_fpr38  0x00000000

#define MSK_NIOL_debug_fpr38_val         0xffffffff
#define SRT_NIOL_debug_fpr38_val         0
#define DFLT_VAL_NIOL_debug_fpr38_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr38_val 0x00000000

/* all used bits of 'NIOL_debug_fpr38': */
#define MSK_USED_BITS_NIOL_debug_fpr38 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr39 */
/* => register f39 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr39   0x0000019C
#define Adr_NIOL_debug_debug_fpr39 0x0000119C
#define Adr_NIOL_debug_fpr39       0x0000119C
#define DFLT_VAL_NIOL_debug_fpr39  0x00000000

#define MSK_NIOL_debug_fpr39_val         0xffffffff
#define SRT_NIOL_debug_fpr39_val         0
#define DFLT_VAL_NIOL_debug_fpr39_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr39_val 0x00000000

/* all used bits of 'NIOL_debug_fpr39': */
#define MSK_USED_BITS_NIOL_debug_fpr39 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr40 */
/* => register f40 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr40   0x000001A0
#define Adr_NIOL_debug_debug_fpr40 0x000011A0
#define Adr_NIOL_debug_fpr40       0x000011A0
#define DFLT_VAL_NIOL_debug_fpr40  0x00000000

#define MSK_NIOL_debug_fpr40_val         0xffffffff
#define SRT_NIOL_debug_fpr40_val         0
#define DFLT_VAL_NIOL_debug_fpr40_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr40_val 0x00000000

/* all used bits of 'NIOL_debug_fpr40': */
#define MSK_USED_BITS_NIOL_debug_fpr40 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr41 */
/* => register f41 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr41   0x000001A4
#define Adr_NIOL_debug_debug_fpr41 0x000011A4
#define Adr_NIOL_debug_fpr41       0x000011A4
#define DFLT_VAL_NIOL_debug_fpr41  0x00000000

#define MSK_NIOL_debug_fpr41_val         0xffffffff
#define SRT_NIOL_debug_fpr41_val         0
#define DFLT_VAL_NIOL_debug_fpr41_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr41_val 0x00000000

/* all used bits of 'NIOL_debug_fpr41': */
#define MSK_USED_BITS_NIOL_debug_fpr41 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr42 */
/* => register f42 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr42   0x000001A8
#define Adr_NIOL_debug_debug_fpr42 0x000011A8
#define Adr_NIOL_debug_fpr42       0x000011A8
#define DFLT_VAL_NIOL_debug_fpr42  0x00000000

#define MSK_NIOL_debug_fpr42_val         0xffffffff
#define SRT_NIOL_debug_fpr42_val         0
#define DFLT_VAL_NIOL_debug_fpr42_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr42_val 0x00000000

/* all used bits of 'NIOL_debug_fpr42': */
#define MSK_USED_BITS_NIOL_debug_fpr42 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr43 */
/* => register f43 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr43   0x000001AC
#define Adr_NIOL_debug_debug_fpr43 0x000011AC
#define Adr_NIOL_debug_fpr43       0x000011AC
#define DFLT_VAL_NIOL_debug_fpr43  0x00000000

#define MSK_NIOL_debug_fpr43_val         0xffffffff
#define SRT_NIOL_debug_fpr43_val         0
#define DFLT_VAL_NIOL_debug_fpr43_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr43_val 0x00000000

/* all used bits of 'NIOL_debug_fpr43': */
#define MSK_USED_BITS_NIOL_debug_fpr43 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr44 */
/* => register f44 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr44   0x000001B0
#define Adr_NIOL_debug_debug_fpr44 0x000011B0
#define Adr_NIOL_debug_fpr44       0x000011B0
#define DFLT_VAL_NIOL_debug_fpr44  0x00000000

#define MSK_NIOL_debug_fpr44_val         0xffffffff
#define SRT_NIOL_debug_fpr44_val         0
#define DFLT_VAL_NIOL_debug_fpr44_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr44_val 0x00000000

/* all used bits of 'NIOL_debug_fpr44': */
#define MSK_USED_BITS_NIOL_debug_fpr44 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr45 */
/* => register f45 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr45   0x000001B4
#define Adr_NIOL_debug_debug_fpr45 0x000011B4
#define Adr_NIOL_debug_fpr45       0x000011B4
#define DFLT_VAL_NIOL_debug_fpr45  0x00000000

#define MSK_NIOL_debug_fpr45_val         0xffffffff
#define SRT_NIOL_debug_fpr45_val         0
#define DFLT_VAL_NIOL_debug_fpr45_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr45_val 0x00000000

/* all used bits of 'NIOL_debug_fpr45': */
#define MSK_USED_BITS_NIOL_debug_fpr45 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr46 */
/* => register f46 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr46   0x000001B8
#define Adr_NIOL_debug_debug_fpr46 0x000011B8
#define Adr_NIOL_debug_fpr46       0x000011B8
#define DFLT_VAL_NIOL_debug_fpr46  0x00000000

#define MSK_NIOL_debug_fpr46_val         0xffffffff
#define SRT_NIOL_debug_fpr46_val         0
#define DFLT_VAL_NIOL_debug_fpr46_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr46_val 0x00000000

/* all used bits of 'NIOL_debug_fpr46': */
#define MSK_USED_BITS_NIOL_debug_fpr46 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr47 */
/* => register f47 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr47   0x000001BC
#define Adr_NIOL_debug_debug_fpr47 0x000011BC
#define Adr_NIOL_debug_fpr47       0x000011BC
#define DFLT_VAL_NIOL_debug_fpr47  0x00000000

#define MSK_NIOL_debug_fpr47_val         0xffffffff
#define SRT_NIOL_debug_fpr47_val         0
#define DFLT_VAL_NIOL_debug_fpr47_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr47_val 0x00000000

/* all used bits of 'NIOL_debug_fpr47': */
#define MSK_USED_BITS_NIOL_debug_fpr47 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr48 */
/* => register f48 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr48   0x000001C0
#define Adr_NIOL_debug_debug_fpr48 0x000011C0
#define Adr_NIOL_debug_fpr48       0x000011C0
#define DFLT_VAL_NIOL_debug_fpr48  0x00000000

#define MSK_NIOL_debug_fpr48_val         0xffffffff
#define SRT_NIOL_debug_fpr48_val         0
#define DFLT_VAL_NIOL_debug_fpr48_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr48_val 0x00000000

/* all used bits of 'NIOL_debug_fpr48': */
#define MSK_USED_BITS_NIOL_debug_fpr48 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr49 */
/* => register f49 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr49   0x000001C4
#define Adr_NIOL_debug_debug_fpr49 0x000011C4
#define Adr_NIOL_debug_fpr49       0x000011C4
#define DFLT_VAL_NIOL_debug_fpr49  0x00000000

#define MSK_NIOL_debug_fpr49_val         0xffffffff
#define SRT_NIOL_debug_fpr49_val         0
#define DFLT_VAL_NIOL_debug_fpr49_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr49_val 0x00000000

/* all used bits of 'NIOL_debug_fpr49': */
#define MSK_USED_BITS_NIOL_debug_fpr49 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr50 */
/* => register f50 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr50   0x000001C8
#define Adr_NIOL_debug_debug_fpr50 0x000011C8
#define Adr_NIOL_debug_fpr50       0x000011C8
#define DFLT_VAL_NIOL_debug_fpr50  0x00000000

#define MSK_NIOL_debug_fpr50_val         0xffffffff
#define SRT_NIOL_debug_fpr50_val         0
#define DFLT_VAL_NIOL_debug_fpr50_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr50_val 0x00000000

/* all used bits of 'NIOL_debug_fpr50': */
#define MSK_USED_BITS_NIOL_debug_fpr50 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr51 */
/* => register f51 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr51   0x000001CC
#define Adr_NIOL_debug_debug_fpr51 0x000011CC
#define Adr_NIOL_debug_fpr51       0x000011CC
#define DFLT_VAL_NIOL_debug_fpr51  0x00000000

#define MSK_NIOL_debug_fpr51_val         0xffffffff
#define SRT_NIOL_debug_fpr51_val         0
#define DFLT_VAL_NIOL_debug_fpr51_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr51_val 0x00000000

/* all used bits of 'NIOL_debug_fpr51': */
#define MSK_USED_BITS_NIOL_debug_fpr51 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr52 */
/* => register f52 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr52   0x000001D0
#define Adr_NIOL_debug_debug_fpr52 0x000011D0
#define Adr_NIOL_debug_fpr52       0x000011D0
#define DFLT_VAL_NIOL_debug_fpr52  0x00000000

#define MSK_NIOL_debug_fpr52_val         0xffffffff
#define SRT_NIOL_debug_fpr52_val         0
#define DFLT_VAL_NIOL_debug_fpr52_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr52_val 0x00000000

/* all used bits of 'NIOL_debug_fpr52': */
#define MSK_USED_BITS_NIOL_debug_fpr52 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr53 */
/* => register f53 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr53   0x000001D4
#define Adr_NIOL_debug_debug_fpr53 0x000011D4
#define Adr_NIOL_debug_fpr53       0x000011D4
#define DFLT_VAL_NIOL_debug_fpr53  0x00000000

#define MSK_NIOL_debug_fpr53_val         0xffffffff
#define SRT_NIOL_debug_fpr53_val         0
#define DFLT_VAL_NIOL_debug_fpr53_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr53_val 0x00000000

/* all used bits of 'NIOL_debug_fpr53': */
#define MSK_USED_BITS_NIOL_debug_fpr53 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr54 */
/* => register f54 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr54   0x000001D8
#define Adr_NIOL_debug_debug_fpr54 0x000011D8
#define Adr_NIOL_debug_fpr54       0x000011D8
#define DFLT_VAL_NIOL_debug_fpr54  0x00000000

#define MSK_NIOL_debug_fpr54_val         0xffffffff
#define SRT_NIOL_debug_fpr54_val         0
#define DFLT_VAL_NIOL_debug_fpr54_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr54_val 0x00000000

/* all used bits of 'NIOL_debug_fpr54': */
#define MSK_USED_BITS_NIOL_debug_fpr54 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr55 */
/* => register f55 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr55   0x000001DC
#define Adr_NIOL_debug_debug_fpr55 0x000011DC
#define Adr_NIOL_debug_fpr55       0x000011DC
#define DFLT_VAL_NIOL_debug_fpr55  0x00000000

#define MSK_NIOL_debug_fpr55_val         0xffffffff
#define SRT_NIOL_debug_fpr55_val         0
#define DFLT_VAL_NIOL_debug_fpr55_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr55_val 0x00000000

/* all used bits of 'NIOL_debug_fpr55': */
#define MSK_USED_BITS_NIOL_debug_fpr55 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr56 */
/* => register f56 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr56   0x000001E0
#define Adr_NIOL_debug_debug_fpr56 0x000011E0
#define Adr_NIOL_debug_fpr56       0x000011E0
#define DFLT_VAL_NIOL_debug_fpr56  0x00000000

#define MSK_NIOL_debug_fpr56_val         0xffffffff
#define SRT_NIOL_debug_fpr56_val         0
#define DFLT_VAL_NIOL_debug_fpr56_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr56_val 0x00000000

/* all used bits of 'NIOL_debug_fpr56': */
#define MSK_USED_BITS_NIOL_debug_fpr56 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr57 */
/* => register f57 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr57   0x000001E4
#define Adr_NIOL_debug_debug_fpr57 0x000011E4
#define Adr_NIOL_debug_fpr57       0x000011E4
#define DFLT_VAL_NIOL_debug_fpr57  0x00000000

#define MSK_NIOL_debug_fpr57_val         0xffffffff
#define SRT_NIOL_debug_fpr57_val         0
#define DFLT_VAL_NIOL_debug_fpr57_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr57_val 0x00000000

/* all used bits of 'NIOL_debug_fpr57': */
#define MSK_USED_BITS_NIOL_debug_fpr57 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr58 */
/* => register f58 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr58   0x000001E8
#define Adr_NIOL_debug_debug_fpr58 0x000011E8
#define Adr_NIOL_debug_fpr58       0x000011E8
#define DFLT_VAL_NIOL_debug_fpr58  0x00000000

#define MSK_NIOL_debug_fpr58_val         0xffffffff
#define SRT_NIOL_debug_fpr58_val         0
#define DFLT_VAL_NIOL_debug_fpr58_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr58_val 0x00000000

/* all used bits of 'NIOL_debug_fpr58': */
#define MSK_USED_BITS_NIOL_debug_fpr58 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr59 */
/* => register f59 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr59   0x000001EC
#define Adr_NIOL_debug_debug_fpr59 0x000011EC
#define Adr_NIOL_debug_fpr59       0x000011EC
#define DFLT_VAL_NIOL_debug_fpr59  0x00000000

#define MSK_NIOL_debug_fpr59_val         0xffffffff
#define SRT_NIOL_debug_fpr59_val         0
#define DFLT_VAL_NIOL_debug_fpr59_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr59_val 0x00000000

/* all used bits of 'NIOL_debug_fpr59': */
#define MSK_USED_BITS_NIOL_debug_fpr59 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr60 */
/* => register f60 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr60   0x000001F0
#define Adr_NIOL_debug_debug_fpr60 0x000011F0
#define Adr_NIOL_debug_fpr60       0x000011F0
#define DFLT_VAL_NIOL_debug_fpr60  0x00000000

#define MSK_NIOL_debug_fpr60_val         0xffffffff
#define SRT_NIOL_debug_fpr60_val         0
#define DFLT_VAL_NIOL_debug_fpr60_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr60_val 0x00000000

/* all used bits of 'NIOL_debug_fpr60': */
#define MSK_USED_BITS_NIOL_debug_fpr60 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr61 */
/* => register f61 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr61   0x000001F4
#define Adr_NIOL_debug_debug_fpr61 0x000011F4
#define Adr_NIOL_debug_fpr61       0x000011F4
#define DFLT_VAL_NIOL_debug_fpr61  0x00000000

#define MSK_NIOL_debug_fpr61_val         0xffffffff
#define SRT_NIOL_debug_fpr61_val         0
#define DFLT_VAL_NIOL_debug_fpr61_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr61_val 0x00000000

/* all used bits of 'NIOL_debug_fpr61': */
#define MSK_USED_BITS_NIOL_debug_fpr61 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr62 */
/* => register f62 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr62   0x000001F8
#define Adr_NIOL_debug_debug_fpr62 0x000011F8
#define Adr_NIOL_debug_fpr62       0x000011F8
#define DFLT_VAL_NIOL_debug_fpr62  0x00000000

#define MSK_NIOL_debug_fpr62_val         0xffffffff
#define SRT_NIOL_debug_fpr62_val         0
#define DFLT_VAL_NIOL_debug_fpr62_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr62_val 0x00000000

/* all used bits of 'NIOL_debug_fpr62': */
#define MSK_USED_BITS_NIOL_debug_fpr62 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_fpr63 */
/* => register f63 from register file */
/*    reserved. Not used in the this core. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_fpr63   0x000001FC
#define Adr_NIOL_debug_debug_fpr63 0x000011FC
#define Adr_NIOL_debug_fpr63       0x000011FC
#define DFLT_VAL_NIOL_debug_fpr63  0x00000000

#define MSK_NIOL_debug_fpr63_val         0xffffffff
#define SRT_NIOL_debug_fpr63_val         0
#define DFLT_VAL_NIOL_debug_fpr63_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_fpr63_val 0x00000000

/* all used bits of 'NIOL_debug_fpr63': */
#define MSK_USED_BITS_NIOL_debug_fpr63 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_performance_counter_counter_register */
/* => PCCR31 ALL */
/*    Special Register, a write to this register will set all counters to the supplied value */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_performance_counter_counter_register   0x0000027C
#define Adr_NIOL_debug_debug_performance_counter_counter_register 0x0000127C
#define Adr_NIOL_debug_performance_counter_counter_register       0x0000127C
#define DFLT_VAL_NIOL_debug_performance_counter_counter_register  0x00000000

#define MSK_NIOL_debug_performance_counter_counter_register_val         0xffffffff
#define SRT_NIOL_debug_performance_counter_counter_register_val         0
#define DFLT_VAL_NIOL_debug_performance_counter_counter_register_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_performance_counter_counter_register_val 0x00000000

/* all used bits of 'NIOL_debug_performance_counter_counter_register': */
#define MSK_USED_BITS_NIOL_debug_performance_counter_counter_register 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpstart0 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpstart0   0x00000280
#define Adr_NIOL_debug_debug_lpstart0 0x00001280
#define Adr_NIOL_debug_lpstart0       0x00001280
#define DFLT_VAL_NIOL_debug_lpstart0  0x00000000

#define MSK_NIOL_debug_lpstart0_val         0xffffffff
#define SRT_NIOL_debug_lpstart0_val         0
#define DFLT_VAL_NIOL_debug_lpstart0_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpstart0_val 0x00000000

/* all used bits of 'NIOL_debug_lpstart0': */
#define MSK_USED_BITS_NIOL_debug_lpstart0 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpend0 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpend0   0x00000284
#define Adr_NIOL_debug_debug_lpend0 0x00001284
#define Adr_NIOL_debug_lpend0       0x00001284
#define DFLT_VAL_NIOL_debug_lpend0  0x00000000

#define MSK_NIOL_debug_lpend0_val         0xffffffff
#define SRT_NIOL_debug_lpend0_val         0
#define DFLT_VAL_NIOL_debug_lpend0_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpend0_val 0x00000000

/* all used bits of 'NIOL_debug_lpend0': */
#define MSK_USED_BITS_NIOL_debug_lpend0 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpcount0 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpcount0   0x00000288
#define Adr_NIOL_debug_debug_lpcount0 0x00001288
#define Adr_NIOL_debug_lpcount0       0x00001288
#define DFLT_VAL_NIOL_debug_lpcount0  0x00000000

#define MSK_NIOL_debug_lpcount0_val         0xffffffff
#define SRT_NIOL_debug_lpcount0_val         0
#define DFLT_VAL_NIOL_debug_lpcount0_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpcount0_val 0x00000000

/* all used bits of 'NIOL_debug_lpcount0': */
#define MSK_USED_BITS_NIOL_debug_lpcount0 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpstart1 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpstart1   0x0000028C
#define Adr_NIOL_debug_debug_lpstart1 0x0000128C
#define Adr_NIOL_debug_lpstart1       0x0000128C
#define DFLT_VAL_NIOL_debug_lpstart1  0x00000000

#define MSK_NIOL_debug_lpstart1_val         0xffffffff
#define SRT_NIOL_debug_lpstart1_val         0
#define DFLT_VAL_NIOL_debug_lpstart1_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpstart1_val 0x00000000

/* all used bits of 'NIOL_debug_lpstart1': */
#define MSK_USED_BITS_NIOL_debug_lpstart1 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpend1 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpend1   0x00000290
#define Adr_NIOL_debug_debug_lpend1 0x00001290
#define Adr_NIOL_debug_lpend1       0x00001290
#define DFLT_VAL_NIOL_debug_lpend1  0x00000000

#define MSK_NIOL_debug_lpend1_val         0xffffffff
#define SRT_NIOL_debug_lpend1_val         0
#define DFLT_VAL_NIOL_debug_lpend1_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpend1_val 0x00000000

/* all used bits of 'NIOL_debug_lpend1': */
#define MSK_USED_BITS_NIOL_debug_lpend1 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_lpcount1 */
/* => reserved in zeroriscy */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_lpcount1   0x00000294
#define Adr_NIOL_debug_debug_lpcount1 0x00001294
#define Adr_NIOL_debug_lpcount1       0x00001294
#define DFLT_VAL_NIOL_debug_lpcount1  0x00000000

#define MSK_NIOL_debug_lpcount1_val         0xffffffff
#define SRT_NIOL_debug_lpcount1_val         0
#define DFLT_VAL_NIOL_debug_lpcount1_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_lpcount1_val 0x00000000

/* all used bits of 'NIOL_debug_lpcount1': */
#define MSK_USED_BITS_NIOL_debug_lpcount1 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_next_pc */
/* => next PC */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_next_pc   0x00000300
#define Adr_NIOL_debug_debug_next_pc 0x00001300
#define Adr_NIOL_debug_next_pc       0x00001300
#define DFLT_VAL_NIOL_debug_next_pc  0x00000000

#define MSK_NIOL_debug_next_pc_val         0xffffffff
#define SRT_NIOL_debug_next_pc_val         0
#define DFLT_VAL_NIOL_debug_next_pc_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_next_pc_val 0x00000000

/* all used bits of 'NIOL_debug_next_pc': */
#define MSK_USED_BITS_NIOL_debug_next_pc 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_previous_pc */
/* => previous PC */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_previous_pc   0x00000304
#define Adr_NIOL_debug_debug_previous_pc 0x00001304
#define Adr_NIOL_debug_previous_pc       0x00001304

#define MSK_NIOL_debug_previous_pc_val 0xffffffff
#define SRT_NIOL_debug_previous_pc_val 0

/* all used bits of 'NIOL_debug_previous_pc': */
#define MSK_USED_BITS_NIOL_debug_previous_pc 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_mstatus */
/* => mstatus */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_mstatus   0x00000308
#define Adr_NIOL_debug_debug_mstatus 0x00001308
#define Adr_NIOL_debug_mstatus       0x00001308
#define DFLT_VAL_NIOL_debug_mstatus  0x00000000

#define MSK_NIOL_debug_mstatus_mie          0x00000008
#define SRT_NIOL_debug_mstatus_mie          3
#define DFLT_VAL_NIOL_debug_mstatus_mie     0x00000000
#define DFLT_BF_VAL_NIOL_debug_mstatus_mie  0x00000000
#define MSK_NIOL_debug_mstatus_mpie         0x00000080
#define SRT_NIOL_debug_mstatus_mpie         7
#define DFLT_VAL_NIOL_debug_mstatus_mpie    0x00000000
#define DFLT_BF_VAL_NIOL_debug_mstatus_mpie 0x00000000
#define MSK_NIOL_debug_mstatus_bpp          0x00001800
#define SRT_NIOL_debug_mstatus_bpp          11
#define DFLT_VAL_NIOL_debug_mstatus_bpp     0x00000000
#define DFLT_BF_VAL_NIOL_debug_mstatus_bpp  0x00000000

/* all used bits of 'NIOL_debug_mstatus': */
#define MSK_USED_BITS_NIOL_debug_mstatus 0x00001888

/* --------------------------------------------------------------------- */
/* Register debug_mtvec */
/* => mtvec */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_mtvec   0x0000030C
#define Adr_NIOL_debug_debug_mtvec 0x0000130C
#define Adr_NIOL_debug_mtvec       0x0000130C

#define MSK_NIOL_debug_mtvec_val 0xffffffff
#define SRT_NIOL_debug_mtvec_val 0

/* all used bits of 'NIOL_debug_mtvec': */
#define MSK_USED_BITS_NIOL_debug_mtvec 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_mepc */
/* => mepc */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_mepc   0x00000310
#define Adr_NIOL_debug_debug_mepc 0x00001310
#define Adr_NIOL_debug_mepc       0x00001310
#define DFLT_VAL_NIOL_debug_mepc  0x00000000

#define MSK_NIOL_debug_mepc_val         0xffffffff
#define SRT_NIOL_debug_mepc_val         0
#define DFLT_VAL_NIOL_debug_mepc_val    0x00000000
#define DFLT_BF_VAL_NIOL_debug_mepc_val 0x00000000

/* all used bits of 'NIOL_debug_mepc': */
#define MSK_USED_BITS_NIOL_debug_mepc 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_mcause */
/* => mcause */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_mcause   0x00000314
#define Adr_NIOL_debug_debug_mcause 0x00001314
#define Adr_NIOL_debug_mcause       0x00001314

#define MSK_NIOL_debug_mcause_exeption_code 0x0000001f
#define SRT_NIOL_debug_mcause_exeption_code 0
#define MSK_NIOL_debug_mcause_interrupt     0x80000000
#define SRT_NIOL_debug_mcause_interrupt     31

/* all used bits of 'NIOL_debug_mcause': */
#define MSK_USED_BITS_NIOL_debug_mcause 0x8000001f

/* --------------------------------------------------------------------- */
/* Register debug_pcer */
/* => pcer */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_pcer   0x00000318
#define Adr_NIOL_debug_debug_pcer 0x00001318
#define Adr_NIOL_debug_pcer       0x00001318
#define DFLT_VAL_NIOL_debug_pcer  0x00000000

#define MSK_NIOL_debug_pcer_cycles              0x00000001
#define SRT_NIOL_debug_pcer_cycles              0
#define DFLT_VAL_NIOL_debug_pcer_cycles         0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_cycles      0x00000000
#define MSK_NIOL_debug_pcer_instr               0x00000002
#define SRT_NIOL_debug_pcer_instr               1
#define DFLT_VAL_NIOL_debug_pcer_instr          0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_instr       0x00000000
#define MSK_NIOL_debug_pcer_imiss               0x00000010
#define SRT_NIOL_debug_pcer_imiss               4
#define DFLT_VAL_NIOL_debug_pcer_imiss          0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_imiss       0x00000000
#define MSK_NIOL_debug_pcer_wbranch             0x00000020
#define SRT_NIOL_debug_pcer_wbranch             5
#define DFLT_VAL_NIOL_debug_pcer_wbranch        0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_wbranch     0x00000000
#define MSK_NIOL_debug_pcer_wbranch_cyc         0x00000040
#define SRT_NIOL_debug_pcer_wbranch_cyc         6
#define DFLT_VAL_NIOL_debug_pcer_wbranch_cyc    0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_wbranch_cyc 0x00000000
#define MSK_NIOL_debug_pcer_ld                  0x00000080
#define SRT_NIOL_debug_pcer_ld                  7
#define DFLT_VAL_NIOL_debug_pcer_ld             0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_ld          0x00000000
#define MSK_NIOL_debug_pcer_st                  0x00000100
#define SRT_NIOL_debug_pcer_st                  8
#define DFLT_VAL_NIOL_debug_pcer_st             0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_st          0x00000000
#define MSK_NIOL_debug_pcer_jump                0x00000200
#define SRT_NIOL_debug_pcer_jump                9
#define DFLT_VAL_NIOL_debug_pcer_jump           0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_jump        0x00000000
#define MSK_NIOL_debug_pcer_branch              0x00000400
#define SRT_NIOL_debug_pcer_branch              10
#define DFLT_VAL_NIOL_debug_pcer_branch         0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_branch      0x00000000
#define MSK_NIOL_debug_pcer_delay_slot          0x00000800
#define SRT_NIOL_debug_pcer_delay_slot          11
#define DFLT_VAL_NIOL_debug_pcer_delay_slot     0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_delay_slot  0x00000000
#define MSK_NIOL_debug_pcer_ld_ext              0x00001000
#define SRT_NIOL_debug_pcer_ld_ext              12
#define DFLT_VAL_NIOL_debug_pcer_ld_ext         0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_ld_ext      0x00000000
#define MSK_NIOL_debug_pcer_st_ext              0x00002000
#define SRT_NIOL_debug_pcer_st_ext              13
#define DFLT_VAL_NIOL_debug_pcer_st_ext         0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_st_ext      0x00000000
#define MSK_NIOL_debug_pcer_ld_ext_cyc          0x00004000
#define SRT_NIOL_debug_pcer_ld_ext_cyc          14
#define DFLT_VAL_NIOL_debug_pcer_ld_ext_cyc     0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_ld_ext_cyc  0x00000000
#define MSK_NIOL_debug_pcer_st_ext_cyc          0x00008000
#define SRT_NIOL_debug_pcer_st_ext_cyc          15
#define DFLT_VAL_NIOL_debug_pcer_st_ext_cyc     0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_st_ext_cyc  0x00000000
#define MSK_NIOL_debug_pcer_tcdm_cont           0x00010000
#define SRT_NIOL_debug_pcer_tcdm_cont           16
#define DFLT_VAL_NIOL_debug_pcer_tcdm_cont      0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcer_tcdm_cont   0x00000000

/* all used bits of 'NIOL_debug_pcer': */
#define MSK_USED_BITS_NIOL_debug_pcer 0x0001fff3

/* --------------------------------------------------------------------- */
/* Register debug_pcmr */
/* => pcmr */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_pcmr   0x0000031C
#define Adr_NIOL_debug_debug_pcmr 0x0000131C
#define Adr_NIOL_debug_pcmr       0x0000131C
#define DFLT_VAL_NIOL_debug_pcmr  0x00000000

#define MSK_NIOL_debug_pcmr_saturation         0x00000001
#define SRT_NIOL_debug_pcmr_saturation         0
#define DFLT_VAL_NIOL_debug_pcmr_saturation    0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcmr_saturation 0x00000000
#define MSK_NIOL_debug_pcmr_global_en          0x00000002
#define SRT_NIOL_debug_pcmr_global_en          1
#define DFLT_VAL_NIOL_debug_pcmr_global_en     0x00000000
#define DFLT_BF_VAL_NIOL_debug_pcmr_global_en  0x00000000

/* all used bits of 'NIOL_debug_pcmr': */
#define MSK_USED_BITS_NIOL_debug_pcmr 0x00000003

/* --------------------------------------------------------------------- */
/* Register debug_privlv */
/* => privlv */
/*    reserved in zeroriscy */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_privlv   0x00000320
#define Adr_NIOL_debug_debug_privlv 0x00001320
#define Adr_NIOL_debug_privlv       0x00001320

#define MSK_NIOL_debug_privlv_val 0xffffffff
#define SRT_NIOL_debug_privlv_val 0

/* all used bits of 'NIOL_debug_privlv': */
#define MSK_USED_BITS_NIOL_debug_privlv 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_uhartip */
/* => uhartip */
/*    reserved in zeroriscy */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_uhartip   0x00000324
#define Adr_NIOL_debug_debug_uhartip 0x00001324
#define Adr_NIOL_debug_uhartip       0x00001324

#define MSK_NIOL_debug_uhartip_val 0xffffffff
#define SRT_NIOL_debug_uhartip_val 0

/* all used bits of 'NIOL_debug_uhartip': */
#define MSK_USED_BITS_NIOL_debug_uhartip 0xffffffff

/* --------------------------------------------------------------------- */
/* Register debug_mhartip */
/* => mhartip */
/*    reserved in zeroriscy */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_debug_mhartip   0x00000328
#define Adr_NIOL_debug_debug_mhartip 0x00001328
#define Adr_NIOL_debug_mhartip       0x00001328

#define MSK_NIOL_debug_mhartip_val 0xffffffff
#define SRT_NIOL_debug_mhartip_val 0

/* all used bits of 'NIOL_debug_mhartip': */
#define MSK_USED_BITS_NIOL_debug_mhartip 0xffffffff


/* ===================================================================== */

/* Area of rom */

/* ===================================================================== */

#define Addr_NIOL_rom 0x00002000

/* --------------------------------------------------------------------- */
/* Register rom_base */
/* => internal ROM start address */
/*    Area size: 4kB */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_rom_base 0x00000000
#define Adr_NIOL_rom_rom_base 0x00002000
#define Adr_NIOL_rom_base     0x00002000

/* --------------------------------------------------------------------- */
/* Register rom_end */
/* =>  */
/* => Mode: R */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_rom_end 0x00000FFC
#define Adr_NIOL_rom_rom_end 0x00002FFC
#define Adr_NIOL_rom_end     0x00002FFC


/* ===================================================================== */

/* Area of dram */

/* ===================================================================== */

#define Addr_NIOL_dram 0x00004000

/* --------------------------------------------------------------------- */
/* Register dram_base */
/* => Area size: 12kB */
/*    Data Memory */
/*    Note: For simulation the last 12 bytes of the NETIOL DRAM are reserved for TB-reg and sim_mesage access. */
/*    Read accesses in this memory area: 0WS, byte accessable */
/*    Write accesses in this memory area: 0WS, byte accessable */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_dram_base  0x00000000
#define Adr_NIOL_dram_dram_base 0x00004000
#define Adr_NIOL_dram_base      0x00004000

/* --------------------------------------------------------------------- */
/* Register dram_end */
/* => Note: For simulation the last 12 bytes of the NETIOL DRAM are reserved for TB-reg and sim_mesage access. */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_dram_end  0x00002FFC
#define Adr_NIOL_dram_dram_end 0x00006FFC
#define Adr_NIOL_dram_end      0x00006FFC


/* ===================================================================== */

/* Area of pram */

/* ===================================================================== */

#define Addr_NIOL_pram 0x00008000

/* --------------------------------------------------------------------- */
/* Register pram_base */
/* => Area size: 24kB */
/*    Instruction Memory */
/*    Read accesses in this memory area: 0WS, byte accessable */
/*    Write accesses in this memory area: 0WS, byte accessable */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pram_base  0x00000000
#define Adr_NIOL_pram_pram_base 0x00008000
#define Adr_NIOL_pram_base      0x00008000

/* --------------------------------------------------------------------- */
/* Register pram_end */
/* =>  */
/* => Mode: R/W */
/* --------------------------------------------------------------------- */

#define REL_Adr_NIOL_pram_end  0x00005FFC
#define Adr_NIOL_pram_pram_end 0x0000DFFC
#define Adr_NIOL_pram_end      0x0000DFFC



#endif
