// Seed: 2818948922
program module_0 ();
endprogram
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    output wire id_2
);
  module_0 modCall_1 ();
  assign id_0 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        id_3[""][1 : 1'b0*1*-1] = 1'h0;
      end
    end
    $unsigned(58);
    ;
  end
endmodule
