
==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _72304_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _72304_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _72304_/CK (DFFR_X1)
   0.06    0.06 ^ _72304_/QN (DFFR_X1)
   0.03    0.09 ^ _64680_/Z (BUF_X1)
   0.01    0.10 v _50637_/ZN (NOR4_X1)
   0.01    0.11 ^ _50639_/ZN (NAND2_X1)
   0.01    0.13 v _50644_/ZN (NAND2_X1)
   0.03    0.15 v _69203_/Z (CLKBUF_X1)
   0.00    0.15 v _72304_/D (DFFR_X1)
           0.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ _72304_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _74472_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _75707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _74472_/CK (DFFR_X1)
   0.08    0.08 v _74472_/Q (DFFR_X1)
   0.04    0.12 v _60983_/Z (CLKBUF_X2)
   0.03    0.16 v _60177_/Z (BUF_X8)
   0.05    0.21 ^ _60477_/ZN (NOR2_X2)
   0.06    0.27 ^ _60478_/ZN (AND3_X4)
   0.04    0.31 ^ _60479_/ZN (AND2_X4)
   0.06    0.37 v _60969_/Z (MUX2_X1)
   0.03    0.40 ^ _60971_/ZN (AOI21_X1)
   0.02    0.42 v _60973_/ZN (OAI21_X1)
   0.06    0.47 v _60974_/Z (MUX2_X1)
   0.06    0.53 v _60975_/Z (MUX2_X1)
   0.06    0.59 v _60976_/Z (MUX2_X1)
   0.06    0.64 v _36746_/Z (MUX2_X1)
   0.06    0.70 v _36747_/Z (MUX2_X1)
   0.06    0.76 v _36748_/Z (MUX2_X1)
   0.06    0.81 v _36749_/Z (MUX2_X1)
   0.06    0.87 v _36750_/Z (MUX2_X1)
   0.06    0.93 v _36751_/Z (MUX2_X1)
   0.06    0.98 v _36752_/Z (MUX2_X1)
   0.06    1.04 v _36753_/Z (MUX2_X1)
   0.06    1.10 v _36754_/Z (MUX2_X1)
   0.06    1.15 v _36755_/Z (MUX2_X1)
   0.06    1.21 v _36756_/Z (MUX2_X1)
   0.06    1.27 v _36757_/Z (MUX2_X1)
   0.06    1.32 v _36758_/Z (MUX2_X1)
   0.06    1.38 v _36759_/Z (MUX2_X1)
   0.06    1.44 v _36760_/Z (MUX2_X1)
   0.06    1.50 v _36761_/Z (MUX2_X1)
   0.06    1.55 v _36762_/Z (MUX2_X1)
   0.06    1.61 v _36763_/Z (MUX2_X1)
   0.06    1.67 v _36764_/Z (MUX2_X1)
   0.06    1.73 v _36765_/Z (MUX2_X1)
   0.05    1.78 ^ _36766_/ZN (AOI211_X2)
   0.01    1.79 v _36768_/ZN (NOR3_X4)
   0.06    1.86 v _36772_/ZN (OR3_X4)
   0.03    1.89 ^ _36786_/ZN (NAND2_X2)
   0.02    1.90 v _36787_/ZN (INV_X4)
   0.05    1.95 ^ _36789_/ZN (OAI21_X1)
   0.04    1.99 ^ _36861_/ZN (AND2_X1)
   0.04    2.04 ^ _36874_/ZN (XNOR2_X2)
   0.02    2.05 v _37022_/ZN (INV_X1)
   0.06    2.11 v _37023_/ZN (OR2_X1)
   0.04    2.15 ^ _37028_/ZN (AOI21_X4)
   0.03    2.18 ^ _37034_/ZN (OR2_X2)
   0.02    2.20 v _37156_/ZN (AOI21_X2)
   0.05    2.25 ^ _37262_/ZN (OAI21_X1)
   0.02    2.27 v _37404_/ZN (NAND2_X1)
   0.03    2.30 ^ _37406_/ZN (NAND2_X1)
   0.07    2.37 ^ _37680_/ZN (AND3_X1)
   0.02    2.39 v _37685_/ZN (NOR3_X2)
   0.05    2.44 ^ _37959_/ZN (NOR3_X1)
   0.02    2.46 v _37962_/ZN (NOR3_X2)
   0.03    2.49 ^ _38095_/ZN (NOR2_X1)
   0.01    2.50 v _38242_/ZN (NAND2_X1)
   0.04    2.54 v _38245_/ZN (AND3_X1)
   0.05    2.59 ^ _38405_/ZN (NOR2_X2)
   0.05    2.64 ^ _38541_/ZN (AND2_X1)
   0.02    2.67 v _39518_/ZN (OAI211_X2)
   0.02    2.69 ^ _39525_/ZN (NAND2_X2)
   0.02    2.71 v _39784_/ZN (NAND3_X1)
   0.04    2.75 v _39787_/ZN (AND3_X1)
   0.08    2.83 v _40022_/ZN (OR3_X1)
   0.03    2.86 ^ _40026_/ZN (NAND2_X4)
   0.06    2.92 ^ _40516_/ZN (AND3_X1)
   0.02    2.94 v _40628_/ZN (OAI21_X4)
   0.03    2.97 v _40629_/ZN (AND2_X1)
   0.03    3.01 v _40630_/Z (BUF_X4)
   0.09    3.10 ^ _48656_/ZN (NOR4_X2)
   0.03    3.13 v _48660_/ZN (NAND4_X4)
   0.07    3.20 v _48689_/ZN (OR3_X1)
   0.02    3.22 ^ _48698_/ZN (NAND4_X1)
   0.02    3.24 v _48699_/ZN (NOR2_X1)
   0.02    3.26 ^ _50742_/ZN (INV_X1)
   0.05    3.30 ^ _50743_/ZN (AND3_X1)
   0.01    3.31 v _50746_/ZN (INV_X1)
   0.03    3.34 v _50749_/ZN (AND2_X2)
   0.03    3.37 v _50770_/ZN (AND2_X2)
   0.03    3.40 ^ _50771_/ZN (INV_X1)
   0.01    3.42 v _50777_/ZN (NOR2_X1)
   0.05    3.47 ^ _50787_/ZN (OAI21_X1)
   0.06    3.52 ^ _50798_/ZN (AND2_X2)
   0.04    3.56 ^ _50826_/ZN (AND2_X4)
   0.04    3.60 ^ _59327_/ZN (AND2_X4)
   0.04    3.64 ^ _59356_/ZN (AND2_X4)
   0.01    3.66 v _59357_/ZN (INV_X4)
   0.05    3.70 v _59358_/ZN (OR2_X1)
   0.03    3.74 ^ _59359_/ZN (NOR2_X2)
   0.04    3.78 ^ _59361_/ZN (AND2_X1)
   0.04    3.82 ^ _59362_/ZN (AND2_X1)
   0.01    3.83 v _59363_/ZN (INV_X1)
   0.05    3.88 ^ _59364_/ZN (NOR3_X1)
   0.06    3.94 ^ _59366_/ZN (AND3_X1)
   0.01    3.95 v _59367_/ZN (INV_X1)
   0.05    4.00 ^ _59368_/ZN (NOR3_X1)
   0.06    4.07 ^ _59371_/ZN (AND3_X1)
   0.06    4.13 ^ _59372_/ZN (AND3_X1)
   0.01    4.13 v _59373_/ZN (INV_X1)
   0.03    4.16 ^ _59374_/ZN (NOR2_X1)
   0.02    4.18 v _59375_/ZN (XNOR2_X1)
   0.06    4.23 v _59376_/Z (MUX2_X1)
   0.03    4.26 v _71826_/Z (CLKBUF_X1)
   0.00    4.26 v _75707_/D (DFFR_X1)
           4.26   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _75707_/CK (DFFR_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -4.26   data arrival time
---------------------------------------------------------
           5.70   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _74472_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _75707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _74472_/CK (DFFR_X1)
   0.08    0.08 v _74472_/Q (DFFR_X1)
   0.04    0.12 v _60983_/Z (CLKBUF_X2)
   0.03    0.16 v _60177_/Z (BUF_X8)
   0.05    0.21 ^ _60477_/ZN (NOR2_X2)
   0.06    0.27 ^ _60478_/ZN (AND3_X4)
   0.04    0.31 ^ _60479_/ZN (AND2_X4)
   0.06    0.37 v _60969_/Z (MUX2_X1)
   0.03    0.40 ^ _60971_/ZN (AOI21_X1)
   0.02    0.42 v _60973_/ZN (OAI21_X1)
   0.06    0.47 v _60974_/Z (MUX2_X1)
   0.06    0.53 v _60975_/Z (MUX2_X1)
   0.06    0.59 v _60976_/Z (MUX2_X1)
   0.06    0.64 v _36746_/Z (MUX2_X1)
   0.06    0.70 v _36747_/Z (MUX2_X1)
   0.06    0.76 v _36748_/Z (MUX2_X1)
   0.06    0.81 v _36749_/Z (MUX2_X1)
   0.06    0.87 v _36750_/Z (MUX2_X1)
   0.06    0.93 v _36751_/Z (MUX2_X1)
   0.06    0.98 v _36752_/Z (MUX2_X1)
   0.06    1.04 v _36753_/Z (MUX2_X1)
   0.06    1.10 v _36754_/Z (MUX2_X1)
   0.06    1.15 v _36755_/Z (MUX2_X1)
   0.06    1.21 v _36756_/Z (MUX2_X1)
   0.06    1.27 v _36757_/Z (MUX2_X1)
   0.06    1.32 v _36758_/Z (MUX2_X1)
   0.06    1.38 v _36759_/Z (MUX2_X1)
   0.06    1.44 v _36760_/Z (MUX2_X1)
   0.06    1.50 v _36761_/Z (MUX2_X1)
   0.06    1.55 v _36762_/Z (MUX2_X1)
   0.06    1.61 v _36763_/Z (MUX2_X1)
   0.06    1.67 v _36764_/Z (MUX2_X1)
   0.06    1.73 v _36765_/Z (MUX2_X1)
   0.05    1.78 ^ _36766_/ZN (AOI211_X2)
   0.01    1.79 v _36768_/ZN (NOR3_X4)
   0.06    1.86 v _36772_/ZN (OR3_X4)
   0.03    1.89 ^ _36786_/ZN (NAND2_X2)
   0.02    1.90 v _36787_/ZN (INV_X4)
   0.05    1.95 ^ _36789_/ZN (OAI21_X1)
   0.04    1.99 ^ _36861_/ZN (AND2_X1)
   0.04    2.04 ^ _36874_/ZN (XNOR2_X2)
   0.02    2.05 v _37022_/ZN (INV_X1)
   0.06    2.11 v _37023_/ZN (OR2_X1)
   0.04    2.15 ^ _37028_/ZN (AOI21_X4)
   0.03    2.18 ^ _37034_/ZN (OR2_X2)
   0.02    2.20 v _37156_/ZN (AOI21_X2)
   0.05    2.25 ^ _37262_/ZN (OAI21_X1)
   0.02    2.27 v _37404_/ZN (NAND2_X1)
   0.03    2.30 ^ _37406_/ZN (NAND2_X1)
   0.07    2.37 ^ _37680_/ZN (AND3_X1)
   0.02    2.39 v _37685_/ZN (NOR3_X2)
   0.05    2.44 ^ _37959_/ZN (NOR3_X1)
   0.02    2.46 v _37962_/ZN (NOR3_X2)
   0.03    2.49 ^ _38095_/ZN (NOR2_X1)
   0.01    2.50 v _38242_/ZN (NAND2_X1)
   0.04    2.54 v _38245_/ZN (AND3_X1)
   0.05    2.59 ^ _38405_/ZN (NOR2_X2)
   0.05    2.64 ^ _38541_/ZN (AND2_X1)
   0.02    2.67 v _39518_/ZN (OAI211_X2)
   0.02    2.69 ^ _39525_/ZN (NAND2_X2)
   0.02    2.71 v _39784_/ZN (NAND3_X1)
   0.04    2.75 v _39787_/ZN (AND3_X1)
   0.08    2.83 v _40022_/ZN (OR3_X1)
   0.03    2.86 ^ _40026_/ZN (NAND2_X4)
   0.06    2.92 ^ _40516_/ZN (AND3_X1)
   0.02    2.94 v _40628_/ZN (OAI21_X4)
   0.03    2.97 v _40629_/ZN (AND2_X1)
   0.03    3.01 v _40630_/Z (BUF_X4)
   0.09    3.10 ^ _48656_/ZN (NOR4_X2)
   0.03    3.13 v _48660_/ZN (NAND4_X4)
   0.07    3.20 v _48689_/ZN (OR3_X1)
   0.02    3.22 ^ _48698_/ZN (NAND4_X1)
   0.02    3.24 v _48699_/ZN (NOR2_X1)
   0.02    3.26 ^ _50742_/ZN (INV_X1)
   0.05    3.30 ^ _50743_/ZN (AND3_X1)
   0.01    3.31 v _50746_/ZN (INV_X1)
   0.03    3.34 v _50749_/ZN (AND2_X2)
   0.03    3.37 v _50770_/ZN (AND2_X2)
   0.03    3.40 ^ _50771_/ZN (INV_X1)
   0.01    3.42 v _50777_/ZN (NOR2_X1)
   0.05    3.47 ^ _50787_/ZN (OAI21_X1)
   0.06    3.52 ^ _50798_/ZN (AND2_X2)
   0.04    3.56 ^ _50826_/ZN (AND2_X4)
   0.04    3.60 ^ _59327_/ZN (AND2_X4)
   0.04    3.64 ^ _59356_/ZN (AND2_X4)
   0.01    3.66 v _59357_/ZN (INV_X4)
   0.05    3.70 v _59358_/ZN (OR2_X1)
   0.03    3.74 ^ _59359_/ZN (NOR2_X2)
   0.04    3.78 ^ _59361_/ZN (AND2_X1)
   0.04    3.82 ^ _59362_/ZN (AND2_X1)
   0.01    3.83 v _59363_/ZN (INV_X1)
   0.05    3.88 ^ _59364_/ZN (NOR3_X1)
   0.06    3.94 ^ _59366_/ZN (AND3_X1)
   0.01    3.95 v _59367_/ZN (INV_X1)
   0.05    4.00 ^ _59368_/ZN (NOR3_X1)
   0.06    4.07 ^ _59371_/ZN (AND3_X1)
   0.06    4.13 ^ _59372_/ZN (AND3_X1)
   0.01    4.13 v _59373_/ZN (INV_X1)
   0.03    4.16 ^ _59374_/ZN (NOR2_X1)
   0.02    4.18 v _59375_/ZN (XNOR2_X1)
   0.06    4.23 v _59376_/Z (MUX2_X1)
   0.03    4.26 v _71826_/Z (CLKBUF_X1)
   0.00    4.26 v _75707_/D (DFFR_X1)
           4.26   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _75707_/CK (DFFR_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -4.26   data arrival time
---------------------------------------------------------
           5.70   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_transition -all_violators
--------------------------------------------------------------------------

==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   2.42e-04   2.42e-04   7.6%
Combinational          1.04e-03   8.37e-04   1.09e-03   2.96e-03  92.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e-03   8.37e-04   1.33e-03   3.20e-03 100.0%
                          32.4%      26.1%      41.5%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1341146 u^2 100% utilization.
