{"Source Block": ["oh/elink/hdl/erx_io.v@278:288@HdlStmAssign", "\n   //###################################\n   //#IDELAY CIRCUIT\n   //###################################\n\n   assign  rxi_delay_in[9:0] ={rxi_lclk,rxi_frame,rxi_data[7:0]};\n   \n   genvar        j;\n   generate for(j=0; j<10; j=j+1)\n     begin : gen_idelay\n\t(* IODELAY_GROUP = \"IDELAY_GROUP\" *) // Group name for IDELAYCTRL\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@280:290", "   //#IDELAY CIRCUIT\n   //###################################\n\n   assign  rxi_delay_in[9:0] ={rxi_lclk,rxi_frame,rxi_data[7:0]};\n   \n   genvar        j;\n   generate for(j=0; j<10; j=j+1)\n     begin : gen_idelay\n\t(* IODELAY_GROUP = \"IDELAY_GROUP\" *) // Group name for IDELAYCTRL\n\t\n\tIDELAYE2 #(.CINVCTRL_SEL(\"FALSE\"),\n"]], "Diff Content": {"Delete": [[283, "   assign  rxi_delay_in[9:0] ={rxi_lclk,rxi_frame,rxi_data[7:0]};\n"]], "Add": [[283, "   assign  rxi_delay_in[8:0] ={rxi_frame,rxi_data[7:0]};\n"]]}}