
edif2ngd  -l "MachXO2" -d LCMXO2-7000HC -path "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1" -path "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl"   "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1.edi" "Uniboard_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="factor"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="factor"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="timeout_ms"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="factor"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="factor"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="num_regs"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="axis_haddr"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="baud_div"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="axis_haddr"  />
Writing the design to Uniboard_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HC  -p "/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data"  -p "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1" -p "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl"  "Uniboard_impl1.ngo" "Uniboard_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Uniboard_impl1.ngo' ...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT" arg2="protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1" arg2="protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0" arg2="protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1" arg2="protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0" arg2="protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0" arg2="protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0" arg2="protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0" arg2="protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT" arg2="rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch8/un66_count_1_s_13_0_S1" arg2="rc_receiver/recv_ch8/un66_count_1_s_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0" arg2="rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1" arg2="rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_0" arg2="rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_0" arg2="rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_0" arg2="rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_0" arg2="rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_2" arg2="rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_2" arg2="rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_2" arg2="rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_2" arg2="rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_1" arg2="rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_1" arg2="rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_1" arg2="rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_1" arg2="rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_3" arg2="rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_3" arg2="rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_3" arg2="rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_3" arg2="rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_4" arg2="rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_4" arg2="rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_4" arg2="rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_4" arg2="rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_45_0_COUT" arg2="arm_x/step_clock_div/count[0]2_0_I_45_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_45_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_81_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_81_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_81_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_81_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_21_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_21_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_57_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_57_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_57_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_57_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_27_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_27_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_27_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_27_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_33_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_33_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_33_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_33_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_51_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_51_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_51_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_51_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_9_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_9_0_S1" arg2="arm_x/step_clock_div/count[0]2_0_I_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_I_1_0_S0" arg2="arm_x/step_clock_div/count[0]2_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_0_N_77" arg2="arm_x/step_clock_div/count[0]2_0_N_77"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_COUT[30]" arg2="arm_x/step_clock_div/clk_o8_cry_0_COUT[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[30]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[26]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[26]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[22]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[22]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[18]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[18]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[15]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[15]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[13]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[13]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[11]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[11]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[9]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[9]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[7]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[7]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[5]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[5]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[3]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[3]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[1]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[1]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S0[0]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/clk_o8_cry_0_S1[0]" arg2="arm_x/step_clock_div/clk_o8_cry_0_S1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_a_4_s_31_0_COUT" arg2="arm_x/step_clock_div/count[0]2_a_4_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_a_4_s_31_0_S1" arg2="arm_x/step_clock_div/count[0]2_a_4_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/count[0]2_a_4_cry_0_0_S0" arg2="arm_x/step_clock_div/count[0]2_a_4_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/register[2]_i[0]" arg2="arm_x/step_clock_div/register[2]_i[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/un129_count_1_s_31_0_COUT" arg2="arm_x/step_clock_div/un129_count_1_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/un129_count_1_s_31_0_S1" arg2="arm_x/step_clock_div/un129_count_1_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/un129_count_1_cry_0_0_S0" arg2="arm_x/step_clock_div/un129_count_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="arm_x/step_clock_div/un129_count_1_cry_0_0_S1" arg2="arm_x/step_clock_div/un129_count_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_12_0_COUT_0" arg2="motor_pwm/right/pwm_2_cry_12_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_12_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_12_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_11_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_11_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_11_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_11_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_9_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_9_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_9_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_9_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_7_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_7_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_7_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_7_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_5_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_5_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_5_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_5_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_3_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_3_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_3_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_3_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_1_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_1_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_1_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_1_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_0_0_S0_0" arg2="motor_pwm/right/pwm_2_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/pwm_2_cry_0_0_S1_0" arg2="motor_pwm/right/pwm_2_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT" arg2="motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un1_latched_width[0]_cry_0_0_S0" arg2="motor_pwm/right/un1_latched_width[0]_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un1_latched_width[0]_cry_0_0_S1" arg2="motor_pwm/right/un1_latched_width[0]_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un53_count_cry_11_0_COUT" arg2="motor_pwm/right/un53_count_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un53_count_cry_0_0_S0" arg2="motor_pwm/right/un53_count_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/right/un53_count_cry_0_0_S1" arg2="motor_pwm/right/un53_count_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_12_0_COUT" arg2="motor_pwm/left/pwm_2_cry_12_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_12_0_S1" arg2="motor_pwm/left/pwm_2_cry_12_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_11_0_S0" arg2="motor_pwm/left/pwm_2_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_11_0_S1" arg2="motor_pwm/left/pwm_2_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_9_0_S0" arg2="motor_pwm/left/pwm_2_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_9_0_S1" arg2="motor_pwm/left/pwm_2_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_7_0_S0" arg2="motor_pwm/left/pwm_2_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_7_0_S1" arg2="motor_pwm/left/pwm_2_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_5_0_S0" arg2="motor_pwm/left/pwm_2_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_5_0_S1" arg2="motor_pwm/left/pwm_2_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_3_0_S0" arg2="motor_pwm/left/pwm_2_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_3_0_S1" arg2="motor_pwm/left/pwm_2_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_1_0_S0" arg2="motor_pwm/left/pwm_2_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_1_0_S1" arg2="motor_pwm/left/pwm_2_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_0_0_S0" arg2="motor_pwm/left/pwm_2_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/pwm_2_cry_0_0_S1" arg2="motor_pwm/left/pwm_2_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0" arg2="motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0" arg2="motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0" arg2="motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un53_count_cry_11_0_COUT_0" arg2="motor_pwm/left/un53_count_cry_11_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un53_count_cry_0_0_S0_0" arg2="motor_pwm/left/un53_count_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="motor_pwm/left/un53_count_cry_0_0_S1_0" arg2="motor_pwm/left/un53_count_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pwm_clk_div/un129_count_1_s_31_0_COUT_0" arg2="pwm_clk_div/un129_count_1_s_31_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pwm_clk_div/un129_count_1_s_31_0_S1_0" arg2="pwm_clk_div/un129_count_1_s_31_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pwm_clk_div/un129_count_1_cry_0_0_S0_0" arg2="pwm_clk_div/un129_count_1_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pwm_clk_div/un129_count_1_cry_0_0_S1_0" arg2="pwm_clk_div/un129_count_1_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="reset_count_1_cry_0_0_S0" arg2="reset_count_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="reset_count_1_cry_0_0_S1" arg2="reset_count_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="reset_count_1_cry_13_0_COUT" arg2="reset_count_1_cry_13_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_Y_nFault" arg2="Stepper_Y_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_Z_nFault" arg2="Stepper_Z_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="Stepper_A_nFault" arg2="Stepper_A_nFault"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[1]" arg2="limit[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[2]" arg2="limit[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="limit[3]" arg2="limit[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_ra" arg2="encoder_ra"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_rb" arg2="encoder_rb"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_ri" arg2="encoder_ri"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_la" arg2="encoder_la"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_lb" arg2="encoder_lb"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="encoder_li" arg2="encoder_li"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xbee_pause" arg2="xbee_pause"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="148"  />

Design Results:
   2193 blocks expanded
Complete the first expansion.
Writing 'Uniboard_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 6 -oc Commercial   "Uniboard_impl1.ngd" -o "Uniboard_impl1_map.ncd" -pr "Uniboard_impl1.prf" -mp "Uniboard_impl1.mrp" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1_synplify.lpf" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/Uniboard.lpf" -c 0            
map:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Uniboard_impl1.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 6.

Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

14 CCU2 constant inputs absorbed.

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Y_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_Z_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="Stepper_A_nFault"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="limit[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ra"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_rb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_ri"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_la"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_lb"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="encoder_li"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xbee_pause"  />



Design Summary:
   Number of registers:    811 out of  7209 (11%)
      PFU registers:          802 out of  6864 (12%)
      PIO registers:            9 out of   345 (3%)
   Number of SLICEs:       768 out of  3432 (22%)
      SLICEs as Logic/ROM:    768 out of  3432 (22%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        203 out of  3432 (6%)
   Number of LUT4s:        1454 out of  6864 (21%)
      Number of logic LUTs:      1048
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:    203 (406 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 55 + 4(JTAG) out of 115 (51%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk_12MHz_c: 508 loads, 508 rising, 0 falling (Driver: PIO clk_12MHz )
   Number of Clock Enables:  52
     Net interface_reset: 17 loads, 17 LSLICEs
     Net G_428: 133 loads, 125 LSLICEs
     Net un1_state[0]23_1_2_RNII24N: 1 loads, 0 LSLICEs
     Net reset4_i: 7 loads, 7 LSLICEs
     Net rc_receiver/recv_ch8/valid_RNO_0_2: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch8/un1_count[0]_3lto13_RNI3K8C1: 7 loads, 7 LSLICEs
     Net rc_receiver/recv_ch7/valid_RNO_0_1: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch7/un1_count[0]_3lto13_RNI0BV81: 7 loads, 7 LSLICEs
     Net debug_c[6]: 16 loads, 16 LSLICEs
     Net rc_receiver/recv_ch4/count[0]_0_sqmuxa_i_o3_RNIL2EC1: 7 loads, 7 LSLICEs
     Net rc_receiver/recv_ch4/valid_RNO_1: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch3/count[0]_0_sqmuxa_i_o3_RNIIM5G1: 7 loads, 7 LSLICEs
     Net rc_receiver/recv_ch3/valid_RNO: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch2/valid_RNO_0_0: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch2/un1_count[0]_3lto13_RNIHTG81: 8 loads, 8 LSLICEs
     Net un1_state[0]_1: 1 loads, 1 LSLICEs
     Net rc_receiver/G_417: 30 loads, 30 LSLICEs
     Net rc_receiver/recv_ch1/valid_RNO_0: 1 loads, 1 LSLICEs
     Net rc_receiver/recv_ch1/un1_count[0]_3lto13_RNIEK7L1: 7 loads, 7 LSLICEs
     Net arm_x/read_size[1]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net arm_x/register[3]_1_sqmuxa: 16 loads, 16 LSLICEs
     Net arm_x/register[2]_1_sqmuxa: 16 loads, 16 LSLICEs
     Net arm_x/register[0]_0_sqmuxa: 18 loads, 18 LSLICEs
     Net motor_pwm/register_0__cnv[0]: 4 loads, 4 LSLICEs
     Net motor_pwm/right/count[11]_RNI6MPC3: 4 loads, 4 LSLICEs
     Net motor_pwm/left/count[0]_RNIFKN34: 4 loads, 4 LSLICEs
     Net motor_pwm/register_1__cnv[0]: 4 loads, 4 LSLICEs
     Net motor_pwm/read_size[0]_cnv: 5 loads, 5 LSLICEs
     Net protocol_interface/un1_bufcount[0]_0_sqmuxa: 2 loads, 2 LSLICEs
     Net protocol_interface/uart_output/clk_o_RNI3MOPC: 2 loads, 2 LSLICEs
     Net protocol_interface/databus_out[0]_1_sqmuxa: 16 loads, 16 LSLICEs
     Net protocol_interface/esc_data[0]4_RNINC2F1: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/tdata_0_5_RNIBCJGD: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/busy_RNO: 1 loads, 1 LSLICEs
     Net protocol_interface/un1_state[4]_1_sqmuxa_i: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_7_i: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_4_i: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_6_i: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_5_i: 9 loads, 9 LSLICEs
     Net protocol_interface/un1_select535_2: 4 loads, 4 LSLICEs
     Net protocol_interface/un1_select535_3: 4 loads, 4 LSLICEs
     Net protocol_interface/reg_addr[0]_1_sqmuxa: 6 loads, 6 LSLICEs
     Net protocol_interface/un1_state[4]: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/rdata_4__RNO: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_2: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_3: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_8: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_4: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_5: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_6: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state_2_i: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/drdy_2_sqmuxa: 4 loads, 4 LSLICEs
   Number of LSRs:  19
     Net interface_reset: 16 loads, 16 LSLICEs
     Net rc_receiver/G_419: 29 loads, 29 LSLICEs
     Net debug_c[6]: 54 loads, 54 LSLICEs
     Net G_457: 4 loads, 4 LSLICEs
     Net arm_x/step_clock_div/N_195_1_i: 16 loads, 16 LSLICEs
     Net motor_pwm/register_0__521: 4 loads, 4 LSLICEs
     Net motor_pwm/right/count[0]2_9_RNIQPCS: 4 loads, 4 LSLICEs
     Net motor_pwm/left/count[0]2_9_RNIK94E1: 4 loads, 4 LSLICEs
     Net motor_pwm/read_value[7]_519: 4 loads, 4 LSLICEs
     Net pwm_clk_div/N_227_1_i: 16 loads, 16 LSLICEs
     Net protocol_interface/uart_output/clk_o_RNIM4J9D: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/fb: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/baud_gen/count[0]2: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_7_RNIA6M41: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_4_RNI76M41: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_6_RNI96M41: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_output/un1_state[0]_5_RNI86M41: 9 loads, 9 LSLICEs
     Net protocol_interface/uart_input/baud_reset: 19 loads, 19 LSLICEs
     Net protocol_interface/select_RNO[4]: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net G_428: 147 loads
     Net debug_c[6]: 87 loads
     Net interface_reset: 63 loads
     Net arm_x/read_value[0]9: 61 loads
     Net debug_c[8]: 49 loads
     Net debug_c[4]: 44 loads
     Net arm_x.read_value[0]2_5: 41 loads
     Net select_Q[4]: 37 loads
     Net arm_x.read_value[0]5_6: 36 loads
     Net arm_x/read_value[0]4: 34 loads
 

   Number of warnings:  13
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 192 MB

Dumping design to file Uniboard_impl1_map.ncd.

ncd2vdb "Uniboard_impl1_map.ncd" ".vdbs/Uniboard_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.

mpartrce -p "Uniboard_impl1.p2t" -f "Uniboard_impl1.p3t" -tf "Uniboard_impl1.pt" "Uniboard_impl1_map.ncd" "Uniboard_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Uniboard_impl1_map.ncd"
Sat Jan  9 17:42:03 2016

PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Uniboard_impl1_map.ncd Uniboard_impl1.dir/5_1.ncd Uniboard_impl1.prf
Preference file: Uniboard_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Uniboard_impl1_map.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   55+4(JTAG)/336     18% used
                  55+4(JTAG)/115     51% bonded
   IOLOGIC            9/336           2% used

   SLICE            768/3432         22% used



Number of Signals: 2308
Number of Connections: 6265

Pin Constraint Summary:
   55 out of 55 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_12MHz_c (driver: clk_12MHz, clk load #: 508)


The following 8 signals are selected to use the secondary clock routing resources:
    G_428 (driver: rc_receiver/SLICE_704, clk load #: 0, sr load #: 0, ce load #: 133)
    debug_c[6] (driver: SLICE_277, clk load #: 0, sr load #: 54, ce load #: 16)
    interface_reset (driver: SLICE_280, clk load #: 0, sr load #: 16, ce load #: 17)
    rc_receiver/G_417 (driver: SLICE_740, clk load #: 0, sr load #: 0, ce load #: 30)
    rc_receiver/G_419 (driver: rc_receiver/SLICE_447, clk load #: 0, sr load #: 29, ce load #: 0)
    protocol_interface/uart_input/baud_reset (driver: protocol_interface/uart_input/SLICE_367, clk load #: 0, sr load #: 19, ce load #: 0)
    arm_x/register[0]_0_sqmuxa (driver: arm_x/SLICE_761, clk load #: 0, sr load #: 0, ce load #: 18)
    arm_x/step_clock_div/N_195_1_i (driver: SLICE_277, clk load #: 0, sr load #: 16, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
.....................
Placer score = 310711.
Finished Placer Phase 1.  REAL time: 16 secs 

Starting Placer Phase 2.
.
Placer score =  306516
Finished Placer Phase 2.  REAL time: 17 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_12MHz_c" from comp "clk_12MHz" on CLK_PIN site "128 (PT18A)", clk load = 508
  SECONDARY "G_428" from F1 on comp "rc_receiver/SLICE_704" on site "R14C20A", clk load = 0, ce load = 133, sr load = 0
  SECONDARY "debug_c[6]" from Q0 on comp "SLICE_277" on site "R21C18B", clk load = 0, ce load = 16, sr load = 54
  SECONDARY "interface_reset" from Q0 on comp "SLICE_280" on site "R21C18D", clk load = 0, ce load = 17, sr load = 16
  SECONDARY "rc_receiver/G_417" from F0 on comp "SLICE_740" on site "R14C18B", clk load = 0, ce load = 30, sr load = 0
  SECONDARY "rc_receiver/G_419" from F1 on comp "rc_receiver/SLICE_447" on site "R14C18C", clk load = 0, ce load = 0, sr load = 29
  SECONDARY "protocol_interface/uart_input/baud_reset" from Q0 on comp "protocol_interface/uart_input/SLICE_367" on site "R14C18D", clk load = 0, ce load = 0, sr load = 19
  SECONDARY "arm_x/register[0]_0_sqmuxa" from F0 on comp "arm_x/SLICE_761" on site "R14C20B", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "arm_x/step_clock_div/N_195_1_i" from F1 on comp "SLICE_277" on site "R21C18B", clk load = 0, ce load = 0, sr load = 16

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   55 + 4(JTAG) out of 336 (17.6%) PIO sites used.
   55 + 4(JTAG) out of 115 (51.3%) bonded PIO sites used.
   Number of PIO comps: 55; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 23 / 29 ( 79%) | 2.5V       | -         |
| 2        | 16 / 29 ( 55%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 2 / 10 ( 20%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 16 secs 

Dumping design to file Uniboard_impl1.dir/5_1.ncd.

0 connections routed; 6265 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 20 secs 

Start NBR router at Sat Jan 09 17:42:23 PST 2016

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Sat Jan 09 17:42:23 PST 2016

Start NBR section for initial routing at Sat Jan 09 17:42:23 PST 2016
Level 4, iteration 1
349(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.937ns/0.000ns; real time: 21 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 5 (0.50%)

Start NBR section for normal routing at Sat Jan 09 17:42:24 PST 2016
Level 4, iteration 1
196(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 22 secs 
Level 4, iteration 2
101(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 22 secs 
Level 4, iteration 3
69(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 4
37(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 5
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 6
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 7
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 23 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 24 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 24 secs 
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 24 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Sat Jan 09 17:42:27 PST 2016

Start NBR section for re-routing at Sat Jan 09 17:42:27 PST 2016
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.595ns/0.000ns; real time: 24 secs 

Start NBR section for post-routing at Sat Jan 09 17:42:27 PST 2016

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 70.595ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 25 secs 
Total REAL time: 26 secs 
Completely routed.
End of route.  6265 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Uniboard_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 70.595
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 26 secs 
Total REAL time to completion: 26 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Uniboard_impl1.t2b" -w "Uniboard_impl1.ncd" -jedec "Uniboard_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.4.1.213
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Uniboard_impl1.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Uniboard_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.86.
 
Saving bit stream in "Uniboard_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
