strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4a5fd23890>",
		fillcolor=linen,
		label="16:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4a5fd23790>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CS" -> "17:CA"	[cond="['q']",
		label=q,
		lineno=16];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4a5fd23ed0>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CS" -> "18:CA"	[cond="['q']",
		label=q,
		lineno=16];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4a5fd37390>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "16:CS"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fd37090>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fd37090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fd23610>",
		fillcolor=firebrick,
		label="17:NS
q <= 4'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fd23610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:CA" -> "17:NS"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fcce4d0>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 4'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a5fcce4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"18:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4a5fccebd0>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4a5fdb5690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"18:CA" -> "18:NS"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
