#include "case33_gemm_ocl.hpp"

#include "case32_layout.hpp"
#include "case32_prepack.hpp"
#include "cp_config.h"

#include <cstdio>
#include <cerrno>
#include <cctype>
#include <cstdlib>
#include <cstring>
#include <string>
#include <vector>

#ifdef _WIN32
#ifndef NOMINMAX
#define NOMINMAX
#endif
#include <windows.h>
#else
#include <limits.h>
#include <unistd.h>
#endif

#ifndef CL_KERNEL_SPILL_MEM_SIZE_INTEL
#define CL_KERNEL_SPILL_MEM_SIZE_INTEL 0x4109
#endif

namespace {

std::string directory_of_exe() {
#ifdef _WIN32
    char path[MAX_PATH];
    DWORD n = GetModuleFileNameA(nullptr, path, MAX_PATH);
    if (n == 0 || n >= MAX_PATH) {
        return ".";
    }
    std::string s(path, path + n);
    const size_t slash = s.find_last_of("\\/");
    return slash == std::string::npos ? "." : s.substr(0, slash);
#else
    char path[PATH_MAX];
    const ssize_t n = readlink("/proc/self/exe", path, sizeof(path) - 1);
    if (n <= 0) {
        return ".";
    }
    path[n] = '\0';
    std::string s(path);
    const size_t slash = s.find_last_of('/');
    return slash == std::string::npos ? "." : s.substr(0, slash);
#endif
}

} // namespace

std::string cp_ocl_resolve_kernel_path() {
    const std::string base = directory_of_exe();
#ifdef _WIN32
    const std::string rel = base + "\\kernels\\case33_gemm_xor.cl";
#else
    const std::string rel = base + "/kernels/case33_gemm_xor.cl";
#endif
    return rel;
}

namespace {

int clamp_macro_batch(int batch) {
    if (batch < 1) {
        batch = 1;
    }
    if (batch > CP_MACRO_BATCH_MAX) {
        batch = CP_MACRO_BATCH_MAX;
    }
    return batch;
}

const char *dot_backend_label(Case32OclDotBackend b, int issue_mode, bool cpm_int) {
    switch (b) {
    case Case32OclDotBackend::Sudot4:
        return "builtin __builtin_amdgcn_sudot4 (gfx11)";
    case Case32OclDotBackend::Sdot4:
        return "builtin __builtin_amdgcn_sdot4";
    case Case32OclDotBackend::AsmDot4c:
        return "asm v_dot4c_i32_i8";
    case Case32OclDotBackend::KhrDpi:
        return "cl_khr_integer_dot_product";
    case Case32OclDotBackend::KhrDpiForce:
        return "force cl_khr_integer_dot_product";
    case Case32OclDotBackend::Wmma:
        return "WMMA __builtin_amdgcn_wmma_i32_16x16x16_iu8_w32";
    case Case32OclDotBackend::Dpas:
        return "DPAS intel_sub_group_i8_i8_matrix_mad_k32";
    case Case32OclDotBackend::Scalar:
        if (issue_mode == 1) {
            return cpm_int ? "broadcast int (cpm)" : "broadcast float (cpm)";
        }
        if (issue_mode == 2) {
            return "packed scalar";
        }
        return cpm_int ? "cpm int" : "cpm float";
    }
    return "unknown";
}

const char *dot_kind_short(Case32OclDotBackend b, int issue_mode, bool cpm_int) {
    switch (b) {
    case Case32OclDotBackend::Sudot4:
        return "builtin sudot4";
    case Case32OclDotBackend::Sdot4:
        return "builtin sdot4";
    case Case32OclDotBackend::AsmDot4c:
        return "asm v_dot4c";
    case Case32OclDotBackend::KhrDpi:
    case Case32OclDotBackend::KhrDpiForce:
        return "dot_acc_sat";
    case Case32OclDotBackend::Wmma:
        return "wmma iu8";
    case Case32OclDotBackend::Dpas:
        return "dpas i8";
    case Case32OclDotBackend::Scalar:
        if (issue_mode == 2) {
            return "packed scalar";
        }
        return cpm_int ? "clblast cpm int" : "clblast cpm float";
    }
    return "clblast cpm";
}

/* WMMA generation from the AMD device name ("gfx1103", "gfx1201", ROCm may append
   ":xnack-" etc.): 11 for gfx11xx (RDNA3), 12 for gfx12xx (RDNA4), else 0. */
int amd_wmma_arch(const std::string &device_name) {
    const size_t pos = device_name.find("gfx");
    if (pos == std::string::npos) {
        return 0;
    }
    std::string digits;
    for (size_t i = pos + 3; i < device_name.size(); ++i) {
        const char c = device_name[i];
        if ((c >= '0' && c <= '9') || (c >= 'a' && c <= 'f')) {
            digits += c;
        } else {
            break;
        }
    }
    if (digits.size() != 4) {
        return 0;
    }
    if (digits.compare(0, 2, "11") == 0) {
        return 11;
    }
    if (digits.compare(0, 2, "12") == 0) {
        return 12;
    }
    return 0;
}

/* AMD GCN up to gfx8 (no int8 dot instructions at all): ROCm/PAL report "gfx803",
   the Windows driver and Mesa report the chip name ("Ellesmere", "polaris10", ...). */
bool amd_gcn_pre_gfx9(const std::string &device_name) {
    std::string n = device_name;
    for (char &c : n) {
        c = static_cast<char>(std::tolower(static_cast<unsigned char>(c)));
    }
    const size_t pos = n.find("gfx");
    if (pos != std::string::npos && pos + 3 < n.size()) {
        /* Three digits after "gfx" starting with 6..8: gfx6xx-gfx8xx. */
        const size_t end = n.find_first_not_of("0123456789abcdef", pos + 3);
        const size_t ndig = (end == std::string::npos ? n.size() : end) - (pos + 3);
        const char d = n[pos + 3];
        return ndig == 3 && d >= '6' && d <= '8';
    }
    static const char *const kChips[] = {
            "polaris", "ellesmere", "baffin", "lexa", "fiji", "tonga", "iceland",
            "topaz", "carrizo", "stoney", "hawaii", "bonaire", "tahiti", "pitcairn",
            "capeverde", "cape verde", "oland", "hainan", "kalindi", "mullins", "spectre",
            "spooky", "kaveri", "kabini", "vegam"};
    for (const char *chip : kChips) {
        if (n.find(chip) != std::string::npos) {
            return true;
        }
    }
    return false;
}

/* Build ordered candidate list. issue_mode==1 (broadcast) is handled by caller. */
std::vector<Case32OclDotBackend> select_dot_backends(Case32OclDotPolicy policy, bool vendor_amd,
                                                     bool has_khr, int wmma_arch) {
    using B = Case32OclDotBackend;
    std::vector<B> out;

    auto push_unique = [&](B b) {
        for (B x : out) {
            if (x == b) {
                return;
            }
        }
        out.push_back(b);
    };
    auto finish_with_scalar = [&]() {
        push_unique(B::Scalar);
        return out;
    };

    switch (policy) {
    case Case32OclDotPolicy::Off:
        return finish_with_scalar();
    case Case32OclDotPolicy::ForceKhr:
        push_unique(B::KhrDpiForce);
        return finish_with_scalar();
    case Case32OclDotPolicy::PinSudot4:
        push_unique(B::Sudot4);
        return finish_with_scalar();
    case Case32OclDotPolicy::PinSdot4:
        push_unique(B::Sdot4);
        return finish_with_scalar();
    case Case32OclDotPolicy::PinAsm:
        push_unique(B::AsmDot4c);
        return finish_with_scalar();
    case Case32OclDotPolicy::PinKhr:
        if (has_khr) {
            push_unique(B::KhrDpi);
        }
        return finish_with_scalar();
    case Case32OclDotPolicy::PinWmma:
        /* No scalar fallback: a silent ~50x slower kernel would hide the failure. */
        push_unique(B::Wmma);
        return out;
    case Case32OclDotPolicy::PinDpas:
        /* Same: no scalar fallback behind an explicit --ocl-dot dpas. */
        push_unique(B::Dpas);
        return out;
    case Case32OclDotPolicy::Auto:
    default:
        /* AMD: WMMA on gfx11 (RDNA3: ~1.7x sudot4 on a 780M, verified bit-exact) and
         * gfx12 (RDNA4: lane layout checked by a self-test at start-up, see try_build)
         * → sudot4 (RDNA3/4) → sdot4 (GFX9/RDNA2) → KHR if advertised → scalar.
         * WMMA refuses non-8x16 tiles / LDS staging, so those configurations fall
         * through to sudot4.
         * Intel/NVIDIA/other: KHR if advertised → scalar. Intel XMX (DPAS) stays
         * opt-in (--ocl-dot dpas, which also switches the auto tile to 8x16) until its
         * lane layout is confirmed on hardware (CP_OCL_DPAS_SELFTEST=1).
         * Asm stays opt-in via PinAsm only. */
        if (vendor_amd) {
            if (wmma_arch == 11 || wmma_arch == 12) {
                push_unique(B::Wmma);
            }
            push_unique(B::Sudot4);
            push_unique(B::Sdot4);
        }
        if (has_khr) {
            push_unique(B::KhrDpi);
        }
        return finish_with_scalar();
    }
}

} // namespace

void Case33GemmOcl::set_macro_batch(int batch) {
    macro_batch_ = clamp_macro_batch(batch);
}

void Case33GemmOcl::set_issue_mode(int mode) {
    if (mode < 0) {
        mode = 0;
    }
    if (mode > 2) {
        mode = 2;
    }
    issue_mode_ = mode;
}

void Case33GemmOcl::set_issue_broadcast(int on) {
    issue_mode_ = on ? 1 : 0;
}

void Case33GemmOcl::set_cpm_int(int on) {
    use_cpm_int_ = on != 0;
}

void Case33GemmOcl::set_use_lds(int on) {
    use_lds_ = on != 0;
}

Case33GemmOcl::~Case33GemmOcl() {
    if (kernel_) {
        clReleaseKernel(kernel_);
        kernel_ = nullptr;
    }
    if (a_buf_) {
        clReleaseMemObject(a_buf_);
        a_buf_ = nullptr;
    }
    if (b_buf_) {
        clReleaseMemObject(b_buf_);
        b_buf_ = nullptr;
    }
    if (dummy_buf_) {
        clReleaseMemObject(dummy_buf_);
        dummy_buf_ = nullptr;
    }
    if (a_key_buf_) {
        clReleaseMemObject(a_key_buf_);
        a_key_buf_ = nullptr;
    }
    if (bound_buf_) {
        clReleaseMemObject(bound_buf_);
        bound_buf_ = nullptr;
    }
    if (found_buf_) {
        clReleaseMemObject(found_buf_);
        found_buf_ = nullptr;
    }
    if (out_rows_buf_) {
        clReleaseMemObject(out_rows_buf_);
        out_rows_buf_ = nullptr;
    }
    if (out_cols_buf_) {
        clReleaseMemObject(out_cols_buf_);
        out_cols_buf_ = nullptr;
    }
}

bool Case33GemmOcl::build_kernel_(const char *kernel_cl_path) {
    auto with_cl_std = [](std::string opts, const char *ver) {
        const std::string needle = "-cl-std=CL1.2";
        const size_t pos = opts.find(needle);
        const std::string repl = std::string("-cl-std=") + ver;
        if (pos != std::string::npos) {
            opts.replace(pos, needle.size(), repl);
        } else {
            opts = repl + " " + opts;
        }
        return opts;
    };

    auto try_build = [&](Case32OclDotBackend backend) -> bool {
        const bool use_sudot = backend == Case32OclDotBackend::Sudot4;
        const bool use_asm = backend == Case32OclDotBackend::AsmDot4c;
        const bool use_builtin = backend == Case32OclDotBackend::Sdot4;
        const bool use_dot = backend == Case32OclDotBackend::KhrDpi ||
                             backend == Case32OclDotBackend::KhrDpiForce;
        const bool force_ext = backend == Case32OclDotBackend::KhrDpiForce;
        const bool scalar = backend == Case32OclDotBackend::Scalar;
        const bool use_wmma = backend == Case32OclDotBackend::Wmma;
        bool wmma_ksplit_forced = false; /* CP_OCL_WMMA_G12_KSPLIT set: no auto switch */
        const bool use_dpas = backend == Case32OclDotBackend::Dpas;
        const bool gcn = scalar && gcn_mad24_ && issue_mode_ == 0;
        const char *label = gcn ? "GCN scalar mad24 (no int8 dot)"
                                : dot_backend_label(backend, issue_mode_, use_cpm_int_);

        if (use_dpas && !configure_dpas_(label)) {
            return false;
        }

        /* CP_OCL_WMMA_EMU=11|12: build the WMMA path for that arch with the instruction and
           ds_swizzle emulated in LDS, on any OpenCL device (a correctness test of the WMMA
           kernel without AMD hardware; slow). */
        int wmma_emu = 0;
        if (const char *e = std::getenv("CP_OCL_WMMA_EMU")) {
            const int v = std::atoi(e);
            wmma_emu = (v == 11 || v == 12) ? v : 0;
        }
        if (use_wmma) {
            wmma_arch_ = wmma_emu ? wmma_emu : amd_wmma_arch(ocl_.device_name);
            if (wmma_arch_ == 0) {
                std::snprintf(dpi_status_, sizeof(dpi_status_),
                              "%s: refused on '%s' (needs gfx11xx or gfx12xx)", label,
                              ocl_.device_name.c_str());
                std::fprintf(stderr, "[ocl] %s\n", dpi_status_);
                return false;
            }
            if (case32::kMR != 8 || case32::kNR != 16 || case32::hash_tile_nr() != 16 ||
                use_lds_ || reqd_wg_size_ <= 0) {
                std::snprintf(dpi_status_, sizeof(dpi_status_),
                              "%s: needs --ocl-tile 8x16, --ocl-lds off and a %d-WI work-group",
                              label, case32::kMacroWorkItems);
                std::fprintf(stderr, "[ocl] %s\n", dpi_status_);
                return false;
            }
            /* gfx12 A/B k mapping: AMD's RDNA4 guide gives every data type one layout,
               8 consecutive k per lane (half h: k 8h..8h+7), i.e. ksplit=1. The start-up
               self-test checks both and switches if the hardware disagrees. */
            wmma_g12_ksplit_ = 1;
            if (const char *ks = std::getenv("CP_OCL_WMMA_G12_KSPLIT")) {
                if (ks[0]) {
                    wmma_g12_ksplit_ = std::atoi(ks) ? 1 : 0;
                    wmma_ksplit_forced = true;
                }
            }
        }

        std::string build_opts = "-cl-std=CL1.2";
        build_opts += " -DMR=" + std::to_string(case32::kMR);
        build_opts += " -DNR=" + std::to_string(case32::kNR);
        build_opts += " -DHASH_NR=" + std::to_string(case32::hash_tile_nr());
        build_opts += " -DKR=" + std::to_string(case32::kKR);
        build_opts += " -DMACRO_M=" + std::to_string(case32::kMacroM);
        build_opts += " -DMACRO_N=" + std::to_string(case32::kMacroN);
        build_opts += " -DR_RANK=" + std::to_string(R_RANK);
        build_opts += " -DPP_MAX_MILESTONES=" + std::to_string(case32::kNumMilestones);
        build_opts += " -DCASE32_COALESCE=1";
        build_opts += " -DCASE32_WI_ROWMAJOR=" +
                      std::to_string(case32::wi_row_major() ? 1 : 0);
        build_opts += use_lds_ ? " -DCASE32_USE_LDS=1" : " -DCASE32_USE_LDS=0";
        /* DPAS launches its own work-group shape (sub-groups x sub-group size). */
        const int reqd_wg = use_dpas ? dpas_wg_size_ : reqd_wg_size_;
        if (reqd_wg > 0) {
            build_opts += " -DCASE32_REQD_WG=" + std::to_string(reqd_wg);
        }
        /* Scalar/cpm nest: never let the compiler auto-enable KHR DPI (case36 / beignet-fix). */
        if (gcn) {
            build_opts += " -DCASE32_NO_DPI=1 -DCASE32_GCN_MAD24=1";
            /* Variant knobs for tuning on hardware: k-loop unroll (1 or 4), plain
               a*b+c instead of mad24(), and the register double buffer. */
            if (const char *v = std::getenv("CP_OCL_GCN_KUNROLL")) {
                if (v[0]) {
                    build_opts += " -DCASE32_GCN_KUNROLL=" + std::to_string(std::atoi(v));
                }
            }
            if (const char *v = std::getenv("CP_OCL_GCN_PLAIN")) {
                if (v[0] && std::atoi(v) != 0) {
                    build_opts += " -DCASE32_GCN_PLAIN_MUL=1";
                }
            }
            if (const char *v = std::getenv("CP_OCL_PIPELINE")) {
                if (v[0]) {
                    build_opts += " -DCASE32_PIPELINE=" + std::to_string(std::atoi(v) ? 1 : 0);
                }
            }
            std::printf("[ocl] GCN kernel options:%s\n",
                        build_opts.substr(build_opts.find(" -DCASE32_GCN_MAD24")).c_str());
            std::fflush(stdout);
        } else if (scalar) {
            build_opts += " -DCASE32_NO_DPI=1";
            if (use_cpm_int_) {
                build_opts += " -DCASE32_CPM_INT=1";
            }
            if (issue_mode_ == 2) {
                build_opts += " -DCASE32_FORCE_PACKED=1";
            }
        } else if (issue_mode_ == 2) {
            build_opts += " -DCASE32_FORCE_PACKED=1";
        }
        if (use_wmma) {
            build_opts += " -DCASE32_WMMA=" + std::to_string(wmma_arch_);
            build_opts += " -DCASE32_WMMA_G12_KSPLIT=" + std::to_string(wmma_g12_ksplit_);
            const char *pipe = std::getenv("CP_OCL_WMMA_PIPELINE");
            /* Register double buffer of the step operands: on for gfx11 (+5-8% on gfx1103, same
               VGPRs), off for gfx12 (R9700: 88.5 vs 70.9 TMAC/s without it; the fully unrolled
               pipelined k loop spills). CP_OCL_WMMA_PIPELINE=0/1 overrides. */
            wmma_pipeline_ = wmma_arch_ == 12 ? 0 : 1;
            if (pipe && pipe[0]) {
                wmma_pipeline_ = std::atoi(pipe) != 0 ? 1 : 0;
            }
            build_opts += " -DCASE32_WMMA_PIPELINE=" + std::to_string(wmma_pipeline_);
            if (wmma_emu) {
                build_opts += " -DCASE32_WMMA_EMU=1";
            }
        } else if (use_dpas) {
            build_opts += " -DCASE32_DPAS=" + std::to_string(dpas_sg_);
            build_opts += " -DCASE32_DPAS_AK=" + std::to_string(dpas_ak_);
            build_opts += " -DDPAS_TM=" + std::to_string(dpas_tm_);
            build_opts += " -DDPAS_TN=" + std::to_string(dpas_tn_);
            /* NEO advertises cl_khr_integer_dot_product but dot_acc_sat needs CL3.0; the
               DPAS section does not use case32_dot4, keep it out of the build. */
            build_opts += " -DCASE32_NO_DPI=1";
            if (dpas_emulate_) {
                build_opts += " -DCP_DPAS_EMULATE=1";
            }
        } else if (use_sudot) {
            build_opts += " -DCASE32_USE_BUILTIN_SUDOT4=1";
        } else if (use_asm) {
            build_opts += " -DCASE32_USE_ASM_DOT=1";
        } else if (use_builtin) {
            build_opts += " -DCASE32_USE_BUILTIN_SDOT4=1";
        } else if (use_dot) {
            if (force_ext) {
                build_opts += " -DCASE32_FORCE_DPI=1";
            } else {
                build_opts += " -Dcl_khr_integer_dot_product";
            }
        }
        /* CP_OCL_EXTRA_OPTS: appended to the GEMM kernel build options, to try kernel
           variants (e.g. "-DCASE32_WMMA_KUNROLL=2") without rebuilding the miner. */
        if (const char *x = std::getenv("CP_OCL_EXTRA_OPTS")) {
            if (x[0]) {
                build_opts += " ";
                build_opts += x;
                std::printf("[ocl] extra GEMM kernel options: %s\n", x);
                std::fflush(stdout);
            }
        }

        auto adopt_kernel = [&](const char *status_label) -> bool {
            if (kernel_) {
                clReleaseKernel(kernel_);
                kernel_ = nullptr;
            }
            kernel_ = ocl_.create_kernel("case33_macro_gemm_xor");
            if (!kernel_) {
                std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: kernel create FAILED",
                              label);
                return false;
            }
            adopted_backend_ = backend;
            using_integer_dot_ = use_dot;
            using_asm_dot_ = use_asm;
            using_builtin_dot_ = use_builtin || use_sudot;
            using_cpm_ = scalar && !gcn && issue_mode_ != 2;
            using_gcn_ = gcn;
            std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: OK", status_label);
            return true;
        };

        if (use_dot) {
            /* Primary: CL1.2 + extension macro (NVIDIA, AMD, and other KHR DPI drivers). */
            if (ocl_.build_program_from_file(kernel_cl_path, build_opts.c_str(), true)) {
                return adopt_kernel(label);
            }
            if (force_ext) {
                std::string build_opts2 =
                        "-cl-std=CL1.2 -cl-ext=+cl_khr_integer_dot_product "
                        "-DCASE32_FORCE_DPI=1 -DMR=" +
                        std::to_string(case32::kMR) + " -DNR=" +
                        std::to_string(case32::kNR) + " -DKR=" +
                        std::to_string(case32::kKR) +
                        " -DMACRO_M=" + std::to_string(case32::kMacroM) +
                        " -DMACRO_N=" + std::to_string(case32::kMacroN) +
                        " -DHASH_NR=" + std::to_string(case32::hash_tile_nr()) +
                        " -DCASE32_COALESCE=1 -DCASE32_WI_ROWMAJOR=" +
                        std::to_string(case32::wi_row_major() ? 1 : 0) +
                        (use_lds_ ? " -DCASE32_USE_LDS=1" : " -DCASE32_USE_LDS=0");
                if (issue_mode_ == 2) {
                    build_opts2 += " -DCASE32_FORCE_PACKED=1";
                }
                if (reqd_wg_size_ > 0) {
                    build_opts2 += " -DCASE32_REQD_WG=" + std::to_string(reqd_wg_size_);
                }
                if (ocl_.build_program_from_file(kernel_cl_path, build_opts2.c_str(), true)) {
                    return adopt_kernel(label);
                }
            }
            /* Intel NEO: CL1.2 advertises KHR DPI but dot_acc_sat(char4) needs CL3.0.
             * Kernel uses __opencl_c_integer_dot_product_input_4x8bit only (no packed API). */
            if (ocl_.has_integer_dot_product &&
                ocl_.vendor_name.find("Intel") != std::string::npos) {
                const std::string cl30_opts =
                        with_cl_std(build_opts, "CL3.0") + " -DCASE32_FORCE_DPI=1";
                if (ocl_.build_program_from_file(kernel_cl_path, cl30_opts.c_str(), true)) {
                    return adopt_kernel("Intel CL3.0 dot_acc_sat");
                }
            }
            std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: BUILD FAILED", label);
            return false;
        }

        if (use_dpas) {
            bool ok = ocl_.safe_build_program_from_file(kernel_cl_path, build_opts.c_str());
            if (!ok && !dpas_emulate_) {
                std::fprintf(stderr, "[ocl] %s: CL1.2 build failed, retrying with -cl-std=CL3.0\n",
                             label);
                ok = ocl_.safe_build_program_from_file(kernel_cl_path,
                                                       with_cl_std(build_opts, "CL3.0").c_str());
            }
            if (!ok) {
                std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: BUILD FAILED", label);
                return false;
            }
            /* Validate the selected lane layout before enabling this opt-in backend. */
            if (!run_dpas_selftest_()) {
                std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: SELF-TEST FAILED", label);
                return false;
            }
            char dl[160];
            std::snprintf(dl, sizeof(dl), "%s (SG %d, A layout ak=%d, %dx%d hash tiles/SG, %d WI%s)",
                          label, dpas_sg_, dpas_ak_, dpas_tm_, dpas_tn_, dpas_wg_size_,
                          dpas_emulate_ ? ", EMULATED on AMD" : "");
            if (!adopt_kernel(dl)) {
                return false;
            }
            size_t kwg = 0;
            if (clGetKernelWorkGroupInfo(kernel_, ocl_.device, CL_KERNEL_WORK_GROUP_SIZE,
                                         sizeof(kwg), &kwg, nullptr) == CL_SUCCESS &&
                kwg > 0 && kwg < static_cast<size_t>(dpas_wg_size_)) {
                std::snprintf(dpi_status_, sizeof(dpi_status_),
                              "%s: kernel allows only %zu WIs/work-group (< %d); raise "
                              "CP_OCL_DPAS_TM/TN",
                              label, kwg, dpas_wg_size_);
                std::fprintf(stderr, "[ocl] %s\n", dpi_status_);
                clReleaseKernel(kernel_);
                kernel_ = nullptr;
                return false;
            }
            return true;
        }

        /* Auto mode probes the AMD dot builtins first; on GPUs/drivers without them
           (Polaris, older drivers) the failure is expected, so report one line instead
           of the compiler log. CP_OCL_BUILD_LOG=1 shows the full log. */
        const char *show_log = std::getenv("CP_OCL_BUILD_LOG");
        const bool probe_quiet = (use_sudot || use_builtin || use_asm) &&
                                 dot_policy_ == Case32OclDotPolicy::Auto &&
                                 !(show_log && show_log[0] && std::atoi(show_log) != 0);
        if (!ocl_.safe_build_program_from_file(kernel_cl_path, build_opts.c_str(), probe_quiet)) {
            std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: BUILD FAILED", label);
            if (probe_quiet) {
                std::printf("[ocl] %s: not supported by this GPU/driver, trying the next "
                            "kernel\n", label);
                std::fflush(stdout);
            }
            return false;
        }
        if (use_wmma) {
            /* gfx11 is verified on hardware: self-test on request (CP_OCL_WMMA_SELFTEST=1).
               gfx12 always runs it before mining; if the compiled k mapping fails and the
               other one passes, rebuild with that one; if neither passes, the caller falls
               back to sudot4. */
            const char *st = std::getenv("CP_OCL_WMMA_SELFTEST");
            const bool want_test = (st && st[0] && std::strcmp(st, "0") != 0) || wmma_arch_ == 12;
            if (want_test) {
                int pass_mask = 0;
                bool ok = run_wmma_selftest_(&pass_mask);
                const int other = 1 - wmma_g12_ksplit_;
                if (!ok && wmma_arch_ == 12 && !wmma_ksplit_forced && (pass_mask & (1 << other))) {
                    std::printf("[ocl] WMMA gfx12: switching to ksplit=%d (passed the self-test)\n",
                                other);
                    std::fflush(stdout);
                    wmma_g12_ksplit_ = other;
                    const std::string key = " -DCASE32_WMMA_G12_KSPLIT=";
                    const size_t at = build_opts.find(key);
                    if (at != std::string::npos) {
                        build_opts[at + key.size()] = static_cast<char>('0' + other);
                    }
                    ok = ocl_.safe_build_program_from_file(kernel_cl_path, build_opts.c_str(),
                                                           probe_quiet) &&
                         run_wmma_selftest_();
                }
                if (!ok) {
                    std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: SELF-TEST FAILED", label);
                    return false;
                }
            }
            char wl[96];
            std::snprintf(wl, sizeof(wl), "%s (gfx%d layout%s%s)", label, wmma_arch_,
                          wmma_arch_ == 12 ? (wmma_g12_ksplit_ ? ", ksplit=1" : ", ksplit=0")
                                           : "",
                          wmma_pipeline_ ? ", pipelined" : "");
            return adopt_kernel(wl);
        }
        return adopt_kernel(label);
    };

    const bool vendor_is_amd = ocl_.vendor_name.find("AMD") != std::string::npos ||
                               ocl_.vendor_name.find("Advanced Micro") != std::string::npos;

    /* One macro block per work-group whenever the device allows it (run_macro_batch_
       then launches with local = kMacroWorkItems); tell the compiler the exact size via
       reqd_work_group_size. Larger-than-device shapes keep the sliced launch and no
       attribute. */
    reqd_wg_size_ = 0;
    if (static_cast<size_t>(case32::kMacroWorkItems) <= ocl_.max_work_group_size) {
        reqd_wg_size_ = case32::kMacroWorkItems;
    }

    /* GCN gfx6-8 have no int8 dot instructions, so the build falls through to the scalar
       backend; there use the direct mad24 nest (the float cpm panel spills on gfx803).
       CP_OCL_GCN=1/0 forces it on/off for the scalar backend on any device. */
    gcn_mad24_ = vendor_is_amd && amd_gcn_pre_gfx9(ocl_.device_name);
    if (const char *g = std::getenv("CP_OCL_GCN")) {
        if (g[0]) {
            gcn_mad24_ = std::atoi(g) != 0;
        }
    }

    std::vector<Case32OclDotBackend> candidates;
    if (issue_mode_ == 1 && dot_policy_ != Case32OclDotPolicy::PinWmma &&
        dot_policy_ != Case32OclDotPolicy::PinDpas) {
        /* --ocl-issue broadcast: force CLBlast cpm (beignet-fix scalar nest). */
        candidates = {Case32OclDotBackend::Scalar};
    } else {
        candidates = select_dot_backends(dot_policy_, vendor_is_amd, ocl_.has_integer_dot_product,
                                         vendor_is_amd ? amd_wmma_arch(ocl_.device_name) : 0);
    }

    bool built = false;
    for (Case32OclDotBackend backend : candidates) {
        if (try_build(backend)) {
            built = true;
            break;
        }
    }

    if (built && kernel_) {
        cl_ulong local_b = 0;
        cl_ulong priv_b = 0;
        (void)clGetKernelWorkGroupInfo(kernel_, ocl_.device, CL_KERNEL_LOCAL_MEM_SIZE,
                                       sizeof(local_b), &local_b, nullptr);
        (void)clGetKernelWorkGroupInfo(kernel_, ocl_.device, CL_KERNEL_PRIVATE_MEM_SIZE,
                                       sizeof(priv_b), &priv_b, nullptr);
        std::printf("[ocl] kernel mem: local=%llu B/WG private=%llu B/WI\n",
                    (unsigned long long)local_b, (unsigned long long)priv_b);
        cl_ulong spill_b = 0;
        if (adopted_backend_ == Case32OclDotBackend::Dpas && !dpas_emulate_ &&
            clGetKernelWorkGroupInfo(kernel_, ocl_.device, CL_KERNEL_SPILL_MEM_SIZE_INTEL,
                                     sizeof(spill_b), &spill_b, nullptr) == CL_SUCCESS) {
            /* Non-zero = register spills: try smaller CP_OCL_DPAS_TM / CP_OCL_DPAS_TN. */
            std::printf("[ocl] DPAS kernel register spill: %llu B/WI\n",
                        (unsigned long long)spill_b);
        }
        std::fflush(stdout);
    }
    return built;
}

/* CP_OCL_WMMA_SELFTEST=1: one wave multiplies known 16x16 int8 matrices through the
   kernel's own operand/accumulator layout helpers and compares with a scalar loop; it
   also checks the milestone reduce-scatter and the hash-tile split of D. On gfx12 both
   candidate A/B k mappings are tried, so one run tells which one the hardware uses. */
bool Case33GemmOcl::run_wmma_selftest_(int *pass_mask) {
    if (pass_mask) {
        *pass_mask = 0;
    }
    cl_kernel k = ocl_.create_kernel("case33_wmma_selftest");
    if (!k) {
        std::fprintf(stderr, "[ocl] WMMA self-test: kernel create failed\n");
        return false;
    }
    int8_t a[256];
    int8_t b[256];
    int32_t c[256];
    uint64_t s = 0x2545F4914F6CDD1DULL;
    auto next = [&]() {
        s ^= s << 13;
        s ^= s >> 7;
        s ^= s << 17;
        return static_cast<uint32_t>(s >> 32);
    };
    for (int i = 0; i < 256; ++i) {
        a[i] = static_cast<int8_t>(next());
        b[i] = static_cast<int8_t>(next());
        c[i] = static_cast<int32_t>(next() % 2000001u) - 1000000;
    }
    for (int i = 0; i < 16; ++i) { /* int8 extremes: row 0 of A, column 0 of B */
        a[i] = static_cast<int8_t>((i & 1) ? 127 : -128);
        b[i] = static_cast<int8_t>((i & 2) ? -128 : 127);
    }
    int32_t d_ref[256];
    uint32_t top_ref = 0;
    uint32_t bot_ref = 0;
    for (int m = 0; m < 16; ++m) {
        for (int n = 0; n < 16; ++n) {
            int32_t acc = c[m * 16 + n];
            for (int kk = 0; kk < 16; ++kk) {
                acc += static_cast<int32_t>(a[m * 16 + kk]) * static_cast<int32_t>(b[n * 16 + kk]);
            }
            d_ref[m * 16 + n] = acc;
            (m < 8 ? top_ref : bot_ref) ^= static_cast<uint32_t>(acc);
        }
    }
    uint32_t rs_ref[32] = {};
    for (uint32_t l = 0; l < 32; ++l) {
        for (uint32_t t = 0; t < 32; ++t) {
            rs_ref[t] ^= (l * 2654435761u + t * 2246822519u) ^ ((l + 1u) * (t + 3u));
        }
    }

    cl_mem a_buf = ocl_.alloc_buffer(sizeof(a), CL_MEM_READ_ONLY);
    cl_mem b_buf = ocl_.alloc_buffer(sizeof(b), CL_MEM_READ_ONLY);
    cl_mem c_buf = ocl_.alloc_buffer(sizeof(c), CL_MEM_READ_ONLY);
    cl_mem d_buf = ocl_.alloc_buffer(sizeof(d_ref), CL_MEM_READ_WRITE);
    cl_mem w_buf = ocl_.alloc_buffer(34 * sizeof(uint32_t), CL_MEM_READ_WRITE);
    bool pass_compiled = false;
    bool io_ok = a_buf && b_buf && c_buf && d_buf && w_buf &&
                 ocl_.write_buffer(a_buf, a, sizeof(a)) && ocl_.write_buffer(b_buf, b, sizeof(b)) &&
                 ocl_.write_buffer(c_buf, c, sizeof(c));
    const int variants = wmma_arch_ == 12 ? 2 : 1;
    for (int v = 0; io_ok && v < variants; ++v) {
        cl_int err = CL_SUCCESS;
        err |= clSetKernelArg(k, 0, sizeof(cl_mem), &a_buf);
        err |= clSetKernelArg(k, 1, sizeof(cl_mem), &b_buf);
        err |= clSetKernelArg(k, 2, sizeof(cl_mem), &c_buf);
        err |= clSetKernelArg(k, 3, sizeof(cl_mem), &d_buf);
        err |= clSetKernelArg(k, 4, sizeof(cl_mem), &w_buf);
        err |= clSetKernelArg(k, 5, sizeof(int), &v);
        const size_t gsz = 32;
        if (err == CL_SUCCESS) {
            err = clEnqueueNDRangeKernel(ocl_.queue, k, 1, nullptr, &gsz, &gsz, 0, nullptr,
                                         nullptr);
        }
        int32_t d[256];
        uint32_t w[34];
        if (err != CL_SUCCESS || clFinish(ocl_.queue) != CL_SUCCESS ||
            !ocl_.read_buffer(d_buf, d, sizeof(d)) || !ocl_.read_buffer(w_buf, w, sizeof(w))) {
            std::fprintf(stderr, "[ocl] WMMA self-test: launch failed (%s)\n",
                         OpenClContext::error_string(err).c_str());
            io_ok = false;
            break;
        }
        int bad_d = 0;
        int first_bad = -1;
        for (int i = 0; i < 256; ++i) {
            if (d[i] != d_ref[i]) {
                if (first_bad < 0) {
                    first_bad = i;
                }
                ++bad_d;
            }
        }
        int bad_rs = 0;
        for (int t = 0; t < 32; ++t) {
            bad_rs += w[t] != rs_ref[t];
        }
        const bool tiles_ok = w[32] == top_ref && w[33] == bot_ref;
        const bool pass = bad_d == 0 && bad_rs == 0 && tiles_ok;
        const char *name = wmma_arch_ == 12 ? (v ? "ksplit=1 (k 8h..8h+7)"
                                                  : "ksplit=0 (k 4h.., 8+4h..)")
                                            : "(k 0..15 per lane, halves duplicated)";
        std::printf("[ocl] WMMA self-test gfx%d %s: %s (D %d/256 wrong, reduce-scatter %d/32 "
                    "wrong, hash-tile split %s)\n",
                    wmma_arch_, name, pass ? "PASS" : "FAIL", bad_d, bad_rs,
                    tiles_ok ? "ok" : "WRONG");
        if (first_bad >= 0) {
            std::printf("[ocl]   first wrong D[%d][%d] = %d, expected %d\n", first_bad / 16,
                        first_bad % 16, d[first_bad], d_ref[first_bad]);
        }
        const int compiled = wmma_arch_ == 12 ? wmma_g12_ksplit_ : 0;
        if (v == compiled) {
            pass_compiled = pass;
        }
        if (pass && pass_mask) {
            *pass_mask |= 1 << v;
        }
    }
    std::printf("[ocl] WMMA self-test: %s\n", io_ok && pass_compiled ? "PASS" : "FAIL");
    std::fflush(stdout);
    for (cl_mem m : {a_buf, b_buf, c_buf, d_buf, w_buf}) {
        if (m) {
            clReleaseMemObject(m);
        }
    }
    clReleaseKernel(k);
    return io_ok && pass_compiled;
}

namespace {

/* Integer environment override; `def` when unset or empty. */
int env_int(const char *name, int def) {
    const char *v = std::getenv(name);
    if (!v || !v[0]) return def;
    char *end = nullptr;
    errno = 0;
    const long parsed = std::strtol(v, &end, 10);
    if (errno || *end || parsed < 0 || parsed > 256) {
        std::fprintf(stderr, "[ocl] %s must be an integer in [0,256]\n", name);
        std::exit(1);
    }
    return static_cast<int>(parsed);
}

bool is_pow2(int v) { return v > 0 && (v & (v - 1)) == 0; }

} // namespace

/* Pick the DPAS sub-group size, A layout variant and sub-group tile for this device, or
   refuse with a message in dpi_status_. Env overrides: CP_OCL_DPAS_SG=8|16,
   CP_OCL_DPAS_AK=0|1 (SG 16 A packing), CP_OCL_DPAS_TM / CP_OCL_DPAS_TN (hash tiles per
   sub-group), CP_OCL_DPAS_FORCE=1 (build even if the device reports no XMX),
   CP_OCL_DPAS_EMULATE=8|16 (functional model on an AMD GPU, see the kernel). */
bool Case33GemmOcl::configure_dpas_(const char *label) {
    auto refuse = [&](const std::string &why) {
        std::snprintf(dpi_status_, sizeof(dpi_status_), "%s: %s", label, why.c_str());
        std::fprintf(stderr, "[ocl] %s\n", dpi_status_);
        return false;
    };
    const IntelDpasInfo info = query_intel_dpas(ocl_.device);
    const bool vendor_amd = ocl_.vendor_name.find("AMD") != std::string::npos ||
                            ocl_.vendor_name.find("Advanced Micro") != std::string::npos;
    const int emulate = env_int("CP_OCL_DPAS_EMULATE", 0);
    dpas_emulate_ = false;
    int sg = info.sub_group;
    if (!info.extension) {
        if (vendor_amd && (emulate == 8 || emulate == 16)) {
            dpas_emulate_ = true;
            sg = emulate;
        } else {
            return refuse("refused on '" + ocl_.device_name +
                          "' (needs an Intel GPU exposing "
                          "cl_intel_subgroup_matrix_multiply_accumulate: Arc A/B, Arrow Lake-H, "
                          "Lunar Lake)");
        }
    }
    if (case32::kMR != 8 || case32::kNR != 16 || case32::hash_tile_nr() != 16 || use_lds_) {
        return refuse("needs --ocl-tile 8x16 (the auto tile with --ocl-dot dpas) and --ocl-lds off");
    }
    if (!dpas_emulate_ && info.hw_dpas == 0 && env_int("CP_OCL_DPAS_FORCE", 0) == 0) {
        return refuse("device reports no XMX/DPAS units (e.g. Meteor Lake Xe-LPG); "
                      "CP_OCL_DPAS_FORCE=1 builds anyway");
    }
    const int sg_env = env_int("CP_OCL_DPAS_SG", 0);
    if (sg_env != 0) {
        if (sg_env != 8 && sg_env != 16) {
            return refuse("CP_OCL_DPAS_SG must be 8 or 16");
        }
        if (sg != 0 && sg_env != sg) {
            return refuse("CP_OCL_DPAS_SG must equal the device's minimum sub-group size " +
                          std::to_string(sg));
        }
        sg = sg_env;
    }
    if (sg != 8 && sg != 16) {
        return refuse("cannot determine the DPAS sub-group size; set CP_OCL_DPAS_SG=8 or 16");
    }
    if (!dpas_emulate_ && !info.sub_group_sizes.empty()) {
        bool listed = false;
        for (size_t s : info.sub_group_sizes) {
            listed = listed || s == static_cast<size_t>(sg);
        }
        if (!listed) {
            return refuse("sub-group size " + std::to_string(sg) + " not supported by the device");
        }
    }
    dpas_sg_ = sg;
    dpas_ak_ = env_int("CP_OCL_DPAS_AK", 0) ? 1 : 0;
    dpas_tm_ = env_int("CP_OCL_DPAS_TM", 4);
    dpas_tn_ = env_int("CP_OCL_DPAS_TN", sg == 8 ? 1 : 2);
    if (!is_pow2(dpas_tm_) || !is_pow2(dpas_tn_) || dpas_tm_ > sg || dpas_tn_ > sg ||
        dpas_tm_ * dpas_tn_ > sg ||
        case32::kMacroM % (8 * dpas_tm_) != 0 || case32::kMacroN % (16 * dpas_tn_) != 0) {
        return refuse("invalid CP_OCL_DPAS_TM/TN " + std::to_string(dpas_tm_) + "x" +
                      std::to_string(dpas_tn_) + " (powers of two, TM*TN <= " +
                      std::to_string(sg) + ", must divide the macro block)");
    }
    dpas_wg_size_ = (case32::kMacroM / (8 * dpas_tm_)) * (case32::kMacroN / (16 * dpas_tn_)) * sg;
    if (static_cast<size_t>(dpas_wg_size_) > ocl_.max_work_group_size) {
        return refuse("work-group of " + std::to_string(dpas_wg_size_) + " WIs exceeds the device max " +
                      std::to_string(ocl_.max_work_group_size) + "; raise CP_OCL_DPAS_TM/TN");
    }
    std::string sizes;
    for (size_t s : info.sub_group_sizes) {
        sizes += (sizes.empty() ? "" : ",") + std::to_string(s);
    }
    std::printf("[ocl] DPAS: %s, IP %s, sub-group sizes {%s}, XMX %s -> SG %d, A layout ak=%d, "
                "%dx%d hash tiles (%dx%d C) per sub-group, %d WIs per %dx%d macro block\n",
                dpas_emulate_ ? "EMULATED on AMD (functional model, not an Intel test)"
                              : "cl_intel_subgroup_matrix_multiply_accumulate",
                intel_ip_version_string(info.ip_version).c_str(),
                sizes.empty() ? "?" : sizes.c_str(),
                info.hw_dpas < 0 ? "unknown" : (info.hw_dpas ? "yes" : "NO"), dpas_sg_, dpas_ak_,
                dpas_tm_, dpas_tn_, 8 * dpas_tm_, 16 * dpas_tn_, dpas_wg_size_, case32::kMacroM,
                case32::kMacroN);
    std::fflush(stdout);
    return true;
}

/* CP_OCL_DPAS_SELFTEST=1: one sub-group multiplies a known 8x32 int8 A by a 32x16 B
   (one 8x16 hash tile: one DPAS on SG 16, two on SG 8) through the kernel's own operand /
   accumulator helpers and compares every element with a scalar loop; it also checks the
   shuffle reduce-scatter, the hash-tile XOR, the sub-group size and the lane ids. On
   SG 16 both candidate A packings are tried, so one run tells which one the hardware
   uses (CP_OCL_DPAS_AK selects the one the GEMM is built with). */
bool Case33GemmOcl::run_dpas_selftest_() {
    cl_kernel k = ocl_.create_kernel("case33_dpas_selftest");
    if (!k) {
        std::fprintf(stderr, "[ocl] DPAS self-test: kernel create failed\n");
        return false;
    }
    const int sg = dpas_sg_;
    int8_t a[8 * 32];  /* [m][k] */
    int8_t b[16 * 32]; /* [n][k] */
    int32_t c[8 * 16]; /* [m][n] */
    uint64_t s = 0x2545F4914F6CDD1DULL;
    auto next = [&]() {
        s ^= s << 13;
        s ^= s >> 7;
        s ^= s << 17;
        return static_cast<uint32_t>(s >> 32);
    };
    for (int8_t &v : a) {
        v = static_cast<int8_t>(next());
    }
    for (int8_t &v : b) {
        v = static_cast<int8_t>(next());
    }
    for (int32_t &v : c) {
        v = static_cast<int32_t>(next() % 2000001u) - 1000000;
    }
    for (int kk = 0; kk < 32; ++kk) { /* int8 extremes: row 0 of A, column 0 of B */
        a[kk] = static_cast<int8_t>((kk & 1) ? 127 : -128);
        b[kk] = static_cast<int8_t>((kk & 2) ? -128 : 127);
    }
    /* Device layouts (see the kernel): A dword q*8 + m, B dword q*16 + n, byte j = k 4q+j. */
    uint32_t a_dw[8 * 8];
    uint32_t b_dw[8 * 16];
    for (int q = 0; q < 8; ++q) {
        for (int m = 0; m < 8; ++m) {
            uint32_t w = 0;
            for (int j = 0; j < 4; ++j) {
                w |= static_cast<uint32_t>(static_cast<uint8_t>(a[m * 32 + 4 * q + j])) << (8 * j);
            }
            a_dw[q * 8 + m] = w;
        }
        for (int n = 0; n < 16; ++n) {
            uint32_t w = 0;
            for (int j = 0; j < 4; ++j) {
                w |= static_cast<uint32_t>(static_cast<uint8_t>(b[n * 32 + 4 * q + j])) << (8 * j);
            }
            b_dw[q * 16 + n] = w;
        }
    }
    int32_t d_ref[8 * 16];
    uint32_t tile_ref = 0;
    for (int m = 0; m < 8; ++m) {
        for (int n = 0; n < 16; ++n) {
            int32_t acc = c[m * 16 + n];
            for (int kk = 0; kk < 32; ++kk) {
                acc += static_cast<int32_t>(a[m * 32 + kk]) * static_cast<int32_t>(b[n * 32 + kk]);
            }
            d_ref[m * 16 + n] = acc;
            tile_ref ^= static_cast<uint32_t>(acc);
        }
    }
    uint32_t rs_ref[16] = {};
    for (uint32_t l = 0; l < static_cast<uint32_t>(sg); ++l) {
        for (uint32_t t = 0; t < static_cast<uint32_t>(sg); ++t) {
            rs_ref[t] ^= (l * 2654435761u + t * 2246822519u) ^ ((l + 1u) * (t + 3u));
        }
    }

    const size_t n_words = static_cast<size_t>(sg) + 3;
    cl_mem a_buf = ocl_.alloc_buffer(sizeof(a_dw), CL_MEM_READ_ONLY);
    cl_mem b_buf = ocl_.alloc_buffer(sizeof(b_dw), CL_MEM_READ_ONLY);
    cl_mem c_buf = ocl_.alloc_buffer(sizeof(c), CL_MEM_READ_ONLY);
    cl_mem d_buf = ocl_.alloc_buffer(sizeof(d_ref), CL_MEM_READ_WRITE);
    cl_mem w_buf = ocl_.alloc_buffer(n_words * sizeof(uint32_t), CL_MEM_READ_WRITE);
    bool pass_compiled = false;
    int passing = -1;
    bool io_ok = a_buf && b_buf && c_buf && d_buf && w_buf &&
                 ocl_.write_buffer(a_buf, a_dw, sizeof(a_dw)) &&
                 ocl_.write_buffer(b_buf, b_dw, sizeof(b_dw)) &&
                 ocl_.write_buffer(c_buf, c, sizeof(c));
    const int variants = sg == 16 ? 2 : 1;
    for (int v = 0; io_ok && v < variants; ++v) {
        cl_int err = CL_SUCCESS;
        err |= clSetKernelArg(k, 0, sizeof(cl_mem), &a_buf);
        err |= clSetKernelArg(k, 1, sizeof(cl_mem), &b_buf);
        err |= clSetKernelArg(k, 2, sizeof(cl_mem), &c_buf);
        err |= clSetKernelArg(k, 3, sizeof(cl_mem), &d_buf);
        err |= clSetKernelArg(k, 4, sizeof(cl_mem), &w_buf);
        err |= clSetKernelArg(k, 5, sizeof(int), &v);
        const size_t gsz = static_cast<size_t>(sg);
        const int32_t poison_d[8 * 16] = {};
        uint32_t poison_w[19] = {};
        if (err == CL_SUCCESS && (!ocl_.write_buffer(d_buf, poison_d, sizeof(poison_d)) ||
                                  !ocl_.write_buffer(w_buf, poison_w, n_words * sizeof(uint32_t)))) {
            err = CL_OUT_OF_RESOURCES;
        }
        if (err == CL_SUCCESS) {
            err = clEnqueueNDRangeKernel(ocl_.queue, k, 1, nullptr, &gsz, &gsz, 0, nullptr,
                                         nullptr);
        }
        int32_t d[8 * 16];
        uint32_t w[19];
        if (err != CL_SUCCESS || clFinish(ocl_.queue) != CL_SUCCESS ||
            !ocl_.read_buffer(d_buf, d, sizeof(d)) ||
            !ocl_.read_buffer(w_buf, w, n_words * sizeof(uint32_t))) {
            std::fprintf(stderr, "[ocl] DPAS self-test: launch failed (%s)\n",
                         OpenClContext::error_string(err).c_str());
            io_ok = false;
            break;
        }
        int bad_d = 0;
        int first_bad = -1;
        for (int i = 0; i < 8 * 16; ++i) {
            if (d[i] != d_ref[i]) {
                if (first_bad < 0) {
                    first_bad = i;
                }
                ++bad_d;
            }
        }
        int bad_rs = 0;
        for (int t = 0; t < sg; ++t) {
            bad_rs += w[t] != rs_ref[t];
        }
        const bool tile_ok = w[sg] == tile_ref;
        const bool sg_ok = w[sg + 1] == static_cast<uint32_t>(sg);
        const uint32_t all_lanes = (1u << sg) - 1u;
        const bool lanes_ok = w[sg + 2] == all_lanes;
        const bool pass = bad_d == 0 && bad_rs == 0 && tile_ok && sg_ok && lanes_ok;
        const char *name = sg == 8 ? "SG 8 (A: k 4*lane..+3, spec sample)"
                           : v ? "SG 16 ak=1 (A: k 4*(lane%8)+2*(lane/8)..+1)"
                               : "SG 16 ak=0 (A: k 2*lane..+1)";
        std::printf("[ocl] DPAS self-test %s%s: %s (D %d/128 wrong, reduce-scatter %d/%d wrong, "
                    "hash-tile XOR %s, sub-group size %u%s, lane ids %s)\n",
                    name, dpas_emulate_ ? " [EMULATED]" : "", pass ? "PASS" : "FAIL", bad_d,
                    bad_rs, sg, tile_ok ? "ok" : "WRONG", w[sg + 1], sg_ok ? "" : " WRONG",
                    lanes_ok ? "ok" : "WRONG");
        if (first_bad >= 0) {
            std::printf("[ocl]   first wrong D[%d][%d] = %d, expected %d; wrong-element map "
                        "(rows m, columns n):\n",
                        first_bad / 16, first_bad % 16, d[first_bad], d_ref[first_bad]);
            for (int m = 0; m < 8; ++m) {
                char row[17];
                for (int n = 0; n < 16; ++n) {
                    row[n] = d[m * 16 + n] == d_ref[m * 16 + n] ? '.' : 'X';
                }
                row[16] = '\0';
                std::printf("[ocl]     m=%d %s\n", m, row);
            }
        }
        if (!lanes_ok) {
            std::printf("[ocl]   lane-id mask %08x, expected %08x (sub-group lanes != local ids)\n",
                        w[sg + 2], all_lanes);
        }
        if (pass && passing < 0) {
            passing = v;
        }
        if (v == dpas_ak_ || sg == 8) {
            pass_compiled = pass;
        }
    }
    if (io_ok && !pass_compiled && passing >= 0) {
        std::printf("[ocl] DPAS self-test: the A layout ak=%d passes; rerun with CP_OCL_DPAS_AK=%d\n",
                    passing, passing);
    }
    std::printf("[ocl] DPAS self-test: %s\n", io_ok && pass_compiled ? "PASS" : "FAIL");
    std::fflush(stdout);
    for (cl_mem m : {a_buf, b_buf, c_buf, d_buf, w_buf}) {
        if (m) {
            clReleaseMemObject(m);
        }
    }
    clReleaseKernel(k);
    return io_ok && pass_compiled;
}

bool Case33GemmOcl::init_context(const char *kernel_cl_path, int device_index,
                                 int platform_filter, bool gpu_prep) {
    context_ready_ = false;
    available_ = false;
    if (!ocl_.init(device_index, platform_filter)) {
        return false;
    }
    if (!build_kernel_(kernel_cl_path)) {
        return false;
    }
    if (!ensure_jackpot_bufs_()) {
        return false;
    }
    if (gpu_prep) {
        if (!prep_.init(&ocl_, cp_ocl_kernel_dir())) {
            std::fprintf(stderr, "[ocl] prep kernel init failed\n");
            return false;
        }
    } else {
        std::printf("[ocl] skipping GPU prep kernels (--cpu-gen)\n");
    }
    device_name_ = ocl_.device_name;
    platform_name_ = ocl_.platform_name;
    device_flat_index_ = ocl_.device_flat_index;
    discrete_gpu_ = ocl_.discrete_gpu;
    std::snprintf(backend_, sizeof(backend_), "OpenCL context ready");
    context_ready_ = true;
    return true;
}

bool Case33GemmOcl::setup_dims_(int M, int N, int K) {
    M_ = M;
    N_ = N;
    K_ = K;
    num_milestones_ = K / R_RANK;
    milestone_k_ = R_RANK;
    blocks_k_ = K / case32::kKR;
    blocks_per_milestone_ = 1;
    macro_rows_ = M / case32::kMacroM;
    macro_cols_ = N / case32::kMacroN;
    tile_cols_ = N / case32::hash_tile_nr();
    tile_count_ = static_cast<size_t>(M / case32::hash_tile_mr()) *
                  static_cast<size_t>(tile_cols_);
    macro_blocks_ = macro_cols_ * macro_rows_;

    if (M % case32::kMR != 0 || N % case32::kNR != 0 || K % case32::kKR != 0) {
        return false;
    }
    if (M % case32::kMacroM != 0 || N % case32::kMacroN != 0) {
        return false;
    }
    if (case32::kKR != R_RANK || K % R_RANK != 0 ||
        num_milestones_ != case32::kNumMilestones) {
        return false;
    }
    return true;
}

bool Case33GemmOcl::prepare_job(int M, int N, int K, const int8_t *b_colmajor) {
    available_ = false;
    if (!context_ready_ || !kernel_ || !b_colmajor) {
        return false;
    }

    if (!setup_dims_(M, N, K)) {
        return false;
    }

    case32::prepack_b_coalesced(b_colmajor, N_, K_, blocks_k_, macro_cols_, &b_pre_host_);

    if (b_buf_) {
        clReleaseMemObject(b_buf_);
        b_buf_ = nullptr;
    }
    if (a_buf_) {
        clReleaseMemObject(a_buf_);
        a_buf_ = nullptr;
    }

    b_buf_ = ocl_.alloc_buffer(b_pre_host_.size(), CL_MEM_READ_ONLY);
    a_buf_ = ocl_.alloc_buffer(
            static_cast<size_t>(M_ / case32::kMR) * static_cast<size_t>(blocks_k_) *
                    static_cast<size_t>(case32::kPanelA),
            CL_MEM_READ_ONLY);
    if (!dummy_buf_) {
        dummy_buf_ = ocl_.alloc_buffer(sizeof(uint32_t), CL_MEM_READ_WRITE);
    }

    if (!b_buf_ || !a_buf_ || !dummy_buf_) {
        return false;
    }
    if (!ocl_.write_buffer(b_buf_, b_pre_host_.data(), b_pre_host_.size())) {
        return false;
    }

    const char *dot_kind = using_gcn_ ? "gcn mad24"
                                      : dot_kind_short(adopted_backend_, issue_mode_, use_cpm_int_);
    std::snprintf(backend_, sizeof(backend_),
                  "OpenCL %dx%d macro batch=%d fused GEMM+XOR+jackpot, hash tile %dx%d KR=%d %s s8s8",
                  case32::kMacroM, case32::kMacroN, macro_batch_, case32::kMR, case32::kNR,
                  case32::kKR, dot_kind);
    available_ = true;
    return true;
}

bool Case33GemmOcl::prepare_job_gpu(int M, int N, int K, const uint8_t b_noise_seed[32]) {
    available_ = false;
    if (!context_ready_ || !kernel_ || !b_noise_seed || !prep_.ready()) {
        return false;
    }
    if (!setup_dims_(M, N, K)) {
        return false;
    }
    if (!prep_.ensure_buffers(M, N, K)) {
        return false;
    }

    if (b_buf_) {
        clReleaseMemObject(b_buf_);
        b_buf_ = nullptr;
    }
    if (a_buf_) {
        clReleaseMemObject(a_buf_);
        a_buf_ = nullptr;
    }

    const size_t b_bytes = static_cast<size_t>(macro_cols_) * static_cast<size_t>(blocks_k_) *
                           static_cast<size_t>(case32::kMacroKbBlockB);
    const size_t a_bytes = static_cast<size_t>(macro_rows_) * static_cast<size_t>(blocks_k_) *
                           static_cast<size_t>(case32::kMacroKbBlockA);

    b_buf_ = ocl_.alloc_buffer(b_bytes, CL_MEM_READ_ONLY);
    a_buf_ = ocl_.alloc_buffer(a_bytes, CL_MEM_READ_ONLY);
    if (!dummy_buf_) {
        dummy_buf_ = ocl_.alloc_buffer(sizeof(uint32_t), CL_MEM_READ_WRITE);
    }
    if (!b_buf_ || !a_buf_ || !dummy_buf_) {
        return false;
    }

    if (!prep_.prepare_job_b(b_buf_, b_noise_seed, N_, K_, blocks_k_, macro_cols_)) {
        return false;
    }

    const char *dot_kind = using_gcn_ ? "gcn mad24"
                                      : dot_kind_short(adopted_backend_, issue_mode_, use_cpm_int_);
    std::snprintf(backend_, sizeof(backend_),
                  "OpenCL %dx%d macro batch=%d fused GEMM+XOR+jackpot, register tile %dx%d, hash tile %dx%d KR=%d %s s8s8 GPU-prep",
                  case32::kMacroM, case32::kMacroN, macro_batch_, case32::kMR, case32::kNR,
                  case32::hash_tile_mr(), case32::hash_tile_nr(), case32::kKR, dot_kind);
    available_ = true;
    return true;
}

bool Case33GemmOcl::prepare_attempt_gpu(const uint8_t *ab_seed, int ab_seed_len,
                                        const uint8_t job_key[32],
                                        const uint8_t b_noise_seed[32], int salted,
                                        uint8_t a_key_out[32]) {
    if (!available_ || !a_buf_ || !prep_.ready()) {
        return false;
    }
    return prep_.prepare_attempt_a(a_buf_, ab_seed, ab_seed_len, job_key, b_noise_seed, M_, K_,
                                   blocks_k_, macro_rows_, salted, a_key_out);
}

bool Case33GemmOcl::read_A_sig(int8_t *h_A_sig) {
    if (!h_A_sig || M_ <= 0 || K_ <= 0) {
        return false;
    }
    return prep_.read_A_sig(h_A_sig, static_cast<size_t>(M_) * static_cast<size_t>(K_));
}

bool Case33GemmOcl::read_A_witness(const uint32_t *block_idx, int num_blocks,
                                   size_t block_bytes, uint8_t *blocks_out,
                                   uint8_t *subroots_out, uint8_t root_out[32]) const {
    if (M_ <= 0 || K_ <= 0) {
        return false;
    }
    return prep_.read_A_witness(static_cast<size_t>(M_) * static_cast<size_t>(K_), block_idx,
                                num_blocks, block_bytes, blocks_out, subroots_out, root_out);
}

bool Case33GemmOcl::prepare_attempt_a(const int8_t *a_rowmajor) {
    if (!available_ || !a_rowmajor || !a_buf_) {
        return false;
    }
    case32::prepack_a_coalesced(a_rowmajor, M_, K_, blocks_k_, macro_rows_, false, &a_pre_host_);
    return ocl_.write_buffer(a_buf_, a_pre_host_.data(), a_pre_host_.size());
}

bool Case33GemmOcl::ensure_jackpot_bufs_() {
    if (!a_key_buf_) {
        a_key_buf_ = ocl_.alloc_buffer(8 * sizeof(uint32_t), CL_MEM_READ_ONLY);
    }
    if (!bound_buf_) {
        bound_buf_ = ocl_.alloc_buffer(8 * sizeof(uint32_t), CL_MEM_READ_ONLY);
    }
    if (!found_buf_) {
        found_buf_ = ocl_.alloc_buffer(sizeof(int), CL_MEM_READ_WRITE);
    }
    if (!out_rows_buf_) {
        out_rows_buf_ = ocl_.alloc_buffer(sizeof(int), CL_MEM_WRITE_ONLY);
    }
    if (!out_cols_buf_) {
        out_cols_buf_ = ocl_.alloc_buffer(sizeof(int), CL_MEM_WRITE_ONLY);
    }
    return a_key_buf_ && bound_buf_ && found_buf_ && out_rows_buf_ && out_cols_buf_;
}

bool Case33GemmOcl::run_macro_batch_(int mb_begin, int batch_count, cl_mem tile_xor_out) {
    if (batch_count < 1) {
        return false;
    }

    const int xor_after = 1;
    const int compact_xor = 0;
    /* tile_xor_out set: write every milestone word to tile_xor[ms * tile_count + tile]
       (fuse_jackpot = 0) instead of folding them into the device jackpot. */
    const int fuse_jackpot = tile_xor_out ? 0 : 1;
    const int tile_count_i = static_cast<int>(tile_count_);

    const int micro_m = case32::kHashPerMacroM;
    const int micro_n = case32::kHashPerMacroN;
    size_t max_wg = ocl_.max_work_group_size;
    size_t kernel_max_wg = 0;
    if (clGetKernelWorkGroupInfo(kernel_, ocl_.device, CL_KERNEL_WORK_GROUP_SIZE,
                                 sizeof(kernel_max_wg), &kernel_max_wg, nullptr) == CL_SUCCESS &&
        kernel_max_wg > 0 && kernel_max_wg < max_wg) {
        max_wg = kernel_max_wg;
    }

    int slice_m = micro_m;
    const bool dpas = adopted_backend_ == Case32OclDotBackend::Dpas;
    if (dpas) {
        /* One macro block per work-group of dpas_wg_size_ WIs (checked at build time). */
    } else if (reqd_wg_size_ > 0) {
        /* Compiled with reqd_work_group_size(kMacroWorkItems): launch exactly that. */
        if (reqd_wg_size_ != case32::kMacroWorkItems) {
            std::fprintf(stderr, "[ocl] reqd work-group size %d != macro work-items %d\n",
                         reqd_wg_size_, case32::kMacroWorkItems);
            return false;
        }
    } else if (case32::kMacroWorkItems > max_wg && micro_n > 0) {
        slice_m = static_cast<int>(max_wg / static_cast<size_t>(micro_n));
        if (slice_m < 1) {
            slice_m = 1;
        }
        while (slice_m > 1 && (micro_m % slice_m) != 0) {
            --slice_m;
        }
    }

    cl_mem tile_xor_dummy = tile_xor_out ? tile_xor_out : dummy_buf_;

    cl_int err = CL_SUCCESS;
    err |= clSetKernelArg(kernel_, 0, sizeof(cl_mem), &a_buf_);
    err |= clSetKernelArg(kernel_, 1, sizeof(cl_mem), &b_buf_);
    err |= clSetKernelArg(kernel_, 2, sizeof(cl_mem), &tile_xor_dummy);
    err |= clSetKernelArg(kernel_, 3, sizeof(int), &N_);
    err |= clSetKernelArg(kernel_, 4, sizeof(int), &blocks_k_);
    err |= clSetKernelArg(kernel_, 5, sizeof(int), &blocks_per_milestone_);
    err |= clSetKernelArg(kernel_, 6, sizeof(int), &num_milestones_);
    err |= clSetKernelArg(kernel_, 7, sizeof(int), &tile_count_i);
    err |= clSetKernelArg(kernel_, 8, sizeof(int), &macro_rows_);
    err |= clSetKernelArg(kernel_, 9, sizeof(int), &macro_cols_);
    err |= clSetKernelArg(kernel_, 10, sizeof(int), &xor_after);
    err |= clSetKernelArg(kernel_, 11, sizeof(int), &mb_begin);
    err |= clSetKernelArg(kernel_, 12, sizeof(int), &compact_xor);
    err |= clSetKernelArg(kernel_, 13, sizeof(cl_mem), &a_key_buf_);
    err |= clSetKernelArg(kernel_, 14, sizeof(cl_mem), &bound_buf_);
    err |= clSetKernelArg(kernel_, 15, sizeof(cl_mem), &found_buf_);
    err |= clSetKernelArg(kernel_, 16, sizeof(cl_mem), &out_rows_buf_);
    err |= clSetKernelArg(kernel_, 17, sizeof(cl_mem), &out_cols_buf_);
    err |= clSetKernelArg(kernel_, 18, sizeof(int), &fuse_jackpot);
    if (err != CL_SUCCESS) {
        std::fprintf(stderr, "[ocl] clSetKernelArg failed\n");
        return false;
    }

    for (int m0 = 0; m0 < micro_m; m0 += slice_m) {
        const int micro_m_begin = m0;
        const int micro_m_count = (m0 + slice_m <= micro_m) ? slice_m : (micro_m - m0);
        const size_t local =
                dpas ? static_cast<size_t>(dpas_wg_size_)
                     : static_cast<size_t>(micro_m_count) * static_cast<size_t>(micro_n);
        const size_t global = static_cast<size_t>(batch_count) * local;

        err = CL_SUCCESS;
        err |= clSetKernelArg(kernel_, 19, sizeof(int), &micro_m_begin);
        err |= clSetKernelArg(kernel_, 20, sizeof(int), &micro_m_count);
        if (err != CL_SUCCESS) {
            std::fprintf(stderr, "[ocl] clSetKernelArg micro_m slice failed\n");
            return false;
        }

        err = clEnqueueNDRangeKernel(ocl_.queue, kernel_, 1, nullptr, &global, &local, 0,
                                     nullptr, nullptr);
        if (err != CL_SUCCESS) {
            std::fprintf(stderr, "[ocl] clEnqueueNDRangeKernel failed: %s\n",
                         OpenClContext::error_string(err).c_str());
            return false;
        }
    }
    return true;
}

bool Case33GemmOcl::compute_milestone_tile_xor(std::vector<uint32_t> *out) {
    if (!available_ || !out) {
        return false;
    }
    const size_t words = static_cast<size_t>(num_milestones_) * tile_count_;
    cl_mem buf = ocl_.alloc_buffer(words * sizeof(uint32_t), CL_MEM_READ_WRITE);
    if (!buf) {
        return false;
    }
    bool ok = true;
    for (int mb0 = 0; ok && mb0 < macro_blocks_; mb0 += macro_batch_) {
        const int batch_count =
                (mb0 + macro_batch_ > macro_blocks_) ? (macro_blocks_ - mb0) : macro_batch_;
        ok = run_macro_batch_(mb0, batch_count, buf);
    }
    if (ok) {
        clFinish(ocl_.queue);
        out->assign(words, 0u);
        ok = ocl_.read_buffer(buf, out->data(), words * sizeof(uint32_t));
    }
    clReleaseMemObject(buf);
    return ok;
}

bool Case33GemmOcl::scan_for_share(const uint32_t a_key8[8], const uint32_t bound[8],
                                   int *out_found, int *out_t_rows, int *out_t_cols,
                                   uint64_t *out_tiles_scanned,
                                   const std::function<bool()> &should_cancel,
                                   const std::function<void(uint64_t)> &on_progress) {
    if (!available_ || !a_key8 || !bound) {
        return false;
    }
    if (!ensure_jackpot_bufs_()) {
        return false;
    }

    if (out_found) {
        *out_found = 0;
    }
    if (out_t_rows) {
        *out_t_rows = -1;
    }
    if (out_t_cols) {
        *out_t_cols = -1;
    }
    if (out_tiles_scanned) {
        *out_tiles_scanned = 0;
    }

    if (!ocl_.write_buffer(a_key_buf_, a_key8, 8 * sizeof(uint32_t)) ||
        !ocl_.write_buffer(bound_buf_, bound, 8 * sizeof(uint32_t))) {
        return false;
    }

    const int zero = 0;
    if (!ocl_.write_buffer(found_buf_, &zero, sizeof(int))) {
        return false;
    }

    uint64_t tiles_scanned = 0;
    int found = 0;

    /* Keep two launches in flight. Per batch: enqueue the kernel, enqueue a
       non-blocking read of found_flag (event), then wait for the previous
       batch's read and inspect it. The GPU therefore always has the next batch
       queued while the host checks the last one; the old clFinish + blocking
       read left it idle for one host round trip per launch. A batch launched
       after a hit is harmless: the kernel early-outs on found_flag and
       t_rows/t_cols are latched by the first atomic winner. */
    cl_event read_ev[2] = {nullptr, nullptr};
    int found_slot[2] = {0, 0};
    int batch_in_slot[2] = {0, 0};
    int slot = 0;
    int prev_slot = -1;
    const uint64_t tiles_per_macro = case32::hash_tiles_per_macro();

    auto drain = [&]() {
        /* found_slot lives on this stack frame: every pending read must land before
           we return, on all paths. */
        clFinish(ocl_.queue);
        for (cl_event &ev : read_ev) {
            if (ev) {
                clReleaseEvent(ev);
                ev = nullptr;
            }
        }
    };
    auto account = [&](int s) {
        tiles_scanned += static_cast<uint64_t>(batch_in_slot[s]) * tiles_per_macro;
        if (out_tiles_scanned) {
            *out_tiles_scanned = tiles_scanned;
        }
        if (on_progress) {
            on_progress(tiles_scanned);
        }
        if (found_slot[s]) {
            found = 1;
        }
    };

    for (int mb0 = 0; mb0 < macro_blocks_; mb0 += macro_batch_) {
        if (should_cancel && should_cancel()) {
            drain();
            return false;
        }
        int batch_count = macro_batch_;
        if (mb0 + batch_count > macro_blocks_) {
            batch_count = macro_blocks_ - mb0;
        }
        if (!run_macro_batch_(mb0, batch_count)) {
            drain();
            return false;
        }
        found_slot[slot] = 0;
        batch_in_slot[slot] = batch_count;
        const cl_int err = clEnqueueReadBuffer(ocl_.queue, found_buf_, CL_FALSE, 0, sizeof(int),
                                               &found_slot[slot], 0, nullptr, &read_ev[slot]);
        if (err != CL_SUCCESS) {
            std::fprintf(stderr, "[ocl] clEnqueueReadBuffer(found) failed: %s\n",
                         OpenClContext::error_string(err).c_str());
            drain();
            return false;
        }
        clFlush(ocl_.queue);

        if (prev_slot >= 0) {
            if (clWaitForEvents(1, &read_ev[prev_slot]) != CL_SUCCESS) {
                drain();
                return false;
            }
            clReleaseEvent(read_ev[prev_slot]);
            read_ev[prev_slot] = nullptr;
            account(prev_slot);
            if (found) {
                break;
            }
        }
        prev_slot = slot;
        slot ^= 1;
    }

    if (!found && prev_slot >= 0 && read_ev[prev_slot]) {
        /* Last batch still in flight. */
        if (clWaitForEvents(1, &read_ev[prev_slot]) != CL_SUCCESS) {
            drain();
            return false;
        }
        clReleaseEvent(read_ev[prev_slot]);
        read_ev[prev_slot] = nullptr;
        account(prev_slot);
    }
    drain();

    if (found) {
        int t_rows = -1;
        int t_cols = -1;
        if (!ocl_.read_buffer(out_rows_buf_, &t_rows, sizeof(int)) ||
            !ocl_.read_buffer(out_cols_buf_, &t_cols, sizeof(int))) {
            return false;
        }
        if (out_found) {
            *out_found = 1;
        }
        if (out_t_rows) {
            *out_t_rows = t_rows;
        }
        if (out_t_cols) {
            *out_t_cols = t_cols;
        }
    } else if (out_found) {
        *out_found = 0;
    }

    return true;
}
