`include "global.sv"
`include "timescale.sv"
module bias_fc2_rom(
	input			clk,
	input							rstn,
	input	[`W_OUTPUT_BATCH:0]		aa,
	input							cena,
	output reg		[`WDP_BIAS*`OUTPUT_NUM_FC2 -1:0]	qa
	);
	
	logic [0:`OUTPUT_BATCH_FC2-1][0:`OUTPUT_NUM_FC2-1][`WD_BIAS:0] weight	 = {
66'd189585525802270720,  66'd608007939927572480,  -66'd352363308851920896,  66'd805963944672886784,  -66'd258532859143258112,  66'd21801881059721216,  66'd69931194384384000,  66'd262022709049819136,  66'd516764658258935808,  66'd45333951039930368,  66'd381507719971995648,  66'd230398864849371136,  66'd578034153442770944,  66'd109920599790321664,  66'd179927827980746752,  66'd257616845698236416,  
66'd355674041442369536,  -66'd34129336994889728,  66'd324766700866109440,  66'd473535881144172544,  -66'd134821110775545856,  -66'd388788411093221376,  -66'd262501271485808640,  66'd93588273682710528,  -66'd209885946424852480,  66'd337971560637792256,  -66'd506036345349603328,  -66'd721568524501254144,  66'd215042329541607424,  66'd0,  -66'd327848013483474944,  66'd491846941634723840
	};
	always @(`CLK_RST_EDGE)
		if (`RST)			qa <= 0;
		else if (!cena)		qa <= weight[aa];	
endmodule



