
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.71

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.51 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.48 target latency wb_sel_o[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[10]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.29    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.70    0.22    0.20    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.28    0.04    1.48 ^ wb_adr_o[10]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.01    0.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.14    0.33 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.09    0.02    0.35 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.10    0.06    0.13    0.48 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.06    0.00    0.49 ^ wb_adr_o[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.26    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)


Startpoint: write_data[28] (input port clocked by core_clock)
Endpoint: wb_dat_o[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v write_data[28] (in)
                                         write_data[28] (net)
                  0.00    0.00    0.20 v input125/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.09    0.11    0.15    0.35 v input125/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net126 (net)
                  0.11    0.01    0.36 v _437_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.57 v _437_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _092_ (net)
                  0.07    0.00    0.57 v wb_dat_o[28]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.02    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.01    0.35 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.22    0.10    0.15    0.50 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.10    0.00    0.51 ^ wb_dat_o[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.51   clock reconvergence pessimism
                          0.05    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.29    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.70    0.22    0.20    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.39    0.54    1.98 ^ read_data[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.01   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.14   10.33 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.09    0.02   10.35 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.17    0.08    0.14   10.49 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.01   10.50 ^ read_data[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.50   clock reconvergence pessimism
                         -0.45   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[20]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.02    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.01    0.35 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.22    0.10    0.15    0.50 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.10    0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.06 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.25    0.00    1.06 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.18    0.16    1.22 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.18    0.00    1.22 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    1.41 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    1.41 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.14    0.18    1.59 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.14    0.00    1.59 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.36    1.14    0.50    2.09 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.14    0.02    2.11 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.19    0.32    2.43 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.19    0.00    2.44 ^ _373_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.67 v _373_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _052_ (net)
                  0.08    0.00    2.67 v wb_adr_o[20]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.02   10.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14   10.33 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.02   10.35 ^ clkbuf_3_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.14   10.49 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk (net)
                  0.08    0.01   10.49 ^ wb_adr_o[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.11   10.38   library setup time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net251 (net)
                  0.29    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   112    1.70    0.22    0.20    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  1.39    0.54    1.98 ^ read_data[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.01   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.14   10.33 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.09    0.02   10.35 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.17    0.08    0.14   10.49 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.01   10.50 ^ read_data[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.50   clock reconvergence pessimism
                         -0.45   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[20]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.02    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.01    0.35 ^ clkbuf_3_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.22    0.10    0.15    0.50 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_0_0_clk (net)
                  0.10    0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.25    0.55    1.06 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.25    0.00    1.06 ^ _256_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.18    0.16    1.22 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _224_ (net)
                  0.18    0.00    1.22 v _471_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.07    0.19    1.41 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _225_ (net)
                  0.07    0.00    1.41 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.14    0.18    1.59 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _113_ (net)
                  0.14    0.00    1.59 v _345_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.36    1.14    0.50    2.09 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _168_ (net)
                  1.14    0.02    2.11 ^ _368_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.19    0.32    2.43 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _181_ (net)
                  0.19    0.00    2.44 ^ _373_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.67 v _373_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _052_ (net)
                  0.08    0.00    2.67 v wb_adr_o[20]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.30    0.12    0.16   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.02   10.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.08    0.14   10.33 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.02   10.35 ^ clkbuf_3_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    0.14    0.08    0.14   10.49 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk (net)
                  0.08    0.01   10.49 ^ wb_adr_o[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.11   10.38   library setup time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.4096100330352783

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5034

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2763456702232361

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9464

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[20]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.50 ^ clkbuf_3_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.55    1.06 ^ state[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    1.22 v _256_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    1.41 v _471_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.18    1.59 v _245_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.50    2.09 ^ _345_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    2.43 ^ _368_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    2.67 v _373_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.67 v wb_adr_o[20]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.67   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.33 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.49 ^ clkbuf_3_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01   10.49 ^ wb_adr_o[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.49   clock reconvergence pessimism
  -0.11   10.38   library setup time
          10.38   data required time
---------------------------------------------------------
          10.38   data required time
          -2.67   data arrival time
---------------------------------------------------------
           7.71   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_dat_o[27]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_dat_o[27]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.33 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.49 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.50 ^ wb_dat_o[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.88 v wb_dat_o[27]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.08 v _436_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.08 v wb_dat_o[27]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.33 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.49 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.50 ^ wb_dat_o[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.50   clock reconvergence pessimism
   0.05    0.55   library hold time
           0.55   data required time
---------------------------------------------------------
           0.55   data required time
          -1.08   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5016

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4855

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6678

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.7115

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
289.058400

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.55e-02   3.65e-03   6.76e-08   2.91e-02  34.1%
Combinational          3.12e-02   8.60e-03   1.18e-07   3.98e-02  46.6%
Clock                  9.83e-03   6.60e-03   1.92e-06   1.64e-02  19.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.65e-02   1.89e-02   2.10e-06   8.53e-02 100.0%
                          77.9%      22.1%       0.0%
