Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 11:49:52 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/mul_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                 Path #1                                                |
+---------------------------+--------------------------------------------------------------------------------------------------------+
| Requirement               | 50.000                                                                                                 |
| Path Delay                | 12.256                                                                                                 |
| Logic Delay               | 6.669(55%)                                                                                             |
| Net Delay                 | 5.587(45%)                                                                                             |
| Clock Skew                | 0.000                                                                                                  |
| Slack                     | 37.744                                                                                                 |
| Clock Uncertainty         | 0.000                                                                                                  |
| Clock Relationship        | Safely Timed                                                                                           |
| Clock Delay Group         | Same Group                                                                                             |
| Logic Levels              | 10                                                                                                     |
| Routes                    | NA                                                                                                     |
| Logical Path              | DSP48E1/b[24]-(1)-DSP48E1-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT5-(48)-LUT6-(1)-LUT6-(1)-MUXF7/res[0] |
| Start Point Clock         | input port clock                                                                                       |
| End Point Clock           |                                                                                                        |
| DSP Block                 | Comb                                                                                                   |
| RAM Registers             | None-None                                                                                              |
| IO Crossings              | 0                                                                                                      |
| Config Crossings          | 0                                                                                                      |
| SLR Crossings             | 0                                                                                                      |
| PBlocks                   | 0                                                                                                      |
| High Fanout               | 48                                                                                                     |
| Dont Touch                | 0                                                                                                      |
| Mark Debug                | 0                                                                                                      |
| Start Point Pin Primitive | b[24]                                                                                                  |
| End Point Pin Primitive   | res[0]                                                                                                 |
| Start Point Pin           | b[24]                                                                                                  |
| End Point Pin             | res[0]                                                                                                 |
+---------------------------+--------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+----+----+
| End Point Clock | Requirement | 0 | 4 |  9 | 10 |
+-----------------+-------------+---+---+----+----+
| (none)          | 50.000ns    | 3 | 8 | 31 | 25 |
+-----------------+-------------+---+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 67 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


