// Seed: 1529037975
module module_0 (
    input tri  id_0,
    input wire id_1
);
  wire id_3;
  wire id_4;
  generate
    assign id_4 = id_3;
  endgenerate
endmodule
module module_1 (
    output wire id_0,
    input logic id_1,
    output logic id_2,
    input tri id_3,
    input supply0 id_4,
    output tri id_5,
    input supply0 id_6,
    output wor id_7,
    output logic id_8,
    output logic id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12
);
  always @(negedge id_12) begin
    if (id_6) begin
      id_8 = id_1;
      id_9 <= 1;
    end else begin
      id_8 <= "";
      id_2 <= 1;
    end
  end
  wire id_14;
  module_0(
      id_3, id_4
  );
  wire id_15;
endmodule
