/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2022  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Dual-Port SRAM Generator
 *           			TSMC CLN90G Process
 *      version:		2005Q4V1
 *      comment:		
 *      configuration:	 -instname "SRAM_4096_32" -words 4096 -bits 32 -frequency 150 -ring_width 2.0 -mux 16 -write_mask on -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -dpccm on -asvm off -libname USERLIB -corners ff_1.1_-40.0,ff_1.1_125.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Dual-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  SRAM_4096_32
 *      Words:          4096
 *      Word Width:     32
 *      Mux:            16
 *      Corner:        ss_0.9_125.0
 *
 *      Creation Date:  2022-08-30 09:27:16Z
 *      Version:        2005Q4V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-08-30 09:27:16Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2022 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 0.900;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 1.000;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ss_0.9_125.0) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 0.900;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ss_0.9_125.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_4096_32_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_4096_32_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_4096_32_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_4096_32_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 32;
		bit_from : 31;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 12;
		bit_from : 11;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_WRITE) {
		base_type : array ;
		data_type : bit ;
		bit_width : 4;
		bit_from : 3;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_4096_32) {
	area		 : 442210.109;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 12;
		word_width : 32;
	}
        bus(QA)   {
                bus_type : SRAM_4096_32_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : AA;
		}
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.066, 2.077, 2.088, 2.111, 2.179, 2.292, 2.405", \
                          "2.067, 2.078, 2.089, 2.112, 2.179, 2.292, 2.405", \
                          "2.068, 2.079, 2.090, 2.113, 2.180, 2.293, 2.406", \
                          "2.070, 2.081, 2.092, 2.114, 2.182, 2.295, 2.408", \
                          "2.076, 2.086, 2.097, 2.120, 2.188, 2.301, 2.414", \
                          "2.085, 2.096, 2.107, 2.130, 2.197, 2.310, 2.423", \
                          "2.098, 2.108, 2.119, 2.142, 2.210, 2.323, 2.436" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.116, 2.127, 2.139, 2.163, 2.235, 2.355, 2.475", \
                          "2.117, 2.128, 2.140, 2.164, 2.236, 2.356, 2.476", \
                          "2.118, 2.129, 2.141, 2.165, 2.237, 2.357, 2.477", \
                          "2.120, 2.131, 2.143, 2.167, 2.239, 2.359, 2.479", \
                          "2.126, 2.137, 2.149, 2.173, 2.245, 2.365, 2.485", \
                          "2.135, 2.146, 2.158, 2.182, 2.254, 2.374, 2.494", \
                          "2.147, 2.158, 2.170, 2.194, 2.266, 2.386, 2.506" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.344, 2.354, 2.365, 2.388, 2.456, 2.569, 2.682", \
                          "2.345, 2.355, 2.366, 2.389, 2.457, 2.570, 2.683", \
                          "2.345, 2.356, 2.367, 2.390, 2.458, 2.570, 2.683", \
                          "2.347, 2.358, 2.369, 2.392, 2.459, 2.572, 2.685", \
                          "2.353, 2.363, 2.375, 2.397, 2.465, 2.578, 2.691", \
                          "2.362, 2.373, 2.384, 2.407, 2.474, 2.587, 2.700", \
                          "2.375, 2.385, 2.396, 2.419, 2.487, 2.600, 2.713" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.394, 2.405, 2.416, 2.440, 2.512, 2.632, 2.752", \
                          "2.394, 2.405, 2.417, 2.441, 2.513, 2.633, 2.753", \
                          "2.395, 2.406, 2.418, 2.442, 2.514, 2.634, 2.754", \
                          "2.397, 2.408, 2.420, 2.444, 2.516, 2.636, 2.756", \
                          "2.403, 2.414, 2.426, 2.450, 2.522, 2.642, 2.762", \
                          "2.412, 2.423, 2.435, 2.459, 2.531, 2.651, 2.771", \
                          "2.425, 2.436, 2.448, 2.472, 2.544, 2.664, 2.784" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.865, 2.876, 2.887, 2.909, 2.977, 3.090, 3.203", \
                          "2.866, 2.876, 2.888, 2.910, 2.978, 3.091, 3.204", \
                          "2.867, 2.877, 2.889, 2.911, 2.979, 3.092, 3.205", \
                          "2.869, 2.879, 2.891, 2.913, 2.981, 3.094, 3.207", \
                          "2.875, 2.885, 2.896, 2.919, 2.987, 3.100, 3.213", \
                          "2.884, 2.894, 2.906, 2.928, 2.996, 3.109, 3.222", \
                          "2.896, 2.907, 2.918, 2.941, 3.008, 3.121, 3.234" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.915, 2.926, 2.938, 2.962, 3.034, 3.154, 3.274", \
                          "2.916, 2.927, 2.939, 2.963, 3.035, 3.155, 3.275", \
                          "2.917, 2.928, 2.940, 2.964, 3.036, 3.156, 3.276", \
                          "2.919, 2.930, 2.942, 2.966, 3.038, 3.158, 3.278", \
                          "2.924, 2.935, 2.947, 2.971, 3.043, 3.163, 3.283", \
                          "2.934, 2.945, 2.957, 2.981, 3.053, 3.173, 3.293", \
                          "2.946, 2.957, 2.969, 2.993, 3.065, 3.185, 3.305" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "3.135, 3.145, 3.157, 3.179, 3.247, 3.360, 3.473", \
                          "3.136, 3.146, 3.158, 3.180, 3.248, 3.361, 3.474", \
                          "3.137, 3.147, 3.158, 3.181, 3.249, 3.362, 3.475", \
                          "3.139, 3.149, 3.160, 3.183, 3.251, 3.364, 3.477", \
                          "3.144, 3.155, 3.166, 3.189, 3.256, 3.369, 3.482", \
                          "3.154, 3.164, 3.175, 3.198, 3.266, 3.379, 3.492", \
                          "3.166, 3.177, 3.188, 3.210, 3.278, 3.391, 3.504" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "3.185, 3.196, 3.208, 3.232, 3.304, 3.424, 3.544", \
                          "3.186, 3.197, 3.209, 3.233, 3.305, 3.425, 3.545", \
                          "3.187, 3.198, 3.210, 3.234, 3.306, 3.426, 3.546", \
                          "3.189, 3.200, 3.212, 3.236, 3.308, 3.428, 3.547", \
                          "3.194, 3.205, 3.217, 3.241, 3.313, 3.433, 3.553", \
                          "3.204, 3.215, 3.227, 3.251, 3.323, 3.443, 3.563", \
                          "3.216, 3.227, 3.239, 3.263, 3.335, 3.455, 3.575" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.003, 0.012, 0.023, 0.043, 0.105, 0.207, 0.310")
                        }
                        fall_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000")
                        }
                }
        }
        bus(QB)   {
                bus_type : SRAM_4096_32_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : AB;
		}
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.066, 2.077, 2.088, 2.111, 2.179, 2.292, 2.405", \
                          "2.067, 2.078, 2.089, 2.112, 2.179, 2.292, 2.405", \
                          "2.068, 2.079, 2.090, 2.113, 2.180, 2.293, 2.406", \
                          "2.070, 2.081, 2.092, 2.114, 2.182, 2.295, 2.408", \
                          "2.076, 2.086, 2.097, 2.120, 2.188, 2.301, 2.414", \
                          "2.085, 2.096, 2.107, 2.130, 2.197, 2.310, 2.423", \
                          "2.098, 2.108, 2.119, 2.142, 2.210, 2.323, 2.436" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.116, 2.127, 2.139, 2.163, 2.235, 2.355, 2.475", \
                          "2.117, 2.128, 2.140, 2.164, 2.236, 2.356, 2.476", \
                          "2.118, 2.129, 2.141, 2.165, 2.237, 2.357, 2.477", \
                          "2.120, 2.131, 2.143, 2.167, 2.239, 2.359, 2.479", \
                          "2.126, 2.137, 2.149, 2.173, 2.245, 2.365, 2.485", \
                          "2.135, 2.146, 2.158, 2.182, 2.254, 2.374, 2.494", \
                          "2.147, 2.158, 2.170, 2.194, 2.266, 2.386, 2.506" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.344, 2.354, 2.365, 2.388, 2.456, 2.569, 2.682", \
                          "2.345, 2.355, 2.366, 2.389, 2.457, 2.570, 2.683", \
                          "2.345, 2.356, 2.367, 2.390, 2.458, 2.570, 2.683", \
                          "2.347, 2.358, 2.369, 2.392, 2.459, 2.572, 2.685", \
                          "2.353, 2.363, 2.375, 2.397, 2.465, 2.578, 2.691", \
                          "2.362, 2.373, 2.384, 2.407, 2.474, 2.587, 2.700", \
                          "2.375, 2.385, 2.396, 2.419, 2.487, 2.600, 2.713" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.394, 2.405, 2.416, 2.440, 2.512, 2.632, 2.752", \
                          "2.394, 2.405, 2.417, 2.441, 2.513, 2.633, 2.753", \
                          "2.395, 2.406, 2.418, 2.442, 2.514, 2.634, 2.754", \
                          "2.397, 2.408, 2.420, 2.444, 2.516, 2.636, 2.756", \
                          "2.403, 2.414, 2.426, 2.450, 2.522, 2.642, 2.762", \
                          "2.412, 2.423, 2.435, 2.459, 2.531, 2.651, 2.771", \
                          "2.425, 2.436, 2.448, 2.472, 2.544, 2.664, 2.784" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.865, 2.876, 2.887, 2.909, 2.977, 3.090, 3.203", \
                          "2.866, 2.876, 2.888, 2.910, 2.978, 3.091, 3.204", \
                          "2.867, 2.877, 2.889, 2.911, 2.979, 3.092, 3.205", \
                          "2.869, 2.879, 2.891, 2.913, 2.981, 3.094, 3.207", \
                          "2.875, 2.885, 2.896, 2.919, 2.987, 3.100, 3.213", \
                          "2.884, 2.894, 2.906, 2.928, 2.996, 3.109, 3.222", \
                          "2.896, 2.907, 2.918, 2.941, 3.008, 3.121, 3.234" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.915, 2.926, 2.938, 2.962, 3.034, 3.154, 3.274", \
                          "2.916, 2.927, 2.939, 2.963, 3.035, 3.155, 3.275", \
                          "2.917, 2.928, 2.940, 2.964, 3.036, 3.156, 3.276", \
                          "2.919, 2.930, 2.942, 2.966, 3.038, 3.158, 3.278", \
                          "2.924, 2.935, 2.947, 2.971, 3.043, 3.163, 3.283", \
                          "2.934, 2.945, 2.957, 2.981, 3.053, 3.173, 3.293", \
                          "2.946, 2.957, 2.969, 2.993, 3.065, 3.185, 3.305" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "3.135, 3.145, 3.157, 3.179, 3.247, 3.360, 3.473", \
                          "3.136, 3.146, 3.158, 3.180, 3.248, 3.361, 3.474", \
                          "3.137, 3.147, 3.158, 3.181, 3.249, 3.362, 3.475", \
                          "3.139, 3.149, 3.160, 3.183, 3.251, 3.364, 3.477", \
                          "3.144, 3.155, 3.166, 3.189, 3.256, 3.369, 3.482", \
                          "3.154, 3.164, 3.175, 3.198, 3.266, 3.379, 3.492", \
                          "3.166, 3.177, 3.188, 3.210, 3.278, 3.391, 3.504" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "3.185, 3.196, 3.208, 3.232, 3.304, 3.424, 3.544", \
                          "3.186, 3.197, 3.209, 3.233, 3.305, 3.425, 3.545", \
                          "3.187, 3.198, 3.210, 3.234, 3.306, 3.426, 3.546", \
                          "3.189, 3.200, 3.212, 3.236, 3.308, 3.428, 3.547", \
                          "3.194, 3.205, 3.217, 3.241, 3.313, 3.433, 3.553", \
                          "3.204, 3.215, 3.227, 3.251, 3.323, 3.443, 3.563", \
                          "3.216, 3.227, 3.239, 3.263, 3.335, 3.455, 3.575" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.047, 0.073, 0.101, 0.158, 0.327, 0.608, 0.889")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.099, 0.119, 0.140, 0.184, 0.313, 0.529, 0.745")
                        }
                }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.003, 0.012, 0.023, 0.043, 0.105, 0.207, 0.310")
                        }
                        fall_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000")
                        }
                }
        }
        pin(CLKA)   {
		direction : input;
		capacitance : 0.109;
                clock : true;
                max_transition : 1.000;
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq0andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403", \
                          "1.403, 1.403, 1.403, 1.403, 1.403, 1.403, 1.403" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq0andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680", \
                          "1.680, 1.680, 1.680, 1.680, 1.680, 1.680, 1.680" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq1andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202", \
                          "2.202, 2.202, 2.202, 2.202, 2.202, 2.202, 2.202" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq1andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472", \
                          "2.472, 2.472, 2.472, 2.472, 2.472, 2.472, 2.472" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq0andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100", \
                          "3.100, 3.100, 3.100, 3.100, 3.100, 3.100, 3.100" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq0andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513", \
                          "3.513, 3.513, 3.513, 3.513, 3.513, 3.513, 3.513" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq1andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743", \
                          "3.743, 3.743, 3.743, 3.743, 3.743, 3.743, 3.743" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq1andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005", \
                          "4.005, 4.005, 4.005, 4.005, 4.005, 4.005, 4.005" \
                        )
                        }
                 }
                min_pulse_width_high : 0.155 ;
                min_pulse_width_low  : 0.657 ;
                min_period           : 3.267 ;

                minimum_period(){
                  constraint : 2.198 ;
                  when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq0andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 2.475 ;
                  when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq0andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 2.997 ;
                  when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq1andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 3.267 ;
                  when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq1andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq0andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq0andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq1andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq1andEMAA0eq1";
                }

                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.698, 12.699, 12.700, 12.703, 12.711, 12.725, 12.744")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.751, 12.752, 12.753, 12.756, 12.764, 12.778, 12.797")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.849, 12.850, 12.852, 12.855, 12.863, 12.877, 12.895")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.904, 12.905, 12.907, 12.909, 12.918, 12.932, 12.950")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.076, 13.078, 13.079, 13.082, 13.090, 13.104, 13.122")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.202, 13.203, 13.204, 13.207, 13.215, 13.229, 13.248")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.318, 13.319, 13.321, 13.324, 13.332, 13.346, 13.364")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.410, 13.411, 13.412, 13.415, 13.423, 13.437, 13.456")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.125, 11.126, 11.128, 11.131, 11.139, 11.153, 11.171")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.138, 11.139, 11.141, 11.143, 11.152, 11.166, 11.184")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.144, 11.145, 11.147, 11.149, 11.158, 11.172, 11.190")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.143, 11.144, 11.146, 11.149, 11.157, 11.171, 11.189")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.165, 11.166, 11.168, 11.170, 11.179, 11.193, 11.211")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.174, 11.175, 11.177, 11.180, 11.188, 11.202, 11.220")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.187, 11.188, 11.189, 11.192, 11.200, 11.214, 11.233")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.184, 11.185, 11.187, 11.190, 11.198, 11.212, 11.230")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
         internal_power(){
                 when : "(CENA)";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
        }

        pin(CENA)   {
                direction : input;
                capacitance : 0.042;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.405, 0.405, 0.405, 0.404, 0.404, 0.403, 0.401", \
                          "0.404, 0.404, 0.404, 0.404, 0.403, 0.402, 0.400", \
                          "0.403, 0.403, 0.403, 0.403, 0.402, 0.401, 0.399", \
                          "0.401, 0.401, 0.401, 0.401, 0.400, 0.399, 0.397", \
                          "0.396, 0.395, 0.395, 0.395, 0.394, 0.393, 0.392", \
                          "0.386, 0.386, 0.386, 0.386, 0.385, 0.384, 0.382", \
                          "0.374, 0.374, 0.374, 0.373, 0.373, 0.372, 0.370" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.622, 0.625, 0.630, 0.638, 0.662, 0.702, 0.755", \
                          "0.621, 0.625, 0.629, 0.637, 0.661, 0.702, 0.755", \
                          "0.620, 0.624, 0.628, 0.636, 0.660, 0.701, 0.754", \
                          "0.618, 0.622, 0.626, 0.634, 0.658, 0.699, 0.752", \
                          "0.613, 0.616, 0.620, 0.628, 0.653, 0.693, 0.746", \
                          "0.603, 0.607, 0.611, 0.619, 0.643, 0.684, 0.737", \
                          "0.591, 0.594, 0.598, 0.607, 0.631, 0.671, 0.724" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.041, 0.041, 0.041, 0.041, 0.041, 0.041, 0.041")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.041, 0.041, 0.041, 0.041, 0.041, 0.041, 0.041")
                        }
                }
        }
        bus(WENA)   {
                bus_type : SRAM_4096_32_WRITE;
                direction : input;
                capacitance : 0.022;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.563, 0.565, 0.566, 0.570, 0.581, 0.600, 0.624", \
                          "0.562, 0.564, 0.566, 0.569, 0.580, 0.599, 0.623", \
                          "0.561, 0.563, 0.565, 0.568, 0.579, 0.598, 0.622", \
                          "0.559, 0.561, 0.563, 0.566, 0.578, 0.596, 0.620", \
                          "0.554, 0.555, 0.557, 0.561, 0.572, 0.590, 0.615", \
                          "0.544, 0.546, 0.548, 0.551, 0.562, 0.581, 0.605", \
                          "0.532, 0.533, 0.535, 0.539, 0.550, 0.569, 0.593" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.435, 0.438, 0.442, 0.448, 0.468, 0.501, 0.544", \
                          "0.434, 0.437, 0.441, 0.447, 0.467, 0.500, 0.544", \
                          "0.434, 0.437, 0.440, 0.447, 0.466, 0.499, 0.543", \
                          "0.432, 0.435, 0.438, 0.445, 0.464, 0.497, 0.541", \
                          "0.426, 0.429, 0.432, 0.439, 0.459, 0.492, 0.535", \
                          "0.417, 0.420, 0.423, 0.430, 0.449, 0.482, 0.526", \
                          "0.404, 0.407, 0.410, 0.417, 0.437, 0.470, 0.513" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.392, 0.392, 0.392, 0.392, 0.393, 0.393, 0.394")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.334, 0.334, 0.334, 0.334, 0.335, 0.335, 0.336")
                        }
                }
        }
        bus(AA)   {
                bus_type : SRAM_4096_32_ADDRESS;
                direction : input;
                capacitance : 0.057;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.984, 0.986, 0.989, 0.994, 1.010, 1.037, 1.071", \
                          "0.983, 0.985, 0.988, 0.993, 1.009, 1.036, 1.070", \
                          "0.982, 0.984, 0.987, 0.993, 1.008, 1.035, 1.070", \
                          "0.980, 0.983, 0.985, 0.991, 1.006, 1.033, 1.068", \
                          "0.975, 0.977, 0.980, 0.985, 1.001, 1.027, 1.062", \
                          "0.965, 0.968, 0.970, 0.976, 0.991, 1.018, 1.053", \
                          "0.953, 0.955, 0.958, 0.963, 0.979, 1.005, 1.040" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.556, 0.558, 0.560, 0.565, 0.577, 0.598, 0.625", \
                          "0.556, 0.557, 0.559, 0.564, 0.576, 0.597, 0.624", \
                          "0.555, 0.556, 0.559, 0.563, 0.575, 0.596, 0.624", \
                          "0.553, 0.555, 0.557, 0.561, 0.573, 0.594, 0.622", \
                          "0.547, 0.549, 0.551, 0.555, 0.568, 0.589, 0.616", \
                          "0.538, 0.539, 0.542, 0.546, 0.558, 0.579, 0.607", \
                          "0.525, 0.527, 0.529, 0.533, 0.546, 0.567, 0.594" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.005, 0.002, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.006, 0.003, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.007, 0.004, 0.002, 0.000, 0.000, 0.000, 0.000", \
                          "0.008, 0.006, 0.003, 0.000, 0.000, 0.000, 0.000", \
                          "0.014, 0.012, 0.009, 0.004, 0.000, 0.000, 0.000", \
                          "0.024, 0.021, 0.019, 0.013, 0.000, 0.000, 0.000", \
                          "0.036, 0.034, 0.031, 0.025, 0.010, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.005, 0.003, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.017, 0.015, 0.013, 0.009, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.034, 0.035, 0.035, 0.035, 0.036, 0.037, 0.038")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.035, 0.035, 0.035, 0.036, 0.036, 0.037, 0.039")
                        }
                }
        }
        bus(DA)   {
                bus_type : SRAM_4096_32_DATA;
                memory_write() {
                        address : AA;
                        clocked_on : "CLKA";
                }
                direction : input;
                capacitance : 0.024;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.326, 0.328, 0.330, 0.335, 0.347, 0.368, 0.396", \
                          "0.325, 0.327, 0.329, 0.334, 0.346, 0.368, 0.396", \
                          "0.324, 0.326, 0.328, 0.333, 0.345, 0.367, 0.395", \
                          "0.322, 0.324, 0.326, 0.331, 0.344, 0.365, 0.393", \
                          "0.317, 0.319, 0.321, 0.325, 0.338, 0.359, 0.387", \
                          "0.307, 0.309, 0.311, 0.316, 0.328, 0.350, 0.378", \
                          "0.295, 0.297, 0.299, 0.303, 0.316, 0.337, 0.365" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.321, 0.324, 0.328, 0.335, 0.356, 0.392, 0.439", \
                          "0.320, 0.323, 0.327, 0.334, 0.356, 0.391, 0.438", \
                          "0.319, 0.322, 0.326, 0.333, 0.355, 0.390, 0.437", \
                          "0.317, 0.321, 0.324, 0.331, 0.353, 0.388, 0.435", \
                          "0.312, 0.315, 0.318, 0.326, 0.347, 0.383, 0.430", \
                          "0.302, 0.306, 0.309, 0.316, 0.338, 0.373, 0.420", \
                          "0.290, 0.293, 0.297, 0.304, 0.325, 0.361, 0.408" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                )";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.002, 0.002, 0.002, 0.002, 0.003, 0.003, 0.003")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.002, 0.002, 0.002, 0.002, 0.003, 0.003, 0.003")
                        }
                }
                internal_power(){
                        when : " \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                               ";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.001")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.002")
                        }
                }
        }
        pin(CLKB)   {
		direction : input;
		capacitance : 0.109;
                clock : true;
                max_transition : 1.000;
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq0andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400", \
                          "1.400, 1.400, 1.400, 1.400, 1.400, 1.400, 1.400" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq0andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677", \
                          "1.677, 1.677, 1.677, 1.677, 1.677, 1.677, 1.677" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq1andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199", \
                          "2.199, 2.199, 2.199, 2.199, 2.199, 2.199, 2.199" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq1andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469", \
                          "2.469, 2.469, 2.469, 2.469, 2.469, 2.469, 2.469" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq0andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097", \
                          "3.097, 3.097, 3.097, 3.097, 3.097, 3.097, 3.097" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq0andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510", \
                          "3.510, 3.510, 3.510, 3.510, 3.510, 3.510, 3.510" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq1andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740", \
                          "3.740, 3.740, 3.740, 3.740, 3.740, 3.740, 3.740" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq1andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002", \
                          "4.002, 4.002, 4.002, 4.002, 4.002, 4.002, 4.002" \
                        )
                        }
                 }
                min_pulse_width_high : 0.155 ;
                min_pulse_width_low  : 0.657 ;
                min_period           : 3.267 ;

                minimum_period(){
                  constraint : 2.198 ;
                  when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq0andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 2.475 ;
                  when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq0andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 2.997 ;
                  when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq1andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 3.267 ;
                  when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq1andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq0andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq0andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq1andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq1andEMAB0eq1";
                }

                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.698, 12.699, 12.700, 12.703, 12.711, 12.725, 12.744")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.751, 12.752, 12.753, 12.756, 12.764, 12.778, 12.797")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.849, 12.850, 12.852, 12.855, 12.863, 12.877, 12.895")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("12.904, 12.905, 12.907, 12.909, 12.918, 12.932, 12.950")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.076, 13.078, 13.079, 13.082, 13.090, 13.104, 13.122")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.202, 13.203, 13.204, 13.207, 13.215, 13.229, 13.248")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.318, 13.319, 13.321, 13.324, 13.332, 13.346, 13.364")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("13.410, 13.411, 13.412, 13.415, 13.423, 13.437, 13.456")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.125, 11.126, 11.128, 11.131, 11.139, 11.153, 11.171")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.138, 11.139, 11.141, 11.143, 11.152, 11.166, 11.184")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.144, 11.145, 11.147, 11.149, 11.158, 11.172, 11.190")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.143, 11.144, 11.146, 11.149, 11.157, 11.171, 11.189")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.165, 11.166, 11.168, 11.170, 11.179, 11.193, 11.211")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.174, 11.175, 11.177, 11.180, 11.188, 11.202, 11.220")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.187, 11.188, 11.189, 11.192, 11.200, 11.214, 11.233")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("11.184, 11.185, 11.187, 11.190, 11.198, 11.212, 11.230")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
         internal_power(){
                 when : "(CENB)";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.205, 0.206, 0.207, 0.210, 0.218, 0.232, 0.251")
                        }
                }
        }

        pin(CENB)   {
                direction : input;
                capacitance : 0.042;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.405, 0.405, 0.405, 0.404, 0.404, 0.403, 0.401", \
                          "0.404, 0.404, 0.404, 0.404, 0.403, 0.402, 0.400", \
                          "0.403, 0.403, 0.403, 0.403, 0.402, 0.401, 0.399", \
                          "0.401, 0.401, 0.401, 0.401, 0.400, 0.399, 0.397", \
                          "0.396, 0.395, 0.395, 0.395, 0.394, 0.393, 0.392", \
                          "0.386, 0.386, 0.386, 0.386, 0.385, 0.384, 0.382", \
                          "0.374, 0.374, 0.374, 0.373, 0.373, 0.372, 0.370" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.622, 0.625, 0.630, 0.638, 0.662, 0.702, 0.755", \
                          "0.621, 0.625, 0.629, 0.637, 0.661, 0.702, 0.755", \
                          "0.620, 0.624, 0.628, 0.636, 0.660, 0.701, 0.754", \
                          "0.618, 0.622, 0.626, 0.634, 0.658, 0.699, 0.752", \
                          "0.613, 0.616, 0.620, 0.628, 0.653, 0.693, 0.746", \
                          "0.603, 0.607, 0.611, 0.619, 0.643, 0.684, 0.737", \
                          "0.591, 0.594, 0.598, 0.607, 0.631, 0.671, 0.724" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.041, 0.041, 0.041, 0.041, 0.041, 0.041, 0.041")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.041, 0.041, 0.041, 0.041, 0.041, 0.041, 0.041")
                        }
                }
        }
        bus(WENB)   {
                bus_type : SRAM_4096_32_WRITE;
                direction : input;
                capacitance : 0.022;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.563, 0.565, 0.566, 0.570, 0.581, 0.600, 0.624", \
                          "0.562, 0.564, 0.566, 0.569, 0.580, 0.599, 0.623", \
                          "0.561, 0.563, 0.565, 0.568, 0.579, 0.598, 0.622", \
                          "0.559, 0.561, 0.563, 0.566, 0.578, 0.596, 0.620", \
                          "0.554, 0.555, 0.557, 0.561, 0.572, 0.590, 0.615", \
                          "0.544, 0.546, 0.548, 0.551, 0.562, 0.581, 0.605", \
                          "0.532, 0.533, 0.535, 0.539, 0.550, 0.569, 0.593" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.435, 0.438, 0.442, 0.448, 0.468, 0.501, 0.544", \
                          "0.434, 0.437, 0.441, 0.447, 0.467, 0.500, 0.544", \
                          "0.434, 0.437, 0.440, 0.447, 0.466, 0.499, 0.543", \
                          "0.432, 0.435, 0.438, 0.445, 0.464, 0.497, 0.541", \
                          "0.426, 0.429, 0.432, 0.439, 0.459, 0.492, 0.535", \
                          "0.417, 0.420, 0.423, 0.430, 0.449, 0.482, 0.526", \
                          "0.404, 0.407, 0.410, 0.417, 0.437, 0.470, 0.513" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.392, 0.392, 0.392, 0.392, 0.393, 0.393, 0.394")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.334, 0.334, 0.334, 0.334, 0.335, 0.335, 0.336")
                        }
                }
        }
        bus(AB)   {
                bus_type : SRAM_4096_32_ADDRESS;
                direction : input;
                capacitance : 0.057;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.984, 0.986, 0.989, 0.994, 1.010, 1.037, 1.071", \
                          "0.983, 0.985, 0.988, 0.993, 1.009, 1.036, 1.070", \
                          "0.982, 0.984, 0.987, 0.993, 1.008, 1.035, 1.070", \
                          "0.980, 0.983, 0.985, 0.991, 1.006, 1.033, 1.068", \
                          "0.975, 0.977, 0.980, 0.985, 1.001, 1.027, 1.062", \
                          "0.965, 0.968, 0.970, 0.976, 0.991, 1.018, 1.053", \
                          "0.953, 0.955, 0.958, 0.963, 0.979, 1.005, 1.040" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.556, 0.558, 0.560, 0.565, 0.577, 0.598, 0.625", \
                          "0.556, 0.557, 0.559, 0.564, 0.576, 0.597, 0.624", \
                          "0.555, 0.556, 0.559, 0.563, 0.575, 0.596, 0.624", \
                          "0.553, 0.555, 0.557, 0.561, 0.573, 0.594, 0.622", \
                          "0.547, 0.549, 0.551, 0.555, 0.568, 0.589, 0.616", \
                          "0.538, 0.539, 0.542, 0.546, 0.558, 0.579, 0.607", \
                          "0.525, 0.527, 0.529, 0.533, 0.546, 0.567, 0.594" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.005, 0.002, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.006, 0.003, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.007, 0.004, 0.002, 0.000, 0.000, 0.000, 0.000", \
                          "0.008, 0.006, 0.003, 0.000, 0.000, 0.000, 0.000", \
                          "0.014, 0.012, 0.009, 0.004, 0.000, 0.000, 0.000", \
                          "0.024, 0.021, 0.019, 0.013, 0.000, 0.000, 0.000", \
                          "0.036, 0.034, 0.031, 0.025, 0.010, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.005, 0.003, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.017, 0.015, 0.013, 0.009, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.034, 0.035, 0.035, 0.035, 0.036, 0.037, 0.038")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.035, 0.035, 0.035, 0.036, 0.036, 0.037, 0.039")
                        }
                }
        }
        bus(DB)   {
                bus_type : SRAM_4096_32_DATA;
                memory_write() {
                        address : AB;
                        clocked_on : "CLKB";
                }
                direction : input;
                capacitance : 0.024;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.326, 0.328, 0.330, 0.335, 0.347, 0.368, 0.396", \
                          "0.325, 0.327, 0.329, 0.334, 0.346, 0.368, 0.396", \
                          "0.324, 0.326, 0.328, 0.333, 0.345, 0.367, 0.395", \
                          "0.322, 0.324, 0.326, 0.331, 0.344, 0.365, 0.393", \
                          "0.317, 0.319, 0.321, 0.325, 0.338, 0.359, 0.387", \
                          "0.307, 0.309, 0.311, 0.316, 0.328, 0.350, 0.378", \
                          "0.295, 0.297, 0.299, 0.303, 0.316, 0.337, 0.365" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.321, 0.324, 0.328, 0.335, 0.356, 0.392, 0.439", \
                          "0.320, 0.323, 0.327, 0.334, 0.356, 0.391, 0.438", \
                          "0.319, 0.322, 0.326, 0.333, 0.355, 0.390, 0.437", \
                          "0.317, 0.321, 0.324, 0.331, 0.353, 0.388, 0.435", \
                          "0.312, 0.315, 0.318, 0.326, 0.347, 0.383, 0.430", \
                          "0.302, 0.306, 0.309, 0.316, 0.338, 0.373, 0.420", \
                          "0.290, 0.293, 0.297, 0.304, 0.325, 0.361, 0.408" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                )";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.002, 0.002, 0.002, 0.002, 0.003, 0.003, 0.003")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.002, 0.002, 0.002, 0.002, 0.003, 0.003, 0.003")
                        }
                }
                internal_power(){
                        when : " \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                               ";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.001")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.002")
                        }
                }
        }
        bus(EMAA)   {
                bus_type : SRAM_4096_32_UPM;
                direction : input;
                capacitance : 0.038;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
               }
        }
        bus(EMAB)   {
                bus_type : SRAM_4096_32_UPM;
                direction : input;
                capacitance : 0.038;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "2.195, 2.197, 2.200, 2.205, 2.221, 2.247, 2.282", \
                          "2.194, 2.196, 2.199, 2.204, 2.220, 2.246, 2.281", \
                          "2.193, 2.195, 2.198, 2.203, 2.219, 2.246, 2.280", \
                          "2.191, 2.193, 2.196, 2.201, 2.217, 2.244, 2.278", \
                          "2.188, 2.188, 2.190, 2.196, 2.212, 2.238, 2.273", \
                          "2.188, 2.188, 2.188, 2.188, 2.202, 2.229, 2.263", \
                          "2.188, 2.188, 2.188, 2.188, 2.190, 2.216, 2.251" \
                        )
                        }
               }
        }

        cell_leakage_power : 9.97E-1;
}
}
