
---------- Begin Simulation Statistics ----------
final_tick                               18766441929843                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54935                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865364                       # Number of bytes of host memory used
host_op_rate                                    98165                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17908.31                       # Real time elapsed on the host
host_tick_rate                               30560101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   983796397                       # Number of instructions simulated
sim_ops                                    1757967260                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.547280                       # Number of seconds simulated
sim_ticks                                547279688817                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12113908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      6994020                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24220290                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      6994023                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  41                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu0.num_fp_insts                            9                       # number of float instructions
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      7.41%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      3.70%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      7.41%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.70%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.70%     96.30% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     96.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      3.70%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12226465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24450625                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3863                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12104579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      6997146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24202196                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      6997148                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12234518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24466699                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3871                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43689864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       87312410                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34596606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      69262893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        195189748                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       121482471                       # number of cc regfile writes
system.switch_cpus0.committedInsts          243129233                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            434314101                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.759708                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.759708                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        373041327                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       280752572                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  45791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       620916                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28737436                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.358801                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           184219156                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          63875463                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      302946964                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    113622074                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        10087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     65380620                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    592397002                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    120343693                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1269008                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    589683888                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1713945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    334261615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1654496                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    336954207                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         6818                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       310536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       310380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        542217354                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            566195670                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618903                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        335580045                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.344510                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             579203312                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       583326307                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187497034                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.147935                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.147935                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13013420      2.20%      2.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    244487619     41.37%     43.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     71663304     12.13%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        49338      0.01%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28051229      4.75%     60.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     28940907      4.90%     65.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5545267      0.94%     66.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14660262      2.48%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26587582      4.50%     73.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21260956      3.60%     76.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     93982451     15.90%     92.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     42710569      7.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     590952904                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      352468422                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    690233613                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    328939725                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    380632422                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24506346                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1147864      4.68%      4.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        19549      0.08%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       206975      0.84%      5.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       890317      3.63%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        23255      0.09%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1812745      7.40%     16.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6846483     27.94%     44.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9856109     40.22%     84.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3703049     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     249977408                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2159793827                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    237255945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    369854053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         592387989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        590952904                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         9013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    158082833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       178568                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         8131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     51495792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1643436726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.359584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298792                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1478903239     89.99%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     40679084      2.48%     92.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28235671      1.72%     94.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20593915      1.25%     95.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20204495      1.23%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15592978      0.95%     97.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15423673      0.94%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9733543      0.59%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14070128      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1643436726                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.359574                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16975871                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16290658                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    113622074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     65380620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      243462851                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1643482517                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        200009635                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       123682437                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249909071                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            446829389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.576322                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.576322                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        381736295                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       287510735                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  41155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       646841                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29537840                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.366337                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           186926848                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          65051054                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      305779859                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116102921                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     66606604                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    606063373                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    121875794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1391918                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    602068576                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1620304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    343446250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1686767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    345968737                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         7727                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       321337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       325504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        556727789                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            579438921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.618620                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        344403172                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.352568                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             592587892                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       594430960                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191859150                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.152061                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.152061                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     13174370      2.18%      2.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    250239344     41.47%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     73628180     12.20%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        58000      0.01%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     28711041      4.76%     60.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     29649704      4.91%     65.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5713176      0.95%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     15001002      2.49%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     27183982      4.50%     73.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21697008      3.60%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     94943931     15.73%     92.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     43460763      7.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     603460501                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      359298132                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    703865264                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    336604228                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    389195872                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24709493                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.040946                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1279467      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        22660      0.09%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       217108      0.88%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       905530      3.66%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        28707      0.12%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1802419      7.29%     17.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6900467     27.93%     45.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9813010     39.71%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3740125     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     255697492                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2171401069                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    242834693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    376108837                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         606052954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        603460501                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        10419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    159233806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       194483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     52113730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1643441362                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.367193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.317230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1477573354     89.91%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     39869977      2.43%     92.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28356261      1.73%     94.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20761308      1.26%     95.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     20153600      1.23%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15955031      0.97%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15894733      0.97%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10180659      0.62%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     14696439      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1643441362                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.367184                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     17471377                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16893117                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116102921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     66606604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      247672044                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1643482517                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193116295                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       120426640                       # number of cc regfile writes
system.switch_cpus2.committedInsts          240758029                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            429831214                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.826283                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.826283                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        370606791                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       278819829                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  48454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       605557                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28344907                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.355526                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           182679589                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          63457604                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      303451187                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    112722297                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           93                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     64911445                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    586982400                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    119221985                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1220585                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    584301093                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1715282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    334808649                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638716                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    337500321                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6194                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       303788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       301769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536864304                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            561125050                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618947                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        332290677                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.341424                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             574100295                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       577374860                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185222835                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.146493                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.146493                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     12966346      2.21%      2.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    241804535     41.30%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     71049676     12.13%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        43944      0.01%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27870499      4.76%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     28751996      4.91%     65.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5483290      0.94%     66.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14566923      2.49%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26239972      4.48%     73.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21045207      3.59%     76.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     93195404     15.92%     92.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     42503886      7.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     585521678                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      349987765                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    685256196                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    326745848                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    378032305                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24415399                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041699                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1092857      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        17809      0.07%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       207444      0.85%      5.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       887459      3.63%      9.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        22859      0.09%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1777157      7.28%     16.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6832956     27.99%     44.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9882983     40.48%     84.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3693875     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     246982966                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2153803353                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    234379202                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    366107205                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         586974280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        585521678                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded         8120                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    157151065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       166731                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         7322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     50441928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1643434063                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.356279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.291960                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1479854408     90.05%     90.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     40886305      2.49%     92.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     27808668      1.69%     94.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20815529      1.27%     95.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19872073      1.21%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15410604      0.94%     97.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15338297      0.93%     98.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9585076      0.58%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     13863103      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1643434063                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.356269                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     16827523                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16226527                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    112722297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     64911445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      241148315                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1643482517                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200149584                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       123764159                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            446992460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.573930                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.573930                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        381821390                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       287578713                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  44639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       647297                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29561603                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.366970                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           187770676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          65092929                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      305846309                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    116163085                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         9712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     66649502                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    606375912                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    122677747                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1393379                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    603108307                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1627078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    326433383                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1688264                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    328964987                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7926                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       321506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       325791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        557517914                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            579723618                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618430                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        344785967                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.352741                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             592883356                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       596284543                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192009951                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.152116                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.152116                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     13184361      2.18%      2.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    250398808     41.42%     43.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73641433     12.18%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        57976      0.01%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     28716396      4.75%     60.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     29653824      4.91%     65.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5714236      0.95%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15003992      2.48%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     27212932      4.50%     73.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21718822      3.59%     76.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     95718145     15.83%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     43480764      7.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     604501689                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      360292899                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    705695043                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    336692763                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    389352926                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24879338                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041157                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1280252      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        22441      0.09%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       217078      0.87%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       906141      3.64%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        28145      0.11%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1804765      7.25%     17.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6906585     27.76%     44.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9974352     40.09%     84.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3739579     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     255903767                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2171821147                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    243030855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    376413993                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         606365496                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        604501689                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        10416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    159383283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       195599                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     52178064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1643437878                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.367828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1477754038     89.92%     89.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     39660791      2.41%     92.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28103377      1.71%     94.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20870232      1.27%     95.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20084820      1.22%     96.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15935239      0.97%     97.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16002151      0.97%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10222773      0.62%     99.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     14804457      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1643437878                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.367818                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     17470203                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16712670                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    116163085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66649502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      248562256                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1643482517                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     95817642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        95817642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    101295860                       # number of overall hits
system.cpu0.dcache.overall_hits::total      101295860                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36746596                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36746598                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37797607                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37797609                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3657774742938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3657774742938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3657774742938                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3657774742938                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    132564238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    132564240                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    139093467                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    139093469                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.277198                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.277198                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.271743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.271743                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 99540.505546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99540.500128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 96772.653966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96772.648845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1923878                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10053                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   191.373520                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12105567                       # number of writebacks
system.cpu0.dcache.writebacks::total         12105567                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25044910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25044910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25044910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25044910                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11701686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11701686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12114292                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12114292                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1514742571953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1514742571953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1567679643558                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1567679643558                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.088272                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088272                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.087095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 129446.523514                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129446.523514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 129407.450601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129407.450601                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12105567                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     71620232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71620232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34115582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34115584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3298007415276                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3298007415276                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    105735814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    105735816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.322649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 96671.585883                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96671.580216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25044694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25044694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9070888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9070888                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1155868988652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1155868988652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.085788                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.085788                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 127426.222069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127426.222069                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24197410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24197410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2631014                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2631014                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 359767327662                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 359767327662                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26828424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26828424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.098068                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.098068                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 136740.940057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136740.940057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2630798                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2630798                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 358873583301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 358873583301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.098060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 136412.443411                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 136412.443411                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5478218                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5478218                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1051011                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1051011                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6529229                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6529229                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.160970                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.160970                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       412606                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       412606                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  52937071605                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  52937071605                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063194                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063194                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 128299.325761                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 128299.325761                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987887                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          113410323                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12106079                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.368047                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000134                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987753                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1124853831                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1124853831                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45419306                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45419324                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45419306                       # number of overall hits
system.cpu0.icache.overall_hits::total       45419324                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          352                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          352                       # number of overall misses
system.cpu0.icache.overall_misses::total          355                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     45044910                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45044910                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     45044910                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45044910                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45419658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45419679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45419658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45419679                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 127968.494318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 126887.070423                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 127968.494318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 126887.070423                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           78                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     37904391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37904391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     37904391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37904391                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 138337.193431                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138337.193431                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 138337.193431                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138337.193431                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45419306                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45419324                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     45044910                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45044910                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45419658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45419679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 127968.494318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 126887.070423                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     37904391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37904391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 138337.193431                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138337.193431                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          123.086750                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45419601                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         163969.678700                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   120.086750                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.234544                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.240404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363357709                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363357709                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9483770                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5516482                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     24695824                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         8241                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         8241                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2622586                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2622586                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9483770                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36334207                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36334761                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1549545344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1549563072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     18106739                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic             1158831296                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      30221362                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.231427                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.421745                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            23227326     76.86%     76.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             6994033     23.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        30221362                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16127693046                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         274058                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12096715176                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       947970                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         947970                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       947970                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        947970                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          274                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11158107                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11158386                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          274                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11158107                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11158386                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     37714581                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1554083726589                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1554121441170                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     37714581                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1554083726589                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1554121441170                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          274                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12106077                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12106356                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          274                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12106077                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12106356                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.921695                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.921697                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.921695                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.921697                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 137644.456204                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 139278.439129                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 139278.336595                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 137644.456204                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 139278.439129                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 139278.336595                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     18106739                       # number of writebacks
system.cpu0.l2cache.writebacks::total        18106739                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11158107                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11158381                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11158107                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11158381                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     37623339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1550368076958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1550405700297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     37623339                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1550368076958                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1550405700297                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.921695                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.921696                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.921695                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.921696                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 137311.456204                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 138945.439129                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 138945.399005                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 137311.456204                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 138945.439129                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 138945.399005                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             18106739                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2706117                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2706117                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2706117                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2706117                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9356178                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9356178                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9356178                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9356178                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         8062                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         8062                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          179                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          179                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data      1979019                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total      1979019                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         8241                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         8241                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.021721                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.021721                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 11055.972067                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 11055.972067                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          179                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          179                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3223440                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3223440                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.021721                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.021721                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18008.044693                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18008.044693                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       106845                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       106845                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2515741                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2515741                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 356042421171                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 356042421171                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2622586                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2622586                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.959260                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.959260                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 141525.865012                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 141525.865012                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2515741                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2515741                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 355204679418                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 355204679418                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.959260                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.959260                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 141192.865012                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 141192.865012                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       841125                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       841125                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8642366                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8642645                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     37714581                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1198041305418                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1198079019999                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9483491                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9483770                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.911306                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.911309                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 137644.456204                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 138624.226909                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 138624.115650                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8642366                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8642640                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     37623339                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1195163397540                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1195201020879                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.911306                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911308                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 137311.456204                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 138291.226909                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138291.195847                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1266.215035                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24176821                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        18108526                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.335107                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   340.256561                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000212                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    99.173998                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   823.784264                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.083070                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.024212                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.201119                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.309135                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1787                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.436279                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       405630942                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      405630942                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 547279678161                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30730.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30730.numOps                      0                       # Number of Ops committed
system.cpu0.thread30730.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     99112302                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        99112303                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    104666575                       # number of overall hits
system.cpu1.dcache.overall_hits::total      104666576                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36667445                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36667446                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37700986                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37700987                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3656685551280                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3656685551280                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3656685551280                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3656685551280                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    135779747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135779749                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    142367561                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142367563                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.270051                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270051                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.264814                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264814                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 99725.670858                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99725.668138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 96991.774997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96991.772424                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1509461                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7156                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   210.936417                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12223346                       # number of writebacks
system.cpu1.dcache.writebacks::total         12223346                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24856226                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24856226                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24856226                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24856226                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11811219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11811219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12226887                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12226887                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1512497260239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1512497260239                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1565039406498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1565039406498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.086988                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086988                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.085883                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085883                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 128055.983065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128055.983065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 127999.825834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127999.825834                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12223346                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     74065472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       74065473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     34011211                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     34011212                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3297812267619                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3297812267619                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    108076683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108076685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.314695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 96962.506499                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96962.503648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24855989                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24855989                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9155222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9155222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1154524983669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1154524983669                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.084710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 126105.624055                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126105.624055                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25046830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25046830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2656234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2656234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 358873283661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358873283661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27703064                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.095882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 135106.050017                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135106.050017                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2655997                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2655997                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 357972276570                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 357972276570                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.095874                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095874                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 134778.870823                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134778.870823                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5554273                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5554273                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1033541                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1033541                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6587814                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6587814                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.156887                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.156887                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       415668                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       415668                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  52542146259                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  52542146259                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 126404.116408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 126404.116408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987827                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          116893551                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12223858                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.562738                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987758                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1151164362                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1151164362                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     46277390                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46277412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     46277390                       # number of overall hits
system.cpu1.icache.overall_hits::total       46277412                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          350                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           352                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          350                       # number of overall misses
system.cpu1.icache.overall_misses::total          352                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     46151802                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46151802                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     46151802                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46151802                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     46277740                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46277764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     46277740                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46277764                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 131862.291429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 131113.073864                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 131862.291429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 131113.073864                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     36816147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36816147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     36816147                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36816147                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132910.277978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132910.277978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132910.277978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132910.277978                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     46277390                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46277412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     46151802                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46151802                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     46277740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46277764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 131862.291429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 131113.073864                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     36816147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36816147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 132910.277978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132910.277978                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.580396                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46277691                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         165869.860215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.580396                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.239415                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.243321                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        370222391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       370222391                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9571161                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5543070                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     17100727                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         3066                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         3066                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2652976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2652976                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9571161                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36677194                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36677752                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1564621056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1564638912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     10420451                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              666908864                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      22647677                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.013078                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22643803     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3874      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        22647677                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16282827127                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         277387                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12212654121                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1804619                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1804620                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1804619                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1804620                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10419238                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10419517                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10419238                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10419517                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     36618345                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1548159618648                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1548196236993                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     36618345                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1548159618648                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1548196236993                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          277                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12223857                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12224137                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          277                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12223857                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12224137                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.852369                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.852372                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.852369                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.852372                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 132675.163043                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 148586.645074                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 148586.180817                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 132675.163043                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 148586.645074                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 148586.180817                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     10420451                       # number of writebacks
system.cpu1.l2cache.writebacks::total        10420451                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10419238                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10419514                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10419238                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10419514                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     36526437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1544690012394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1544726538831                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     36526437                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1544690012394                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1544726538831                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.852369                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.852372                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.852369                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.852372                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132342.163043                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 148253.645074                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 148253.223599                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132342.163043                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 148253.645074                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 148253.223599                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10420451                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2812741                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2812741                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2812741                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2812741                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9410560                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9410560                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9410560                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9410560                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         3066                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3066                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         3066                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3066                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       205059                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       205059                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2447917                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2447917                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 354776983216                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 354776983216                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2652976                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2652976                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922706                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922706                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 144930.152132                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 144930.152132                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2447917                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2447917                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 353961826855                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 353961826855                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922706                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922706                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 144597.152132                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 144597.152132                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1599560                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1599561                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      7971321                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      7971600                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     36618345                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1193382635432                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1193419253777                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9570881                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9571161                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.832872                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.832877                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 132675.163043                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 149709.519342                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 149708.873222                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      7971321                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      7971597                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36526437                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1190728185539                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1190764711976                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.832872                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832877                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 132342.163043                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 149376.519342                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149375.929563                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2258.840651                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24450504                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10423243                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.345767                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.594453                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000389                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000177                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    68.288278                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2189.957354                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.016672                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.534658                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.551475                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2792                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          463                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1514                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401631851                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401631851                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 547279678161                       # Cumulative time (in ticks) in various power states
system.cpu1.thread26063.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread26063.numOps                      0                       # Number of Ops committed
system.cpu1.thread26063.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     94715019                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94715020                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    100202380                       # number of overall hits
system.cpu2.dcache.overall_hits::total      100202381                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36692049                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36692050                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37724290                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37724291                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3642963464709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3642963464709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3642963464709                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3642963464709                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    131407068                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    131407070                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137926670                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137926672                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.279224                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.279224                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.273510                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.273510                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 99284.819572                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99284.816867                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96568.112076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96568.109516                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1749336                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9560                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   182.984937                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12096799                       # number of writebacks
system.cpu2.dcache.writebacks::total         12096799                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     24999406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     24999406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     24999406                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     24999406                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11692643                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11692643                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12104933                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12104933                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1506188030058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1506188030058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1559942856756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1559942856756                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.088980                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.088980                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.087764                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.087764                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 128815.018987                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 128815.018987                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 128868.359433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 128868.359433                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12096799                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     70859969                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       70859970                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34065190                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34065191                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3283088735223                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3283088735223                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    104925159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    104925161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.324662                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.324662                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 96376.645344                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96376.642515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     24999175                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     24999175                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9066015                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9066015                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1147204910736                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1147204910736                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.086405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.086405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 126539.048384                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 126539.048384                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23855050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23855050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2626859                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2626859                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 359874729486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 359874729486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26481909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26481909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.099194                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.099194                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 136998.114282                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 136998.114282                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2626628                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2626628                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 358983119322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 358983119322                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.099186                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.099186                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 136670.712153                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136670.712153                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5487361                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5487361                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1032241                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1032241                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6519602                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6519602                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.158329                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.158329                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       412290                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       412290                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  53754826698                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  53754826698                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063239                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063239                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 130381.107225                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 130381.107225                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987843                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          112307468                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12097311                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.283672                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000069                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987774                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1115510687                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1115510687                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45000483                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45000505                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45000483                       # number of overall hits
system.cpu2.icache.overall_hits::total       45000505                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          353                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          353                       # number of overall misses
system.cpu2.icache.overall_misses::total          355                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     55215063                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     55215063                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     55215063                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     55215063                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45000836                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45000860                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45000836                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45000860                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 156416.609065                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155535.388732                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 156416.609065                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155535.388732                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           76                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           76                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          277                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     46853433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     46853433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     46853433                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     46853433                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 169145.967509                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169145.967509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 169145.967509                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169145.967509                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45000483                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45000505                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          353                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     55215063                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     55215063                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45000836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45000860                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 156416.609065                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155535.388732                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           76                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     46853433                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     46853433                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 169145.967509                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169145.967509                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          123.283112                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45000784                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         161293.132616                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   121.283112                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.236881                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.240787                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        360007159                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       360007159                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9478576                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5506598                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     24696146                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         7649                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         7649                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2619015                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2619014                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9478576                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36306720                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36307278                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1548423040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1548440896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     18105945                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic             1158780480                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      30211211                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.231608                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.421860                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            23214046     76.84%     76.84% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             6997163     23.16%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        30211211                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16115839527                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276723                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12087759807                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       943056                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         943057                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       943056                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        943057                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11154255                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11154534                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11154255                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11154534                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     46657962                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1546378448569                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1546425106531                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     46657962                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1546378448569                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1546425106531                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          277                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12097311                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12097591                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          277                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12097311                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12097591                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.996390                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.922044                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.922046                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.996390                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.922044                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.922046                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 169050.586957                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 138635.744706                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 138636.459984                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 169050.586957                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 138635.744706                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 138636.459984                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     18105945                       # number of writebacks
system.cpu2.l2cache.writebacks::total        18105945                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11154255                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11154531                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11154255                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11154531                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     46566054                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1542664081987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1542710648041                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     46566054                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1542664081987                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1542710648041                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.996390                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.922044                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.922046                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.996390                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.922044                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.922046                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 168717.586957                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 138302.744736                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 138303.497300                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 168717.586957                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 138302.744736                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 138303.497300                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             18105945                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2699407                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2699407                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2699407                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2699407                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9354070                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9354070                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9354070                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9354070                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         7481                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         7481                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data          168                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          168                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data      1887777                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total      1887777                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         7649                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         7649                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.021964                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.021964                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 11236.767857                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 11236.767857                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data          168                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          168                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      3023973                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      3023973                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.021964                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.021964                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 17999.839286                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17999.839286                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       105231                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       105231                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2513784                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2513784                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 356168001792                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 356168001792                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2619015                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2619015                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.959820                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.959820                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 141686.000783                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 141686.000783                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2513784                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2513784                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 355330912053                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 355330912053                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.959820                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.959820                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 141353.000915                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 141353.000915                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       837825                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       837826                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8640471                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8640750                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     46657962                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1190210446777                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1190257104739                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9478296                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9478576                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.996390                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.911606                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.911608                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 169050.586957                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 137748.329550                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 137749.281572                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8640471                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8640747                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46566054                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1187333169934                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1187379735988                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.996390                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.911606                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911608                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 168717.586957                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 137415.329550                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137416.329397                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1258.450866                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24158651                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        18107710                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.334164                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   340.938129                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000124                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    92.941498                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   822.571114                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.083237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.022691                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.200823                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.307239                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1765                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.430908                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       405340078                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      405340078                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 547279678161                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30730.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30730.numOps                      0                       # Number of Ops committed
system.cpu2.thread30730.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     99139740                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99139741                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    104699580                       # number of overall hits
system.cpu3.dcache.overall_hits::total      104699581                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36701015                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36701016                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37734481                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37734482                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3659338302554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3659338302554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3659338302554                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3659338302554                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    135840755                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    135840757                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    142434061                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142434063                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.270177                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.270177                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.264926                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264926                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 99706.732976                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99706.730259                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 96975.980736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96975.978166                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1506427                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7082                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   212.712087                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12231363                       # number of writebacks
system.cpu3.dcache.writebacks::total         12231363                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24882301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24882301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24882301                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24882301                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11818714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11818714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12234961                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12234961                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1513166174669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1513166174669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1566073943939                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1566073943939                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.087004                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.087004                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.085899                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085899                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128031.372505                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128031.372505                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 127999.913031                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 127999.913031                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12231363                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     74083804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74083805                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34042162                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34042163                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3300732812484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3300732812484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    108125966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108125968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.314838                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.314838                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 96960.140560                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96960.137712                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24882060                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24882060                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9160102                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9160102                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1155465943101                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1155465943101                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.084717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 126141.165579                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126141.165579                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25055936                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25055936                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2658853                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2658853                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 358605490070                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 358605490070                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.095936                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.095936                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 134872.251332                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134872.251332                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          241                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2658612                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2658612                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 357700231568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 357700231568                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 134543.976920                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134543.976920                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5559840                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5559840                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1033466                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1033466                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6593306                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6593306                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.156745                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.156745                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       416247                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       416247                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  52907769270                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  52907769270                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063132                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 127106.668084                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 127106.668084                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987866                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116934625                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12231875                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.559828                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000069                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987796                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1151704379                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1151704379                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     46312372                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        46312394                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     46312372                       # number of overall hits
system.cpu3.icache.overall_hits::total       46312394                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          353                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          353                       # number of overall misses
system.cpu3.icache.overall_misses::total          355                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50014602                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50014602                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50014602                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50014602                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     46312725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     46312749                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     46312725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     46312749                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 141684.424929                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 140886.202817                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 141684.424929                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 140886.202817                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           74                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          279                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     40699926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40699926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     40699926                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40699926                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 145877.870968                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 145877.870968                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 145877.870968                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 145877.870968                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     46312372                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       46312394                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          353                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50014602                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50014602                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     46312725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     46312749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 141684.424929                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 140886.202817                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     40699926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40699926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 145877.870968                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 145877.870968                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          124.812576                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           46312675                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         164813.790036                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   122.812576                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.239868                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.243775                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        370502273                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       370502273                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9576625                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5551542                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     17106800                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3110                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3110                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2655532                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2655532                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9576627                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          562                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36701337                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36701899                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1565647296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1565665280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     10426979                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              667326656                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      22662270                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000172                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.013102                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22658379     99.98%     99.98% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3891      0.02%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        22662270                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16293518091                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         278721                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12220678755                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1806118                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1806119                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1806118                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1806119                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10425759                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10426040                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10425759                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10426040                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     40501125                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1549177162736                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1549217663861                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     40501125                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1549177162736                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1549217663861                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          279                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12231877                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12232159                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          279                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12231877                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12232159                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.852343                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852347                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.852343                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852347                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 145687.500000                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 148591.307620                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 148591.187437                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 145687.500000                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 148591.307620                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 148591.187437                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     10426979                       # number of writebacks
system.cpu3.l2cache.writebacks::total        10426979                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10425759                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10426037                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10425759                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10426037                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     40408551                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1545705385655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1545745794206                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     40408551                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1545705385655                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1545745794206                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852343                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852346                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852343                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852346                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 145354.500000                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 148258.307683                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 148258.230256                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 145354.500000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 148258.307683                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 148258.230256                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10426979                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2816290                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2816290                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2816290                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2816290                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9415019                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9415019                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9415019                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9415019                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3110                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3110                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3110                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3110                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       205726                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       205726                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2449806                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2449806                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 354500316490                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 354500316490                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2655532                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2655532                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922529                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922529                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 144705.465041                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 144705.465041                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2449806                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2449806                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 353684531092                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 353684531092                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922529                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922529                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 144372.465041                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 144372.465041                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1600392                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1600393                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      7975953                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      7976234                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40501125                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1194676846246                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1194717347371                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9576345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9576627                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.832881                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.832886                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 145687.500000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 149784.840288                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 149784.641144                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      7975953                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      7976231                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40408551                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1192020854563                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1192061263114                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.832881                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832885                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 145354.500000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 149451.840371                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149451.697564                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2258.760234                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24466576                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10429766                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.345841                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.579786                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000394                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000177                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.778797                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2189.401080                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000142                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016792                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.534522                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.551455                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2787                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0         1414                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.680420                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401895574                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401895574                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 547279678161                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            33231227                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20311355                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      32107657                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25368366                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              1421                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp             1421                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9926174                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9926173                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       33231229                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33494541                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     31255684                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33482963                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     31275249                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               129508437                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1429456704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1333514624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1428963648                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1334349312                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5526284288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34596586                       # Total snoops (count)
system.l3bus.snoopTraffic                   590606080                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           78220572                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 78220572    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             78220572                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43752980186                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7445641756                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6954597516                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7443439163                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6958734339                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      2487132                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1758738                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2484207                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1761021                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8491098                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      2487132                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1758738                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2484207                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1761021                       # number of overall hits
system.l3cache.overall_hits::total            8491098                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8670439                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8660499                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8669512                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8664737                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34666305                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8670439                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8660499                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8669512                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8664737                       # number of overall misses
system.l3cache.overall_misses::total         34666305                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     36507453                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1469359323060                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     35410218                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1476692564713                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     45453168                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1461691599184                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     39269689                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1477661469625                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5885561597110                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     36507453                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1469359323060                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     35410218                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1476692564713                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     45453168                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1461691599184                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     39269689                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1477661469625                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5885561597110                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11157571                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10419237                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11153719                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10425758                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        43157403                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11157571                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10419237                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11153719                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10425758                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       43157403                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.777090                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.831203                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.777275                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.831089                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.803253                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.777090                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.831203                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.777275                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.831089                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.803253                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 133238.879562                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 169467.696279                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 128297.891304                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 170508.946969                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 164685.391304                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 168601.369856                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 141257.874101                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 170537.371143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 169777.586539                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 133238.879562                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 169467.696279                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 128297.891304                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 170508.946969                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 164685.391304                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 168601.369856                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 141257.874101                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 170537.371143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 169777.586539                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9228220                       # number of writebacks
system.l3cache.writebacks::total              9228220                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8670439                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8660499                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8669512                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8664737                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34666291                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8670439                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8660499                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8669512                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8664737                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34666291                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     34682613                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1411614199320                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     33572058                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1419013641373                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     43615008                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1403952649264                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37418209                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1419954321205                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5654684099050                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     34682613                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1411614199320                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     33572058                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1419013641373                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     43615008                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1403952649264                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37418209                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1419954321205                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5654684099050                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.777090                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.831203                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.777275                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.831089                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.803252                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.777090                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.831203                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.777275                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.831089                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.803252                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 126578.879562                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 162807.696279                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 121637.891304                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 163848.946969                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 158025.391304                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 161941.369856                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 134597.874101                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 163877.371143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 163117.655103                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 126578.879562                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 162807.696279                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 121637.891304                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 163848.946969                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 158025.391304                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 161941.369856                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 134597.874101                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 163877.371143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 163117.655103                       # average overall mshr miss latency
system.l3cache.replacements                  34596586                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11083135                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11083135                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11083135                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11083135                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     32107657                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     32107657                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     32107657                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     32107657                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          715                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data          704                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total            1421                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          715                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data          704                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total         1421                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       291898                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       226845                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       290042                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       226999                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1035784                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2223307                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2221071                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2223206                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2222806                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8890390                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 340864166606                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 340756765447                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 341028109098                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 340471554917                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1363120596068                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2515205                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2447916                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2513248                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2449805                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9926174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.883947                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.907331                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.884595                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.907340                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.895651                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 153314.034727                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 153420.023694                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 153394.741242                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 153171.961438                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 153325.174269                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2223307                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2221071                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2223206                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2222806                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8890390                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 326056941986                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 325964432587                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 326221557138                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 325667666957                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1303910598668                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.883947                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.907331                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.884595                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.907340                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.895651                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146654.034727                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 146760.023694                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 146734.741242                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 146511.961438                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 146665.174269                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2195234                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1531893                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2194165                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1534022                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7455314                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6447132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6439428                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6446306                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6441931                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25775915                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     36507453                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1128495156454                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     35410218                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1135935799266                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     45453168                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1120663490086                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     39269689                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1137189914708                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4522441001042                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8642366                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      7971321                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8640471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      7975953                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     33231229                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.745992                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.807824                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.746060                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.807669                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.775653                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 133238.879562                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 175038.320365                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 128297.891304                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 176403.214581                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 164685.391304                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 173845.841337                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 141257.874101                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 176529.353498                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 175452.200282                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6447132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6439428                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6446306                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6441931                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25775901                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     34682613                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1085557257334                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     33572058                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1093049208786                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     43615008                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1077731092126                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37418209                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1094286654248                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4350773500382                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.745992                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.807824                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.746060                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.807669                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.775653                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 126578.879562                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 168378.320365                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 121637.891304                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 169743.214581                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 158025.391304                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 167185.841337                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 134597.874101                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 169869.353498                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 168792.295578                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64948.143306                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51683311                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             43149266                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197780                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219191845725                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64948.143306                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991030                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991030                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60161                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1625                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4660                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23734                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30142                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.917984                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1424743122                       # Number of tag accesses
system.l3cache.tags.data_accesses          1424743122                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9228220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8670171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8660217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8669218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8664452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047158755230                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       575985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       575985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50638093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8768530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34666291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9228220                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34666291                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9228220                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1129                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34666291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9228220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1821270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3026561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3855508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3998580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3344311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2663026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2037809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1516000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1108629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  855303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 696817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 609536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 570317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 562282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 571702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 589064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 608313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 627441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 637659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 638142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 624619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 598003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 557121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 503238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 443554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 378430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 312935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 251241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 194907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 146466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 106301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  74543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  50780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  33174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  21067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  12923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   7746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   4436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  73510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 150412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 247403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 350847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 439931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 507908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 555169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 588572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 613692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 634716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 646939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 651449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 653222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 652962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 641810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 177676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 103857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  65522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  44073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  31703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  24339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  19513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  14584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   9922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   9896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  12401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  13110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  13800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  14497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  15177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  16081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  16707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  17536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  25638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  39129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  51937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  61361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  66660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  69459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  70693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 71086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 70978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 70596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 70172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 69690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 68925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 68004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 67315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 67733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 24821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  9319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     4                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       575985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.183991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3525.420937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       575975    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-458751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        575985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       575985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.337214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           571723     99.26%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              962      0.17%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1378      0.24%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              770      0.13%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              563      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              261      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::85                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        575985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   72256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2218642624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            590606080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4053.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1079.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  547279349823                       # Total gap between requests
system.mem_ctrls.avgGap                      12468.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    554890944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    554253888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    554829952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    554524928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    590601984                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 32042.117327441523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1013907432.229857683182                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 32276.001395525040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1012743391.223006010056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 32276.001395525040                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1013795986.471415877342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 32509.885463608556                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1013238640.737172961235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1079159333.094647645950                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8670439                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8660499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8669512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8664737                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9228220                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     24404042                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1086293863802                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     23219576                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1093975684494                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     33266302                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1078669623832                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26990416                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1094756648028                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34282417627486                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     89065.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    125287.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     84128.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    126317.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    120530.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    124421.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     97087.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    126346.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3714954.52                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         28830300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             139082                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 359660                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            4                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           11                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            8                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    554908096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    554271936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    554848768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    554543168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2218643520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    590606080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    590606080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8670439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8660499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8669512                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8664737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34666305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9228220                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9228220                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        32042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1013938773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        32276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1012776369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        32276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1013830367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        32510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1013271969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4053948219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        32042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        32276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        32276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        32510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       130156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1079166817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1079166817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1079166817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        32042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1013938773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        32276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1012776369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        32276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1013830367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        32510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1013271969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5133115037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34665162                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9228156                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1089193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1078619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1078610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1066489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1066445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1076477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1076524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1089805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1089688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1085077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1084833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1086657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1086590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1087181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1110622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1110707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1070733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1070171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1083221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1083431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1089362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1089276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1105862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1105825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1087338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1087135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1051829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1051853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1074706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1074803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       287568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       286794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       285708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       288323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       288327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       291011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       291005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       289058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       289109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       289141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       289023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       288963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       292535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       292541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       287684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       288950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       288947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       293253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       288502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       282765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284966                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3747440686788                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          115504319784                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4353803700492                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               108103.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          125595.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13500655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1562300                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     28830357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    97.437974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.177680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    99.454949                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     21969105     76.20%     76.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5346950     18.55%     94.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       827624      2.87%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       275507      0.96%     98.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       141356      0.49%     99.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        79465      0.28%     99.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        48188      0.17%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32558      0.11%     99.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       109604      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     28830357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2218570368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          590601984                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4053.814555                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1079.159333                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    89914752266.978424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    119540485507.635773                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145812653295.319550                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34683987413.375717                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 195115199636.912292                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 461332109765.377625                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2794292203.855936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1049193480089.834106                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1917.106557                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    268314789                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49293650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 497717713372                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25775915                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9228220                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25368366                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8890390                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8890390                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25775915                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103929196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103929196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103929196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2809249600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2809249600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2809249600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34666305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34666305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34666305                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35356900769                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63228261394                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       35861477                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33640564                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       583040                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19475771                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19470804                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.974497                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         853954                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       852362                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       839388                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        12974                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          227                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    133907018                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          882                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       582822                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1625038339                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.267264                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.271467                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1522012716     93.66%     93.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     36122445      2.22%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083627      0.31%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9217552      0.57%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9713341      0.60%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3191663      0.20%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      4084311      0.25%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3847271      0.24%     98.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     31765413      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1625038339                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    243129233                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     434314101                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          104840058                       # Number of memory references committed
system.switch_cpus0.commit.loads             78013640                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22795329                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         280069912                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          234954447                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       781807                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       227375      0.05%      0.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    181566163     41.81%     41.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     70811570     16.30%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        45340      0.01%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27915309      6.43%     64.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     28797174      6.63%     71.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5511672      1.27%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14599440      3.36%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16318204      3.76%     79.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7577025      1.74%     81.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     61695436     14.21%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19249393      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    434314101                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     31765413                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15168738                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1546353622                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         50807635                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29452220                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1654496                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17283041                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     610730654                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2104                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          122520544                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           63877865                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2715137                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               328908                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       824474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             351822577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           35861477                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21164146                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1640955165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3309662                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          122                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2134                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45419658                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1643436726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.409030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.639426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1531394369     93.18%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4807320      0.29%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12648144      0.77%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7466045      0.45%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6652837      0.40%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         9996910      0.61%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6356257      0.39%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7939140      0.48%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        56175704      3.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1643436726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.021820                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.214071                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45419854                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  224                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1003121                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35608429                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         6818                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38554196                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      8373873                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          9685                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 547279688817                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1654496                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26522014                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      899344083                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67015472                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    648900646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     596997088                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8727667                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     155211830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     299358798                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     310687927                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    609903723                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1426192838                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       592121657                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        375913759                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    459369738                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       150533900                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        163131992                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2147628297                       # The number of ROB reads
system.switch_cpus0.rob.writes             1154846988                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        243129233                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          434314101                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       36739663                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     34307592                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       604497                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19886922                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19881512                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.972796                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         916439                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       912803                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       899733                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13070                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          247                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    134712542                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       604223                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1624949008                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.274981                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.288533                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1518962552     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     37109504      2.28%     95.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5202745      0.32%     96.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9341411      0.57%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4     10356411      0.64%     97.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3248758      0.20%     97.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4160387      0.26%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3879514      0.24%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32687726      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1624949008                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249909071                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     446829389                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          107910918                       # Number of memory references committed
system.switch_cpus1.commit.loads             80210229                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          23606755                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         287058028                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          242558388                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    187265345     41.91%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     72679690     16.27%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     28558655      6.39%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     29485770      6.60%     71.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5674568      1.27%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14933280      3.34%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     16927733      3.79%     79.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63282496     14.16%     95.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19780813      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    446829389                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32687726                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15361519                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1544132635                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         52614682                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29645756                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1686767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17688767                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          389                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     625062934                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2370                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          124035903                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           65053917                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2727923                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               329557                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       838205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             359247679                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           36739663                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21697684                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1640913908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3374280                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2003                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         46277740                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1643441362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.417828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.656757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1529142628     93.05%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4923922      0.30%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12848078      0.78%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7605025      0.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6678356      0.41%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        10204189      0.62%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6389598      0.39%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8027662      0.49%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        57621904      3.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1643441362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.022355                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.218589                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           46277926                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  214                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1086085                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35892669                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         7727                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38905915                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7484488                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          6782                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 547279688817                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1686767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26828546                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      914912084                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         68934198                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    631079764                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     611093077                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8631818                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     138898234                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     285934586                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     307346725                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    623984354                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1459699804                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       606002624                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        384867727                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    472338882                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       151645275                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        163931947                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2159805489                       # The number of ROB reads
system.switch_cpus1.rob.writes             1181584125                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249909071                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          446829389                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       35369038                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     33274280                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       569668                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19263270                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19258659                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.976063                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         817254                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       817605                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       804539                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13066                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          209                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    133046611                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          798                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       569474                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1625153049                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.264487                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.263763                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1522780097     93.70%     93.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     36047599      2.22%     95.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5098607      0.31%     96.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9198140      0.57%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9751296      0.60%     97.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3126245      0.19%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3966998      0.24%     97.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3918952      0.24%     98.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     31265115      1.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1625153049                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    240758029                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     429831214                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          103743548                       # Number of memory references committed
system.switch_cpus2.commit.loads             77263419                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22437055                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         278081866                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          231863281                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       753656                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       202913      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    179260415     41.70%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     70258208     16.35%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        40464      0.01%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27743056      6.45%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     28620708      6.66%     71.22% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5452678      1.27%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14509224      3.38%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16025765      3.73%     79.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7394509      1.72%     81.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     61237654     14.25%     95.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19085620      4.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    429831214                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     31265115                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15052025                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1547302586                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         50198575                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29242158                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638716                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17086732                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     605056099                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          121355375                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           63459735                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2714200                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               328863                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       823386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             348751009                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           35369038                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     20880452                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1640969379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3278070                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          131                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2132                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         45000836                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1643434063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.405429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.632715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1532426554     93.25%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4723878      0.29%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12519607      0.76%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7395114      0.45%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6611203      0.40%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         9885824      0.60%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6282467      0.38%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7935936      0.48%     96.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        55653480      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1643434063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.021521                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.212202                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45001030                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  223                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             951512                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35458845                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1083                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6194                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38431300                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      8121489                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9195                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 547279688817                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638716                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26332792                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      897215382                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         66260549                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    651986621                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     591420633                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8700149                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     152938314                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     299932983                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     313298883                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    604171829                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1412816490                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       586035428                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        373319436                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    454742639                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       149429068                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        162291257                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2142926063                       # The number of ROB reads
system.switch_cpus2.rob.writes             1144042693                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        240758029                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          429831214                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36769784                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34331199                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       604922                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19899297                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19893864                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.972698                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         919539                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       916138                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       902906                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13232                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          237                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    134836838                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       604648                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1624930481                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.275084                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.291063                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1519599835     93.52%     93.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     36595367      2.25%     95.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5102865      0.31%     96.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9348461      0.58%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10021794      0.62%     97.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3247333      0.20%     97.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4144438      0.26%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4007593      0.25%     97.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32862795      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1624930481                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     446992460                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          107949231                       # Number of memory references committed
system.switch_cpus3.commit.loads             80236817                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          23624370                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         287099960                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          242688568                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    187368581     41.92%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5675784      1.27%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16946955      3.79%     79.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7929919      1.77%     81.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    446992460                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32862795                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15187841                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1544256376                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         53095407                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29209987                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1688264                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17699416                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          390                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     625382211                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2399                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          124902276                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           65095796                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2728183                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               329635                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       844628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             359446095                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36769784                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21716309                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1640902454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3377276                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2052                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         46312725                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1643437878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.418064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.657386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1529154268     93.05%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4874472      0.30%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12839757      0.78%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7590912      0.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6665571      0.41%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        10188821      0.62%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6370800      0.39%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8122473      0.49%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        57630804      3.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1643437878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.022373                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.218710                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           46312913                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766441929843                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1088874                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35926246                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7926                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38937077                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      8230893                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          6724                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 547279688817                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1688264                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26641389                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      898572922                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         68987226                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    647548074                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     611403005                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8491629                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     150207854                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     302079633                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     307511469                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    624304992                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1460490076                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       606383480                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        384974380                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    472517900                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       151786853                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        162711720                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2159888392                       # The number of ROB reads
system.switch_cpus3.rob.writes             1182173945                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          446992460                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
