INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'osm' on host 'debian' (Linux_x86_64 version 5.10.0-15-amd64) on Mon Jun 27 16:49:08 CEST 2022
INFO: [HLS 200-10] On os Debian GNU/Linux 11 (bullseye)
INFO: [HLS 200-10] In directory '/home/osm/Documents/SECT-MAYO/MAYO/vitis'
Sourcing Tcl script '/home/osm/Documents/SECT-MAYO/MAYO/vitis/test_funcs/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project test_funcs 
INFO: [HLS 200-10] Opening project '/home/osm/Documents/SECT-MAYO/MAYO/vitis/test_funcs'.
INFO: [HLS 200-1510] Running: set_top test_func 
INFO: [HLS 200-1510] Running: add_files test_func.cpp 
INFO: [HLS 200-10] Adding design file 'test_func.cpp' to the project
INFO: [HLS 200-1510] Running: add_files test_func.h 
INFO: [HLS 200-10] Adding design file 'test_func.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_func_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'test_func_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/osm/Documents/SECT-MAYO/MAYO/vitis/test_funcs/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline test_func/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_top -name test_func test_func 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -enable_dataflow_profiling -trace_level all -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_test_func.cpp
   Compiling test_func.cpp_pre.cpp.tb.cpp
   Compiling test_func_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_test_func_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
FAIL.
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 8.45 seconds. CPU system time: 1.01 seconds. Elapsed time: 15.97 seconds; current allocated memory: 183.102 MB.
command 'ap_source' returned error code
    while executing
"source /home/osm/Documents/SECT-MAYO/MAYO/vitis/test_funcs/solution1/cosim.tcl"
    invoked from within
"hls::main /home/osm/Documents/SECT-MAYO/MAYO/vitis/test_funcs/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
