block/RCC:
  description: Reset and clock control.
  items:
    - name: CTLR
      description: Clock control register.
      byte_offset: 0
      fieldset: CTLR
    - name: CFGR0
      description: Clock configuration register (RCC_CFGR0).
      byte_offset: 4
      fieldset: CFGR0
    - name: INTR
      description: Clock interrupt register (RCC_INTR).
      byte_offset: 8
      fieldset: INTR
    - name: APB2PRSTR
      description: APB2 peripheral reset register (RCC_APB2PRSTR).
      byte_offset: 12
      fieldset: APB2PRSTR
    - name: APB1PRSTR
      description: APB1 peripheral reset register (RCC_APB1PRSTR).
      byte_offset: 16
      fieldset: APB1PRSTR
    - name: AHBPCENR
      description: AHB Peripheral Clock enable register (RCC_AHBPCENR).
      byte_offset: 20
      fieldset: AHBPCENR
    - name: APB2PCENR
      description: APB2 peripheral clock enable register (RCC_APB2PCENR).
      byte_offset: 24
      fieldset: APB2PCENR
    - name: APB1PCENR
      description: APB1 peripheral clock enable register (RCC_APB1PCENR).
      byte_offset: 28
      fieldset: APB1PCENR
    - name: BDCTLR
      description: Backup domain control register (RCC_BDCTLR).
      byte_offset: 32
      fieldset: BDCTLR
    - name: RSTSCKR
      description: Control/status register (RCC_RSTSCKR).
      byte_offset: 36
      fieldset: RSTSCKR
    - name: AHBRSTR
      description: AHB reset register (RCC_APHBRSTR).
      byte_offset: 40
      fieldset: AHBRSTR
    - name: CFGR2
      description: Clock configuration register2 (RCC_CFGR2).
      byte_offset: 44
      fieldset: CFGR2
fieldset/AHBPCENR:
  description: AHB Peripheral Clock enable register (RCC_AHBPCENR).
  fields:
    - name: DMA1EN
      description: DMA clock enable.
      bit_offset: 0
      bit_size: 1
    - name: DMA2EN
      description: DMA2 clock enable.
      bit_offset: 1
      bit_size: 1
    - name: SRAMEN
      description: SRAM interface clock enable.
      bit_offset: 2
      bit_size: 1
    - name: FLITFEN
      description: FLITF clock enable.
      bit_offset: 4
      bit_size: 1
    - name: CRCEN
      description: CRC clock enable.
      bit_offset: 6
      bit_size: 1
    - name: FSMCEN
      description: FSMC clock enable.
      bit_offset: 8
      bit_size: 1
    - name: TRNG_EN
      description: TRNG clock enable.
      bit_offset: 9
      bit_size: 1
    - name: SDIOEN
      description: SDIO clock enable.
      bit_offset: 10
      bit_size: 1
    - name: USBHSEN
      description: USBHS clock enable.
      bit_offset: 11
      bit_size: 1
    - name: OTG_EN
      description: OTG clock enable.
      bit_offset: 12
      bit_size: 1
    - name: DVP_EN
      description: DVP clock enable.
      bit_offset: 13
      bit_size: 1
    - name: ETHMACEN
      description: Ethernet MAC clock enable.
      bit_offset: 14
      bit_size: 1
    - name: ETHMACTXEN
      description: Ethernet MAC TX clock enable.
      bit_offset: 15
      bit_size: 1
    - name: ETHMACRXEN
      description: Ethernet MAC RX clock enable.
      bit_offset: 16
      bit_size: 1
fieldset/AHBRSTR:
  description: AHB reset register (RCC_APHBRSTR).
  fields:
    - name: USBHSRST
      description: USBHD reset.
      bit_offset: 12
      bit_size: 1
    - name: DVPRST
      description: DVP reset.
      bit_offset: 13
      bit_size: 1
    - name: ETHMACRST
      description: Ethernet MAC reset.
      bit_offset: 14
      bit_size: 1
fieldset/APB1PCENR:
  description: APB1 peripheral clock enable register (RCC_APB1PCENR).
  fields:
    - name: TIM2EN
      description: Timer 2 clock enable.
      bit_offset: 0
      bit_size: 1
    - name: TIM3EN
      description: Timer 3 clock enable.
      bit_offset: 1
      bit_size: 1
    - name: TIM4EN
      description: Timer 4 clock enable.
      bit_offset: 2
      bit_size: 1
    - name: TIM5EN
      description: Timer 5 clock enable.
      bit_offset: 3
      bit_size: 1
    - name: TIM6EN
      description: Timer 6 clock enable.
      bit_offset: 4
      bit_size: 1
    - name: TIM7EN
      description: Timer 7 clock enable.
      bit_offset: 5
      bit_size: 1
    - name: USART6EN
      description: USART 6 clock enable.
      bit_offset: 6
      bit_size: 1
    - name: USART7EN
      description: USART 7 clock enable.
      bit_offset: 7
      bit_size: 1
    - name: USART8EN
      description: USART 8 clock enable.
      bit_offset: 8
      bit_size: 1
    - name: WWDGEN
      description: Window watchdog clock enable.
      bit_offset: 11
      bit_size: 1
    - name: SPI2EN
      description: SPI 2 clock enable.
      bit_offset: 14
      bit_size: 1
    - name: SPI3EN
      description: SPI 3 clock enable.
      bit_offset: 15
      bit_size: 1
    - name: USART2EN
      description: USART 2 clock enable.
      bit_offset: 17
      bit_size: 1
    - name: USART3EN
      description: USART 3 clock enable.
      bit_offset: 18
      bit_size: 1
    - name: USART4EN
      description: UART 4 clock enable.
      bit_offset: 19
      bit_size: 1
    - name: USART5EN
      description: UART 5 clock enable.
      bit_offset: 20
      bit_size: 1
    - name: I2C1EN
      description: I2C 1 clock enable.
      bit_offset: 21
      bit_size: 1
    - name: I2C2EN
      description: I2C 2 clock enable.
      bit_offset: 22
      bit_size: 1
    - name: USBDEN
      description: USBD clock enable.
      bit_offset: 23
      bit_size: 1
    - name: CAN1EN
      description: CAN1 clock enable.
      bit_offset: 25
      bit_size: 1
    - name: CAN2EN
      description: CAN2 clock enable.
      bit_offset: 26
      bit_size: 1
    - name: BKPEN
      description: Backup interface clock enable.
      bit_offset: 27
      bit_size: 1
    - name: PWREN
      description: Power interface clock enable.
      bit_offset: 28
      bit_size: 1
    - name: DACEN
      description: DAC interface clock enable.
      bit_offset: 29
      bit_size: 1
fieldset/APB1PRSTR:
  description: APB1 peripheral reset register (RCC_APB1PRSTR).
  fields:
    - name: TIM2RST
      description: Timer 2 reset.
      bit_offset: 0
      bit_size: 1
    - name: TIM3RST
      description: Timer 3 reset.
      bit_offset: 1
      bit_size: 1
    - name: TIM4RST
      description: Timer 4 reset.
      bit_offset: 2
      bit_size: 1
    - name: TIM5RST
      description: Timer 5 reset.
      bit_offset: 3
      bit_size: 1
    - name: TIM6RST
      description: Timer 6 reset.
      bit_offset: 4
      bit_size: 1
    - name: TIM7RST
      description: Timer 7 reset.
      bit_offset: 5
      bit_size: 1
    - name: USART6RST
      description: UART 6 reset.
      bit_offset: 6
      bit_size: 1
    - name: USART7RST
      description: UART 7 reset.
      bit_offset: 7
      bit_size: 1
    - name: USART8RST
      description: UART 8 reset.
      bit_offset: 8
      bit_size: 1
    - name: WWDGRST
      description: Window watchdog reset.
      bit_offset: 11
      bit_size: 1
    - name: SPI2RST
      description: SPI2 reset.
      bit_offset: 14
      bit_size: 1
    - name: SPI3RST
      description: SPI3 reset.
      bit_offset: 15
      bit_size: 1
    - name: USART2RST
      description: USART 2 reset.
      bit_offset: 17
      bit_size: 1
    - name: USART3RST
      description: USART 3 reset.
      bit_offset: 18
      bit_size: 1
    - name: USART4RST
      description: USART 4 reset.
      bit_offset: 19
      bit_size: 1
    - name: USART5RST
      description: USART 5 reset.
      bit_offset: 20
      bit_size: 1
    - name: I2C1RST
      description: I2C1 reset.
      bit_offset: 21
      bit_size: 1
    - name: I2C2RST
      description: I2C2 reset.
      bit_offset: 22
      bit_size: 1
    - name: USBDRST
      description: USBD reset.
      bit_offset: 23
      bit_size: 1
    - name: CAN1RST
      description: CAN1 reset.
      bit_offset: 25
      bit_size: 1
    - name: CAN2RST
      description: CAN2 reset.
      bit_offset: 26
      bit_size: 1
    - name: BKPRST
      description: Backup interface reset.
      bit_offset: 27
      bit_size: 1
    - name: PWRRST
      description: Power interface reset.
      bit_offset: 28
      bit_size: 1
    - name: DACRST
      description: DAC interface reset.
      bit_offset: 29
      bit_size: 1
fieldset/APB2PCENR:
  description: APB2 peripheral clock enable register (RCC_APB2PCENR).
  fields:
    - name: AFIOEN
      description: Alternate function I/O clock enable.
      bit_offset: 0
      bit_size: 1
    - name: IOPAEN
      description: I/O port A clock enable.
      bit_offset: 2
      bit_size: 1
    - name: IOPBEN
      description: I/O port B clock enable.
      bit_offset: 3
      bit_size: 1
    - name: IOPCEN
      description: I/O port C clock enable.
      bit_offset: 4
      bit_size: 1
    - name: IOPDEN
      description: I/O port D clock enable.
      bit_offset: 5
      bit_size: 1
    - name: IOPEEN
      description: I/O port E clock enable.
      bit_offset: 6
      bit_size: 1
    - name: ADC1EN
      description: ADC1 interface clock enable.
      bit_offset: 9
      bit_size: 1
    - name: ADC2EN
      description: ADC 2 interface clock enable.
      bit_offset: 10
      bit_size: 1
    - name: TIM1EN
      description: TIM1 Timer clock enable.
      bit_offset: 11
      bit_size: 1
    - name: SPI1EN
      description: SPI 1 clock enable.
      bit_offset: 12
      bit_size: 1
    - name: TIM8EN
      description: TIM8 Timer clock enable.
      bit_offset: 13
      bit_size: 1
    - name: USART1EN
      description: USART1 clock enable.
      bit_offset: 14
      bit_size: 1
    - name: TIM9EN
      description: TIM9 Timer clock enable.
      bit_offset: 19
      bit_size: 1
    - name: TIM10EN
      description: TIM10 Timer clock enable.
      bit_offset: 20
      bit_size: 1
fieldset/APB2PRSTR:
  description: APB2 peripheral reset register (RCC_APB2PRSTR).
  fields:
    - name: AFIORST
      description: Alternate function I/O reset.
      bit_offset: 0
      bit_size: 1
    - name: IOPARST
      description: IO port A reset.
      bit_offset: 2
      bit_size: 1
    - name: IOPBRST
      description: IO port B reset.
      bit_offset: 3
      bit_size: 1
    - name: IOPCRST
      description: IO port C reset.
      bit_offset: 4
      bit_size: 1
    - name: IOPDRST
      description: IO port D reset.
      bit_offset: 5
      bit_size: 1
    - name: IOPERST
      description: IO port E reset.
      bit_offset: 6
      bit_size: 1
    - name: ADC1RST
      description: ADC 1 interface reset.
      bit_offset: 9
      bit_size: 1
    - name: ADC2RST
      description: ADC 2 interface reset.
      bit_offset: 10
      bit_size: 1
    - name: TIM1RST
      description: TIM1 timer reset.
      bit_offset: 11
      bit_size: 1
    - name: SPI1RST
      description: SPI 1 reset.
      bit_offset: 12
      bit_size: 1
    - name: TIM8RST
      description: TIM8 timer reset.
      bit_offset: 13
      bit_size: 1
    - name: USART1RST
      description: USART1 reset.
      bit_offset: 14
      bit_size: 1
    - name: TIM9RST
      description: TIM9 timer reset.
      bit_offset: 19
      bit_size: 1
    - name: TIM10RST
      description: TIM10 timer reset.
      bit_offset: 20
      bit_size: 1
fieldset/BDCTLR:
  description: Backup domain control register (RCC_BDCTLR).
  fields:
    - name: LSEON
      description: External Low Speed oscillator enable.
      bit_offset: 0
      bit_size: 1
    - name: LSERDY
      description: External Low Speed oscillator ready.
      bit_offset: 1
      bit_size: 1
    - name: LSEBYP
      description: External Low Speed oscillator bypass.
      bit_offset: 2
      bit_size: 1
    - name: RTCSEL
      description: RTC clock source selection.
      bit_offset: 8
      bit_size: 2
      enum: RTCSEL
    - name: RTCEN
      description: RTC clock enable.
      bit_offset: 15
      bit_size: 1
    - name: BDRST
      description: Backup domain software reset.
      bit_offset: 16
      bit_size: 1
fieldset/CFGR0:
  description: Clock configuration register (RCC_CFGR0).
  fields:
    - name: SW
      description: System clock Switch.
      bit_offset: 0
      bit_size: 2
      enum: SW
    - name: SWS
      description: System Clock Switch Status.
      bit_offset: 2
      bit_size: 2
      enum: SW
    - name: HPRE
      description: AHB prescaler.
      bit_offset: 4
      bit_size: 4
      enum: HPRE
    - name: PPRE1
      description: APB Low speed prescaler (APB1).
      bit_offset: 8
      bit_size: 3
      enum: PPRE
    - name: PPRE2
      description: APB High speed prescaler (APB2).
      bit_offset: 11
      bit_size: 3
      enum: PPRE
    - name: ADCPRE
      description: ADC prescaler.
      bit_offset: 14
      bit_size: 2
      enum: ADCPRE
    - name: PLLSRC
      description: PLL entry clock source.
      bit_offset: 16
      bit_size: 1
    - name: PLLXTPRE
      description: HSE divider for PLL entry.
      bit_offset: 17
      bit_size: 1
    - name: PLLMUL
      description: PLL Multiplication Factor.
      bit_offset: 18
      bit_size: 4
      enum: PLL_MUL
    - name: USBPRE
      description: USB prescaler.
      bit_offset: 22
      bit_size: 2
      enum: USBPRE
    - name: MCO
      description: Microcontroller clock output.
      bit_offset: 24
      bit_size: 4
      enum: MCO
    - name: ADC_CLK_ADJ
      description: ADC clock ADJ.
      bit_offset: 31
      bit_size: 1
fieldset/CFGR2:
  description: Clock configuration register2 (RCC_CFGR2).
  fields:
    - name: PREDIV1
      description: PREDIV1 division factor.
      bit_offset: 0
      bit_size: 4
      enum: PREDIV
    - name: PREDIV2
      description: PREDIV2 division factor.
      bit_offset: 4
      bit_size: 4
      enum: PREDIV
    - name: PLL2MUL
      description: PLL2 Multiplication Factor.
      bit_offset: 8
      bit_size: 4
      enum: PLLX_MUL
    - name: PLL3MUL
      description: PLL3 Multiplication Factor.
      bit_offset: 12
      bit_size: 4
      enum: PLLX_MUL
    - name: PREDIV1SRC
      description: PREDIV1 entry clock source.
      bit_offset: 16
      bit_size: 1
    - name: I2S2SRC
      description: I2S2 clock source.
      bit_offset: 17
      bit_size: 1
    - name: I2S3SRC
      description: I2S3 clock source.
      bit_offset: 18
      bit_size: 1
    - name: TRNG_SRC
      description: TRNG clock source.
      bit_offset: 19
      bit_size: 1
    - name: ETH1G_SRC
      description: ETH1G clock source.
      bit_offset: 20
      bit_size: 2
    - name: ETH1G_125M_EN
      description: ETH1G _125M clock enable.
      bit_offset: 22
      bit_size: 1
    - name: USBHS_PREDIY
      description: USB HS PREDIV division factor.
      bit_offset: 24
      bit_size: 3
    - name: USBHS_PLL_SRC
      description: USB HS Multiplication Factor clock source.
      bit_offset: 27
      bit_size: 1
    - name: USBHS_CKPEF_SEL
      description: USB HS Peference Clock source.
      bit_offset: 28
      bit_size: 2
    - name: USBHS_PLLALIVE
      description: USB HS Multiplication control.
      bit_offset: 30
      bit_size: 1
    - name: USBHS_CLK_SRC
      description: USB HS clock source.
      bit_offset: 31
      bit_size: 1
fieldset/CTLR:
  description: Clock control register.
  fields:
    - name: HSION
      description: Internal High Speed clock enable.
      bit_offset: 0
      bit_size: 1
    - name: HSIRDY
      description: Internal High Speed clock ready flag.
      bit_offset: 1
      bit_size: 1
    - name: HSITRIM
      description: Internal High Speed clock trimming.
      bit_offset: 3
      bit_size: 5
    - name: HSICAL
      description: Internal High Speed clock Calibration.
      bit_offset: 8
      bit_size: 8
    - name: HSEON
      description: External High Speed clock enable.
      bit_offset: 16
      bit_size: 1
    - name: HSERDY
      description: External High Speed clock ready flag.
      bit_offset: 17
      bit_size: 1
    - name: HSEBYP
      description: External High Speed clock Bypass.
      bit_offset: 18
      bit_size: 1
    - name: CSSON
      description: Clock Security System enable.
      bit_offset: 19
      bit_size: 1
    - name: PLLON
      description: PLL enable.
      bit_offset: 24
      bit_size: 1
    - name: PLLRDY
      description: PLL clock ready flag.
      bit_offset: 25
      bit_size: 1
    - name: PLL2ON
      description: PLL2 enable.
      bit_offset: 26
      bit_size: 1
    - name: PLL2RDY
      description: PLL2 clock ready flag.
      bit_offset: 27
      bit_size: 1
    - name: PLL3ON
      description: PLL3 enable.
      bit_offset: 28
      bit_size: 1
    - name: PLL3RDY
      description: PLL3 clock ready flag.
      bit_offset: 29
      bit_size: 1
fieldset/INTR:
  description: Clock interrupt register (RCC_INTR).
  fields:
    - name: LSIRDYF
      description: LSI Ready Interrupt flag.
      bit_offset: 0
      bit_size: 1
    - name: LSERDYF
      description: LSE Ready Interrupt flag.
      bit_offset: 1
      bit_size: 1
    - name: HSIRDYF
      description: HSI Ready Interrupt flag.
      bit_offset: 2
      bit_size: 1
    - name: HSERDYF
      description: HSE Ready Interrupt flag.
      bit_offset: 3
      bit_size: 1
    - name: PLLRDYF
      description: PLL Ready Interrupt flag.
      bit_offset: 4
      bit_size: 1
    - name: PLL2RDYF
      description: PLL2 Ready Interrupt flag.
      bit_offset: 5
      bit_size: 1
    - name: PLL3RDYF
      description: PLL3 Ready Interrupt flag.
      bit_offset: 6
      bit_size: 1
    - name: CSSF
      description: Clock Security System Interrupt flag.
      bit_offset: 7
      bit_size: 1
    - name: LSIRDYIE
      description: LSI Ready Interrupt Enable.
      bit_offset: 8
      bit_size: 1
    - name: LSERDYIE
      description: LSE Ready Interrupt Enable.
      bit_offset: 9
      bit_size: 1
    - name: HSIRDYIE
      description: HSI Ready Interrupt Enable.
      bit_offset: 10
      bit_size: 1
    - name: HSERDYIE
      description: HSE Ready Interrupt Enable.
      bit_offset: 11
      bit_size: 1
    - name: PLLRDYIE
      description: PLL Ready Interrupt Enable.
      bit_offset: 12
      bit_size: 1
    - name: PLL2RDYIE
      description: PLL2 Ready Interrupt Enable.
      bit_offset: 13
      bit_size: 1
    - name: PLL3RDYIE
      description: PLL3 Ready Interrupt Enable.
      bit_offset: 14
      bit_size: 1
    - name: LSIRDYC
      description: LSI Ready Interrupt Clear.
      bit_offset: 16
      bit_size: 1
    - name: LSERDYC
      description: LSE Ready Interrupt Clear.
      bit_offset: 17
      bit_size: 1
    - name: HSIRDYC
      description: HSI Ready Interrupt Clear.
      bit_offset: 18
      bit_size: 1
    - name: HSERDYC
      description: HSE Ready Interrupt Clear.
      bit_offset: 19
      bit_size: 1
    - name: PLLRDYC
      description: PLL Ready Interrupt Clear.
      bit_offset: 20
      bit_size: 1
    - name: PLL2RDYC
      description: PLL2 Ready Interrupt Clear.
      bit_offset: 21
      bit_size: 1
    - name: PLL3RDYC
      description: PLL3 Ready Interrupt Clear.
      bit_offset: 22
      bit_size: 1
    - name: CSSC
      description: Clock security system interrupt clear.
      bit_offset: 23
      bit_size: 1
fieldset/RSTSCKR:
  description: Control/status register (RCC_RSTSCKR).
  fields:
    - name: LSION
      description: Internal low speed oscillator enable.
      bit_offset: 0
      bit_size: 1
    - name: LSIRDY
      description: Internal low speed oscillator ready.
      bit_offset: 1
      bit_size: 1
    - name: RMVF
      description: Remove reset flag.
      bit_offset: 24
      bit_size: 1
    - name: PINRSTF
      description: PIN reset flag.
      bit_offset: 26
      bit_size: 1
    - name: PORRSTF
      description: POR/PDR reset flag.
      bit_offset: 27
      bit_size: 1
    - name: SFTRSTF
      description: Software reset flag.
      bit_offset: 28
      bit_size: 1
    - name: IWDGRSTF
      description: Independent watchdog reset flag.
      bit_offset: 29
      bit_size: 1
    - name: WWDGRSTF
      description: Window watchdog reset flag.
      bit_offset: 30
      bit_size: 1
    - name: LPWRRSTF
      description: Low-power reset flag.
      bit_offset: 31
      bit_size: 1
# CH32F20x_D8C, CH32V30x_D8C
enum/PLL_MUL:
  description: PLL Multiplication Factor.
  bit_size: 4
  variants:
    - name: MUL18
      description: PLL input clock x 18.
      value: 0b0000
    - name: MUL3
      description: PLL input clock x 3.
      value: 0b0001
    - name: MUL4
      description: PLL input clock x 4.
      value: 0b0010
    - name: MUL5
      description: PLL input clock x 5.
      value: 0b0011
    - name: MUL6
      description: PLL input clock x 6.
      value: 0b0100
    - name: MUL7
      description: PLL input clock x 7.
      value: 0b0101
    - name: MUL8
      description: PLL input clock x 8.
      value: 0b0110
    - name: MUL9
      description: PLL input clock x 9.
      value: 0b0111
    - name: MUL10
      description: PLL input clock x 10.
      value: 0b1000
    - name: MUL11
      description: PLL input clock x 11.
      value: 0b1001
    - name: MUL12
      description: PLL input clock x 12.
      value: 0b1010
    - name: MUL13
      description: PLL input clock x 13.
      value: 0b1011
    - name: MUL14
      description: PLL input clock x 14.
      value: 0b1100
    - name: MUL6_5
      description: PLL input clock x 6.5.
      value: 0b1101
    - name: MUL15
      description: PLL input clock x 15.
      value: 0b1110
    - name: MUL16
      description: PLL input clock x 16.
      value: 0b1111
enum/SW:
  description: System clock Switch.
  bit_size: 2
  variants:
    - name: HSI
      description: HSI selected as system clock.
      value: 0b00
    - name: HSE
      description: HSE selected as system clock.
      value: 0b01
    - name: PLL
      description: PLL selected as system clock.
      value: 0b10
    - name: RESERVED
      description: Reserved.
      value: 0b11
enum/HPRE:
  description: AHB prescaler.
  bit_size: 4
  variants:
    - name: DIV1
      description: SYSCLK not divided.
      value: 0b0000
    - name: DIV2
      description: SYSCLK divided by 2.
      value: 0b1000
    - name: DIV4
      description: SYSCLK divided by 4.
      value: 0b1001
    - name: DIV8
      description: SYSCLK divided by 8.
      value: 0b1010
    - name: DIV16
      description: SYSCLK divided by 16.
      value: 0b1011
    - name: DIV64
      description: SYSCLK divided by 64.
      value: 0b1100
    - name: DIV128
      description: SYSCLK divided by 128.
      value: 0b1101
    - name: DIV256
      description: SYSCLK divided by 256.
      value: 0b1110
    - name: DIV512
      description: SYSCLK divided by 512.
      value: 0b1111
enum/PPRE:
  description: APB Low speed prescaler (APB1).
  bit_size: 3
  variants:
    - name: DIV1
      description: HCLK not divided.
      value: 0b000
    - name: DIV2
      description: HCLK divided by 2.
      value: 0b100
    - name: DIV4
      description: HCLK divided by 4.
      value: 0b101
    - name: DIV8
      description: HCLK divided by 8.
      value: 0b110
    - name: DIV16
      description: HCLK divided by 16.
      value: 0b111
enum/ADCPRE:
  description: ADC prescaler.
  bit_size: 2
  variants:
    - name: DIV2
      description: PCLK2 divided by 2.
      value: 0b00
    - name: DIV4
      description: PCLK2 divided by 4.
      value: 0b01
    - name: DIV6
      description: PCLK2 divided by 6.
      value: 0b10
    - name: DIV8
      description: PCLK2 divided by 8.
      value: 0b11
enum/RTCSEL:
  description: RTC clock source selection.
  bit_size: 2
  variants:
    - name: NO_CLK
      description: No clock.
      value: 0b00
    - name: LSE
      description: LSE oscillator clock used as RTC clock.
      value: 0b01
    - name: LSI
      description: LSI oscillator clock used as RTC clock.
      value: 0b10
    - name: HSE
      description: HSE oscillator clock divided by 128 used as RTC clock.
      value: 0b11
enum/PREDIV:
  description: PREDIV1 division factor.
  bit_size: 4
  variants:
    - name: DIV1
      description: PREDIV1 input clock not divided.
      value: 0b0000
    - name: DIV2
      description: PREDIV1 input clock divided by 2.
      value: 0b0001
    - name: DIV3
      description: PREDIV1 input clock divided by 3.
      value: 0b0010
    - name: DIV4
      description: PREDIV1 input clock divided by 4.
      value: 0b0011
    - name: DIV5
      description: PREDIV1 input clock divided by 5.
      value: 0b0100
    - name: DIV6
      description: PREDIV1 input clock divided by 6.
      value: 0b0101
    - name: DIV7
      description: PREDIV1 input clock divided by 7.
      value: 0b0110
    - name: DIV8
      description: PREDIV1 input clock divided by 8.
      value: 0b0111
    - name: DIV9
      description: PREDIV1 input clock divided by 9.
      value: 0b1000
    - name: DIV10
      description: PREDIV1 input clock divided by 10.
      value: 0b1001
    - name: DIV11
      description: PREDIV1 input clock divided by 11.
      value: 0b1010
    - name: DIV12
      description: PREDIV1 input clock divided by 12.
      value: 0b1011
    - name: DIV13
      description: PREDIV1 input clock divided by 13.
      value: 0b1100
    - name: DIV14
      description: PREDIV1 input clock divided by 14.
      value: 0b1101
    - name: DIV15
      description: PREDIV1 input clock divided by 15.
      value: 0b1110
    - name: DIV16
      description: PREDIV1 input clock divided by 16.
      value: 0b1111
enum/PLLX_MUL:
  description: PLL2, PLL3 Multiplication Factor.
  bit_size: 4
  variants:
    - name: MUL2_5
      description: PLL input clock x 2.5.
      value: 0b0000
    - name: MUL12_5
      description: PLL input clock x 12.5.
      value: 0b0001
    - name: MUL4
      description: PLL input clock x 4.
      value: 0b0010
    - name: MUL5
      description: PLL input clock x 5.
      value: 0b0011
    - name: MUL6
      description: PLL input clock x 6.
      value: 0b0100
    - name: MUL7
      description: PLL input clock x 7.
      value: 0b0101
    - name: MUL8
      description: PLL input clock x 8.
      value: 0b0110
    - name: MUL9
      description: PLL input clock x 9.
      value: 0b0111
    - name: MUL10
      description: PLL input clock x 10.
      value: 0b1000
    - name: MUL11
      description: PLL input clock x 11.
      value: 0b1001
    - name: MUL12
      description: PLL input clock x 12.
      value: 0b1010
    - name: MUL13
      description: PLL input clock x 13.
      value: 0b1011
    - name: MUL14
      description: PLL input clock x 14.
      value: 0b1100
    - name: MUL15
      description: PLL input clock x 15.
      value: 0b1101
    - name: MUL16
      description: PLL input clock x 16.
      value: 0b1110
    - name: MUL6_5
      description: PLL input clock x 6.5.
      value: 0b1111
enum/MCO:
  description: Microcontroller clock output.
  bit_size: 4
  variants:
    - name: NO_CLK
      description: No clock.
      value: 0b0000
    - name: SYSCLK
      description: SYSCLK selected.
      value: 0b0100
    - name: HSI
      description: HSI selected.
      value: 0b0101
    - name: HSE
      description: HSE selected.
      value: 0b0110
    - name: PLL_DIV2
      description: PLL clock divided by 2.
      value: 0b0111
    - name: PLL2
      description: PLL2 clock selected.
      value: 0b1000
    - name: PLL3_DIV2
      description: PLL3 clock divided by 2.
      value: 0b1001
    - name: XT1
      description: XT1 selected.
      value: 0b1010
    - name: PLL3
      description: PLL3 clock selected.
      value: 0b1011
enum/USBPRE:
  description: USB prescaler.
  bit_size: 2
  variants:
    - name: DIV1
      description: PLL clock divided by 1(PLLCLK=48MHz).
      value: 0b00
    - name: DIV2
      description: PLL clock divided by 2(PLLCLK=96MHz).
      value: 0b01
    - name: DIV3
      description: PLL clock divided by 3(PLLCLK=144MHz).
      value: 0b10
    # CH32V20x_D8W/ CH32F20x_D8W
    - name: DIV5
      description: PLL clock divided by 5(PLLCLK=240MHz).
      value: 0b11
