 ```verilog
always @(posedge clk or posedge reset) begin
    if (reset)
        state_out <= 0;
    else if (state_out == 0 && j == 1)
        state_out <= 1;
    else if (state_out == 1 && k == 0)
        state_out <= 1;
    else if (state_out == 1 && k == 1)
        state_out <= 0;
end

assign out = state_out;

endmodule