[Inputs]
CLK
START
RESET
I_eq_J
timerout
J_max
yello
re
blu
gree
Yellow
Red
Blue
Green
rand_done
[Outputs]
C_en
I_en
J_en
I_cl
J_cl
g1
g2
g3
g4
qini
[BiDir]
[ATTRIBUTES]
VeriModel simon_state

