# RISC-V-CPU-Simulator
A simple implementation to simulate a CPU utilizing a 32bit RISC-V interpreter.

The simulation supports the following instructions: 
	  ADD,
		SUB,
		ADDI,
		XOR,
		ANDI,
		SRA,
		LW,
		SW,
		BLT,
		JALR


All final results are stored in registers 10 and 11.
