# [CS 2210 -- Computer Organistion](https://github.com/Hanif-K-Musaheb/Year-3-CS-UVM-Study-Abroad-/blob/main/README.md)
attendence not graded,extentions allowed

 - [Logic Gates](https://github.com/Hanif-K-Musaheb/Year-3-CS-UVM-Study-Abroad-/blob/main/cs2210/lecture1.md)
 - [Binary](https://github.com/Hanif-K-Musaheb/Year-3-CS-UVM-Study-Abroad-/blob/main/cs2210/binary.md)
 - [FDE Cycle](https://github.com/Hanif-K-Musaheb/Year-3-CS-UVM-Study-Abroad-/blob/main/cs2210/fde.md)

 - [ ] Sequential circuits. SR-latch, D-latch, and D-flip-flops.
 - [ ] Clocks and synchronization.
 - [ ] Registers and register file. Construction and behavior of multi-register multi-port register file.
 - [ ] Datapath. You should understand the datapath for basic operations and the role of CPU control.
   - [ ] Instruction fetch
   - [ ] ALU operations
   - [ ] Memory operations
 - [ ] Memory hierarchy
   - [ ] Registers > L1 cache > L2 cache > L3 cache / SLC > RAM > non-volatile storage.
   - [ ] Basics of direct-mapped caches
   - [ ] Hits, misses, and penalties
 - [ ] CPU: Catamount Processing Unit
