Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Mar 20 08:45:26 2024
| Host         : insa-11274 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Compteur_8bits_timing_summary_routed.rpt -pb Compteur_8bits_timing_summary_routed.pb -rpx Compteur_8bits_timing_summary_routed.rpx -warn_on_violation
| Design       : Compteur_8bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DTemp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 4.124ns (60.323%)  route 2.712ns (39.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[1]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DTemp_reg[1]/Q
                         net (fo=4, routed)           2.712     3.131    Dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     6.836 r  Dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.836    Dout[1]
    E19                                                               r  Dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.201ns  (logic 4.106ns (66.220%)  route 2.095ns (33.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[5]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DTemp_reg[5]/Q
                         net (fo=4, routed)           2.095     2.514    Dout_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.687     6.201 r  Dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.201    Dout[5]
    U15                                                               r  Dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 3.962ns (65.030%)  route 2.131ns (34.970%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[6]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DTemp_reg[6]/Q
                         net (fo=3, routed)           2.131     2.587    Dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.093 r  Dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.093    Dout[6]
    U14                                                               r  Dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 3.961ns (65.542%)  route 2.082ns (34.458%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[0]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DTemp_reg[0]/Q
                         net (fo=3, routed)           2.082     2.538    Dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.043 r  Dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.043    Dout[0]
    U16                                                               r  Dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 4.095ns (67.837%)  route 1.941ns (32.163%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[7]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DTemp_reg[7]/Q
                         net (fo=2, routed)           1.941     2.360    Dout_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676     6.036 r  Dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.036    Dout[7]
    V14                                                               r  Dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 4.100ns (68.154%)  route 1.916ns (31.846%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DTemp_reg[3]/Q
                         net (fo=4, routed)           1.916     2.335    Dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     6.016 r  Dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.016    Dout[3]
    V19                                                               r  Dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.957ns (67.156%)  route 1.935ns (32.844%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DTemp_reg[2]/Q
                         net (fo=4, routed)           1.935     2.391    Dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.892 r  Dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.892    Dout[2]
    U19                                                               r  Dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 3.965ns (69.536%)  route 1.737ns (30.463%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[4]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DTemp_reg[4]/Q
                         net (fo=4, routed)           1.737     2.193    Dout_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.701 r  Dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.701    Dout[4]
    W18                                                               r  Dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            DTemp_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.852ns  (logic 2.674ns (55.119%)  route 2.178ns (44.881%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Sens_IBUF_inst/O
                         net (fo=2, routed)           1.362     2.815    Sens_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.939 r  DTemp[4]_i_6/O
                         net (fo=1, routed)           0.000     2.939    DTemp[4]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.471 r  DTemp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.471    DTemp_reg[4]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.710 r  DTemp_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.816     4.525    DTemp_reg[7]_i_3_n_5
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.327     4.852 r  DTemp[7]_i_2/O
                         net (fo=1, routed)           0.000     4.852    p_0_in[7]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sens
                            (input port)
  Destination:            DTemp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.822ns  (logic 2.659ns (55.148%)  route 2.163ns (44.852%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Sens (IN)
                         net (fo=0)                   0.000     0.000    Sens
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Sens_IBUF_inst/O
                         net (fo=2, routed)           1.362     2.815    Sens_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.939 r  DTemp[4]_i_6/O
                         net (fo=1, routed)           0.000     2.939    DTemp[4]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.471 r  DTemp_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.471    DTemp_reg[4]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.693 r  DTemp_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.801     4.493    DTemp_reg[7]_i_3_n_7
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.329     4.822 r  DTemp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.822    p_0_in[5]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DTemp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DTemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.699%)  route 0.221ns (54.301%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[0]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DTemp_reg[0]/Q
                         net (fo=3, routed)           0.221     0.362    Dout_OBUF[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  DTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    p_0_in[0]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DTemp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.358ns (59.451%)  route 0.244ns (40.549%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DTemp_reg[2]/Q
                         net (fo=4, routed)           0.083     0.224    Dout_OBUF[2]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.269 r  DTemp[4]_i_4/O
                         net (fo=1, routed)           0.000     0.269    DTemp[4]_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.335 r  DTemp_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.496    DTemp_reg[4]_i_2_n_5
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.106     0.602 r  DTemp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.602    p_0_in[3]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DTemp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.358ns (56.163%)  route 0.279ns (43.837%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[6]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DTemp_reg[6]/Q
                         net (fo=3, routed)           0.135     0.276    Dout_OBUF[6]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  DTemp[7]_i_5/O
                         net (fo=1, routed)           0.000     0.321    DTemp[7]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.386 r  DTemp_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.144     0.530    DTemp_reg[7]_i_3_n_6
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.107     0.637 r  DTemp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.637    p_0_in[6]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Din[2]
                            (input port)
  Destination:            DTemp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.277ns (41.008%)  route 0.398ns (58.992%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Din[2] (IN)
                         net (fo=0)                   0.000     0.000    Din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Din_IBUF[2]_inst/O
                         net (fo=1, routed)           0.398     0.630    Din_IBUF[2]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.675 r  DTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.675    p_0_in[2]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DTemp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DTemp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.395ns (58.091%)  route 0.285ns (41.909%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  DTemp_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DTemp_reg[2]/Q
                         net (fo=4, routed)           0.083     0.224    Dout_OBUF[2]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.269 r  DTemp[4]_i_4/O
                         net (fo=1, routed)           0.000     0.269    DTemp[4]_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.368 r  DTemp_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.202     0.570    DTemp_reg[4]_i_2_n_4
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.110     0.680 r  DTemp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.680    p_0_in[4]
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            DTemp_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.219ns (31.796%)  route 0.471ns (68.204%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Rst_IBUF_inst/O
                         net (fo=8, routed)           0.471     0.690    Rst_IBUF
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            DTemp_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.219ns (31.796%)  route 0.471ns (68.204%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Rst_IBUF_inst/O
                         net (fo=8, routed)           0.471     0.690    Rst_IBUF
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            DTemp_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.219ns (31.796%)  route 0.471ns (68.204%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Rst_IBUF_inst/O
                         net (fo=8, routed)           0.471     0.690    Rst_IBUF
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            DTemp_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.219ns (31.796%)  route 0.471ns (68.204%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Rst_IBUF_inst/O
                         net (fo=8, routed)           0.471     0.690    Rst_IBUF
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            DTemp_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.219ns (31.796%)  route 0.471ns (68.204%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Rst_IBUF_inst/O
                         net (fo=8, routed)           0.471     0.690    Rst_IBUF
    SLICE_X1Y13          FDRE                                         r  DTemp_reg[4]/R
  -------------------------------------------------------------------    -------------------





