{
 "awd_id": "8920652",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Continuing Grant",
 "awd_titl_txt": "Non-Conventional, High-Resolution Pattern Generation",
 "cfda_num": "47.041",
 "org_code": "07010000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Brian J. Clifton",
 "awd_eff_date": "1990-06-15",
 "awd_exp_date": "1994-05-31",
 "tot_intn_awd_amt": 398401.0,
 "awd_amount": 398401.0,
 "awd_min_amd_letter_date": "1990-06-06",
 "awd_max_amd_letter_date": "1992-08-13",
 "awd_abstract_narration": "The generation of high resolution (submicron) precise                           patterns in thin films is a crucial pacing technology in                        the manufacture of mocroelectronics.  We propose to                             investigate novel approaches to achieving economical,                           highly precise generation of patterns in the size range                         1-micron to below 100 nm.  Some of the work is an                               extension of the existing project on the use of the                             scanning tunneling microscope (STM) as a pattern                                generator for microlithography; other aspects are                               distinct.  The following specific topics will be                                investigated.                                                                                                                                                   1.    Conduction and exposure mechanisms of                                           ultrathin organic thin films under the exposure                                 conditions of the STM.                                                                                                                                    2.    The effect on STM beam parameters of                                            insulating films partially filling the gap.                                                                                                               3.    The engineering and use of micro-electron                                       optics (that is, electron optical elements built                                on a micron scale using silicon                                                 micromachining techniques) in general and in                                    particular for increasing the clearance                                         between tip and target in an STM writing                                        configuration.                                                                                                                                            4.    Ways of increasing throughput of STM                                            writing through, for example,                                                   multiplexed exposure points with                                                independent blanking.                                                                                                                                     5.    The techniques and implications of                                              'smart substrates' (i.e. substrates with                                        some latent structure that ensures that                                         pattern edges can only occur in                                                 precisely-defined locations) for                                                achieving economical, highly-precise                                            pattern generation.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "ENG",
 "org_dir_long_name": "Directorate for Engineering",
 "div_abbr": "ECCS",
 "org_div_long_name": "Division of Electrical, Communications and Cyber Systems",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "R. Fabian",
   "pi_last_name": "Pease",
   "pi_mid_init": "W",
   "pi_sufx_name": "Dr.",
   "pi_full_name": "R. Fabian W Pease",
   "pi_email_addr": "Pease@cis.stanford.edu",
   "nsf_id": "000446644",
   "pi_start_date": "1990-06-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Stanford University",
  "inst_street_address": "450 JANE STANFORD WAY",
  "inst_street_address_2": "",
  "inst_city_name": "STANFORD",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "6507232300",
  "inst_zip_code": "943052004",
  "inst_country_name": "United States",
  "cong_dist_code": "16",
  "st_cong_dist_code": "CA16",
  "org_lgl_bus_name": "THE LELAND STANFORD JUNIOR UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "HJD6G4D6TJY5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "145600",
   "pgm_ele_name": "SOLID-STATE&MICROSTRUCTURE RES"
  }
 ],
 "pgm_ref": null,
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1990,
   "fund_oblg_amt": 125000.0
  },
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 132882.0
  },
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 140519.0
  }
 ],
 "por": null
}