{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655666063939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655666063939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 21:14:23 2022 " "Processing started: Sun Jun 19 21:14:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655666063939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666063939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_transmission_e -c top_level_transmission_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_transmission_e -c top_level_transmission_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666063939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655666064459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655666064459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/uart_tx_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/uart_tx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_e " "Found entity 1: uart_tx_e" {  } { { "../../src/mc_transmission/uart_tx_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/uart_tx_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_e-uart_tx_a " "Found design unit 1: uart_tx_e-uart_tx_a" {  } { { "../../src/mc_transmission/uart_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/top_level_transmission_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/top_level_transmission_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_transmission_e " "Found entity 1: top_level_transmission_e" {  } { { "../../src/mc_transmission/top_level_transmission_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_transmission_e-top_level_transmission_a " "Found design unit 1: top_level_transmission_e-top_level_transmission_a" {  } { { "../../src/mc_transmission/top_level_transmission_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/morse_decoder_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/morse_decoder_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 morse_decoder_e " "Found entity 1: morse_decoder_e" {  } { { "../../src/mc_transmission/morse_decoder_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/morse_decoder_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/morse_decoder_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/morse_decoder_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 morse_decoder_e-morse_decoder_a " "Found design unit 1: morse_decoder_e-morse_decoder_a" {  } { { "../../src/mc_transmission/morse_decoder_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/morse_decoder_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/clock_divider_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/clock_divider_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_e " "Found entity 1: clock_divider_e" {  } { { "../../src/mc_transmission/clock_divider_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/clock_divider_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/clock_divider_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_transmission/clock_divider_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_e-clock_divider_a " "Found design unit 1: clock_divider_e-clock_divider_a" {  } { { "../../src/mc_transmission/clock_divider_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/clock_divider_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655666074234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666074234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_transmission_e " "Elaborating entity \"top_level_transmission_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655666074285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q2Hz_s top_level_transmission_a.vhd(42) " "Verilog HDL or VHDL warning at top_level_transmission_a.vhd(42): object \"q2Hz_s\" assigned a value but never read" {  } { { "../../src/mc_transmission/top_level_transmission_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655666074285 "|top_level_transmission_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_e clock_divider_e:clock_divider_ut " "Elaborating entity \"clock_divider_e\" for hierarchy \"clock_divider_e:clock_divider_ut\"" {  } { { "../../src/mc_transmission/top_level_transmission_a.vhd" "clock_divider_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655666074285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_decoder_e morse_decoder_e:decoder_ut " "Elaborating entity \"morse_decoder_e\" for hierarchy \"morse_decoder_e:decoder_ut\"" {  } { { "../../src/mc_transmission/top_level_transmission_a.vhd" "decoder_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655666074301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_e uart_tx_e:tx_ut " "Elaborating entity \"uart_tx_e\" for hierarchy \"uart_tx_e:tx_ut\"" {  } { { "../../src/mc_transmission/top_level_transmission_a.vhd" "tx_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/top_level_transmission_a.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655666074332 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/mc_transmission/uart_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655666074899 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655666074899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655666075030 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_tx_e:tx_ut\|acc_count_s\[31\] Low " "Register uart_tx_e:tx_ut\|acc_count_s\[31\] will power up to Low" {  } { { "../../src/mc_transmission/uart_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655666075137 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_tx_e:tx_ut\|acc_count_s\[3\] High " "Register uart_tx_e:tx_ut\|acc_count_s\[3\] will power up to High" {  } { { "../../src/mc_transmission/uart_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655666075137 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_tx_e:tx_ut\|acc_count_s\[0\] Low " "Register uart_tx_e:tx_ut\|acc_count_s\[0\] will power up to Low" {  } { { "../../src/mc_transmission/uart_tx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_transmission/uart_tx_a.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655666075137 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1655666075137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655666075501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655666075501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655666075563 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655666075563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655666075563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655666075563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655666075579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 19 21:14:35 2022 " "Processing ended: Sun Jun 19 21:14:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655666075579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655666075579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655666075579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655666075579 ""}
