INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
