// Seed: 1085438456
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  initial id_1 = 1'b0;
  assign module_1.id_8 = 0;
  logic [7:0][-1 : ""] id_2 (id_1 & -1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8, id_9 = -1, id_10, id_11, id_12;
  id_13(
      id_1, -1, 1, 1'h0, 1, 1, 1
  );
  wire id_14;
  module_0 modCall_1 (id_8);
endmodule
