/* SPDX-License-Identifier: GPL-2.0 OR MIT */
/*
 * Copyright (C) 2024 Emil Renner Berthing <emil.renner.berthing@canonical.com>
 */

#ifndef __DT_BINDINGS_RESET_THEAD_TH1520_RESET_H__
#define __DT_BINDINGS_RESET_THEAD_TH1520_RESET_H__

/* AON_SUBSYS */
#define AONRST_RTC_APB			0
#define AONRST_RTC_REFERENCE		1
#define AONRST_RTC			2
#define AONRST_AOGPIO_DEBOUNCE		3
#define AONRST_AOGPIO_APB		4
#define AONRST_AOGPIO			5
#define AONRST_AOI2C			6
#define AONRST_PVTC			7
#define AONRST_E902_CORE		8
#define AONRST_E902_HAD			9
#define AONRST_E902			10
#define AONRST_AOTIMER_APB		11
#define AONRST_AOTIMER_CORE		12
#define AONRST_AOTIMER			13
#define AONRST_AOWDT			14
#define AONRST_APSYS			15
#define AONRST_NPUSYS			16
#define AONRST_DDRSYS			17
#define AONRST_AP2CP			18
#define AONRST_CP2AP			19
#define AONRST_CP2SRAM			20
#define AONRST_AUDIOSYS_CORE		21
#define AONRST_AUDIOSYS_IOPMP		22
#define AONRST_AUDIOSYS			23
#define AONRST_BISR_SRAM		24
#define AONRST_BISR_L2			25
#define AONRST_BISR			26
#define AONRST_DSP0			27
#define AONRST_DSP1			28
#define AONRST_GPU			29
#define AONRST_VDEC			30
#define AONRST_VENC			31
#define AONRST_ADC			32
#define AONRST_AUDGPIO_DEBOUNCE		33
#define AONRST_AUDGPIO_APB		34
#define AONRST_AUDGPIO			35
#define AONRST_AOUART_INTERFACE		36
#define AONRST_AOUART_APB		37
#define AONRST_AOUART			38
#define AONRST_SE			39
#define AONRST_SRAM_AXI_PORT0		40
#define AONRST_SRAM_AXI_PORT1		41
#define AONRST_SRAM_AXI_PORT2		42
#define AONRST_SRAM_AXI_PORT3		43
#define AONRST_SRAM_AXI_PORT4		44
#define AONRST_SRAM_AXI_CORE		45
#define AONRST_SRAM_AXI			46

/* AP_SUBSYS */
#define APRST_C910_BROM			0
#define APRST_C910_TOP			1
#define APRST_C910_CORE0		2
#define APRST_C910_CORE1		3
#define APRST_C910_CORE2		4
#define APRST_C910_CORE3		5
#define APRST_CHIP_DBG_CORE		6
#define APRST_CHIP_DBG_AXI		7
#define APRST_CHIP_DBG			8
#define APRST_AXI4_CPUSYS2_AXI		9
#define APRST_AXI4_CPUSYS2_APB		10
#define APRST_AXI4_CPUSYS2		11
#define APRST_X2X_CPUSYS		12
#define APRST_X2H_CPUSYS		13
#define APRST_AHB2_CPUSYS		14
#define APRST_APB3_CPUSYS		15
#define APRST_MBOX0			16
#define APRST_MBOX1			17
#define APRST_MBOX2			18
#define APRST_MBOX3			19
#define APRST_WDT0			20
#define APRST_WDT1			21
#define APRST_TIMER0_APB		22
#define APRST_TIMER0_CORE		23
#define APRST_TIMER0			24
#define APRST_TIMER1_APB		25
#define APRST_TIMER1_CORE		26
#define APRST_TIMER1			27
#define APRST_PERISYS_AHB		28
#define APRST_PERISYS_APB1		29
#define APRST_PERISYS_APB2		30
#define APRST_GMAC0_APB			31
#define APRST_GMAC0_AHB			32
#define APRST_GMAC0_CLKGEN		33
#define APRST_GMAC0_AXI			34
#define APRST_GMAC0			35
#define APRST_UART0_APB			36
#define APRST_UART0_INTERFACE		37
#define APRST_UART0			38
#define APRST_UART1_APB			39
#define APRST_UART1_INTERFACE		40
#define APRST_UART1			41
#define APRST_UART2_APB			42
#define APRST_UART2_INTERFACE		43
#define APRST_UART2			44
#define APRST_UART3_APB			45
#define APRST_UART3_INTERFACE		46
#define APRST_UART3			47
#define APRST_UART4_APB			48
#define APRST_UART4_INTERFACE		49
#define APRST_UART4			50
#define APRST_UART5_APB			51
#define APRST_UART5_INTERFACE		52
#define APRST_UART5			53
#define APRST_QSPI0_INTERFACE		54
#define APRST_QSPI0_APB			55
#define APRST_QSPI0			56
#define APRST_QSPI1_INTERFACE		57
#define APRST_QSPI1_APB			58
#define APRST_QSPI1			59
#define APRST_SPI_INTERFACE		60
#define APRST_SPI_APB			61
#define APRST_SPI			62
#define APRST_I2C0_APB			63
#define APRST_I2C0_CORE			64
#define APRST_I2C0			65
#define APRST_I2C1_APB			66
#define APRST_I2C1_CORE			67
#define APRST_I2C1			68
#define APRST_I2C2_APB			69
#define APRST_I2C2_CORE			70
#define APRST_I2C2			71
#define APRST_I2C3_APB			72
#define APRST_I2C3_CORE			73
#define APRST_I2C3			74
#define APRST_I2C4_APB			75
#define APRST_I2C4_CORE			76
#define APRST_I2C4			77
#define APRST_I2C5_APB			78
#define APRST_I2C5_CORE			79
#define APRST_I2C5			80
#define APRST_GPIO0_DEBOUNCE		81
#define APRST_GPIO0_APB			82
#define APRST_GPIO0			83
#define APRST_GPIO1_DEBOUNCE		84
#define APRST_GPIO1_APB			85
#define APRST_GPIO1			86
#define APRST_GPIO2_DEBOUNCE		87
#define APRST_GPIO2_APB			88
#define APRST_GPIO2			89
#define APRST_PWM_COUNTER		90
#define APRST_PWM_APB			91
#define APRST_PWM			92
#define APRST_PADCTRL0_APSYS		93
#define APRST_CPU2PERI_X2H		94
#define APRST_AXI4_CFG_BUS		95
#define APRST_CPU2CFG_APB		96
#define APRST_CPU2CFG_X2H		97
#define APRST_CPU2CFG_X2X		98
#define APRST_CPU2AON_X2H		99
#define APRST_AXI4_CPUSYS1_AXI		100
#define APRST_AXI4_CPUSYS1_APB		101
#define APRST_AXI4_CPUSYS1		102
#define APRST_AON2CPU_A2X		103
#define APRST_NPUSYS_AXI_AXI		104
#define APRST_NPUSYS_AXI_APB		105
#define APRST_NPUSYS_AXI		106
#define APRST_CPU2VP_X2P		107
#define APRST_CPU2VI_X2H		108
#define APRST_BMU_C910_AXI		109
#define APRST_BMU_C910_APB		110
#define APRST_BMU_C910			111
#define APRST_DMAC_CPUSYS_AXI		112
#define APRST_DMAC_CPUSYS_AHB		113
#define APRST_DMAC_CPUSYS		114
#define APRST_SPINLOCK			115
#define APRST_CFG2TEE_X2H		116
#define APRST_DSMART			117
#define APRST_GPIO3_DEBOUNCE		118
#define APRST_GPIO3_APB			119
#define APRST_GPIO3			120
#define APRST_I2S			121
#define APRST_IMG_NNA			122
#define APRST_PERI_APB3			123
#define APRST_PERI2PERI1_APB		124
#define APRST_VP_SUBSYS_APB		125
#define APRST_PERISYS_APB4		126
#define APRST_GMAC1_APB			127
#define APRST_GMAC1_AHB			128
#define APRST_GMAC1_CLKGEN		129
#define APRST_GMAC1_AXI			130
#define APRST_GMAC1			131
#define APRST_GMAC_AXI_AXI		132
#define APRST_GMAC_AXI_APB		133
#define APRST_GMAC_AXI			134
#define APRST_PADCTRL1_APSYS		135
#define APRST_VOSYS_AXI_AXI		136
#define APRST_VOSYS_AXI_APB		137
#define APRST_VOSYS_AXI			138
#define APRST_VOBUS2NPUBUS_X2X		139
#define APRST_MISC2VP_X2X		140
#define APRST_DSP_SUBSYS		141
#define APRST_VI_SUBSYS			142
#define APRST_VO_SUBSYS			143
#define APRST_VP_SUBSYS			144

#endif /* __DT_BINDINGS_RESET_THEAD_TH1520_RESET_H__ */
